
Diplom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e9c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  0800a040  0800a040  0001a040  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a46c  0800a46c  000203fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a46c  0800a46c  0001a46c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a474  0800a474  000203fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a474  0800a474  0001a474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a478  0800a478  0001a478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003fc  20000000  0800a47c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004004  200003fc  0800a878  000203fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004400  0800a878  00024400  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e49a  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002292  00000000  00000000  0002e8c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d58  00000000  00000000  00030b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c60  00000000  00000000  000318b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017425  00000000  00000000  00032510  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ac3e  00000000  00000000  00049935  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008e235  00000000  00000000  00054573  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e27a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004808  00000000  00000000  000e2824  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003fc 	.word	0x200003fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a024 	.word	0x0800a024

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000400 	.word	0x20000400
 80001dc:	0800a024 	.word	0x0800a024

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_Init+0x40>)
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_Init+0x40>)
 8000fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_Init+0x40>)
 8000fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 f94d 	bl	8001260 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f004 fcf0 	bl	80059b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f965 	bl	80012ca <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f92d 	bl	8001276 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000228 	.word	0x20000228
 8001034:	20000004 	.word	0x20000004
 8001038:	20000000 	.word	0x20000000

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000004 	.word	0x20000004
 8001060:	2000043c 	.word	0x2000043c

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	2000043c 	.word	0x2000043c

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff ffee 	bl	8001064 <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_Delay+0x40>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4413      	add	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010a2:	bf00      	nop
 80010a4:	f7ff ffde 	bl	8001064 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000004 	.word	0x20000004

080010c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010dc:	4013      	ands	r3, r2
 80010de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010f2:	4a04      	ldr	r2, [pc, #16]	; (8001104 <__NVIC_SetPriorityGrouping+0x44>)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	60d3      	str	r3, [r2, #12]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800110c:	4b04      	ldr	r3, [pc, #16]	; (8001120 <__NVIC_GetPriorityGrouping+0x18>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	f003 0307 	and.w	r3, r3, #7
}
 8001116:	4618      	mov	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	db0b      	blt.n	800114e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f003 021f 	and.w	r2, r3, #31
 800113c:	4907      	ldr	r1, [pc, #28]	; (800115c <__NVIC_EnableIRQ+0x38>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	095b      	lsrs	r3, r3, #5
 8001144:	2001      	movs	r0, #1
 8001146:	fa00 f202 	lsl.w	r2, r0, r2
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800114e:	bf00      	nop
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	e000e100 	.word	0xe000e100

08001160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	2b00      	cmp	r3, #0
 8001172:	db0a      	blt.n	800118a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	490c      	ldr	r1, [pc, #48]	; (80011ac <__NVIC_SetPriority+0x4c>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	0112      	lsls	r2, r2, #4
 8001180:	b2d2      	uxtb	r2, r2
 8001182:	440b      	add	r3, r1
 8001184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001188:	e00a      	b.n	80011a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4908      	ldr	r1, [pc, #32]	; (80011b0 <__NVIC_SetPriority+0x50>)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	3b04      	subs	r3, #4
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	440b      	add	r3, r1
 800119e:	761a      	strb	r2, [r3, #24]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e100 	.word	0xe000e100
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b089      	sub	sp, #36	; 0x24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	f1c3 0307 	rsb	r3, r3, #7
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	bf28      	it	cs
 80011d2:	2304      	movcs	r3, #4
 80011d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3304      	adds	r3, #4
 80011da:	2b06      	cmp	r3, #6
 80011dc:	d902      	bls.n	80011e4 <NVIC_EncodePriority+0x30>
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	3b03      	subs	r3, #3
 80011e2:	e000      	b.n	80011e6 <NVIC_EncodePriority+0x32>
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011e8:	f04f 32ff 	mov.w	r2, #4294967295
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43da      	mvns	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	401a      	ands	r2, r3
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	43d9      	mvns	r1, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4313      	orrs	r3, r2
         );
}
 800120e:	4618      	mov	r0, r3
 8001210:	3724      	adds	r7, #36	; 0x24
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
	...

0800121c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	3b01      	subs	r3, #1
 8001228:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800122c:	d301      	bcc.n	8001232 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800122e:	2301      	movs	r3, #1
 8001230:	e00f      	b.n	8001252 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <SysTick_Config+0x40>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123a:	210f      	movs	r1, #15
 800123c:	f04f 30ff 	mov.w	r0, #4294967295
 8001240:	f7ff ff8e 	bl	8001160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <SysTick_Config+0x40>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800124a:	4b04      	ldr	r3, [pc, #16]	; (800125c <SysTick_Config+0x40>)
 800124c:	2207      	movs	r2, #7
 800124e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	e000e010 	.word	0xe000e010

08001260 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001268:	6878      	ldr	r0, [r7, #4]
 800126a:	f7ff ff29 	bl	80010c0 <__NVIC_SetPriorityGrouping>
}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
 8001282:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001288:	f7ff ff3e 	bl	8001108 <__NVIC_GetPriorityGrouping>
 800128c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68b9      	ldr	r1, [r7, #8]
 8001292:	6978      	ldr	r0, [r7, #20]
 8001294:	f7ff ff8e 	bl	80011b4 <NVIC_EncodePriority>
 8001298:	4602      	mov	r2, r0
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	4611      	mov	r1, r2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff5d 	bl	8001160 <__NVIC_SetPriority>
}
 80012a6:	bf00      	nop
 80012a8:	3718      	adds	r7, #24
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff31 	bl	8001124 <__NVIC_EnableIRQ>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff ffa2 	bl	800121c <SysTick_Config>
 80012d8:	4603      	mov	r3, r0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d004      	beq.n	8001300 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2280      	movs	r2, #128	; 0x80
 80012fa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e00c      	b.n	800131a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2205      	movs	r2, #5
 8001304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
	...

08001328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001328:	b480      	push	{r7}
 800132a:	b089      	sub	sp, #36	; 0x24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800133a:	2300      	movs	r3, #0
 800133c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
 8001342:	e159      	b.n	80015f8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001344:	2201      	movs	r2, #1
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	4013      	ands	r3, r2
 8001356:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	429a      	cmp	r2, r3
 800135e:	f040 8148 	bne.w	80015f2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d00b      	beq.n	8001382 <HAL_GPIO_Init+0x5a>
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d007      	beq.n	8001382 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001376:	2b11      	cmp	r3, #17
 8001378:	d003      	beq.n	8001382 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2b12      	cmp	r3, #18
 8001380:	d130      	bne.n	80013e4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	2203      	movs	r2, #3
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43db      	mvns	r3, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	68da      	ldr	r2, [r3, #12]
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013b8:	2201      	movs	r2, #1
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	091b      	lsrs	r3, r3, #4
 80013ce:	f003 0201 	and.w	r2, r3, #1
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	2203      	movs	r2, #3
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b02      	cmp	r3, #2
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0xfc>
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	2b12      	cmp	r3, #18
 8001422:	d123      	bne.n	800146c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	08da      	lsrs	r2, r3, #3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3208      	adds	r2, #8
 800142c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001430:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	220f      	movs	r2, #15
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	691a      	ldr	r2, [r3, #16]
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	4313      	orrs	r3, r2
 800145c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	08da      	lsrs	r2, r3, #3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3208      	adds	r2, #8
 8001466:	69b9      	ldr	r1, [r7, #24]
 8001468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2203      	movs	r2, #3
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 0203 	and.w	r2, r3, #3
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4313      	orrs	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 80a2 	beq.w	80015f2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ae:	2300      	movs	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	4b56      	ldr	r3, [pc, #344]	; (800160c <HAL_GPIO_Init+0x2e4>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014b6:	4a55      	ldr	r2, [pc, #340]	; (800160c <HAL_GPIO_Init+0x2e4>)
 80014b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014bc:	6453      	str	r3, [r2, #68]	; 0x44
 80014be:	4b53      	ldr	r3, [pc, #332]	; (800160c <HAL_GPIO_Init+0x2e4>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014ca:	4a51      	ldr	r2, [pc, #324]	; (8001610 <HAL_GPIO_Init+0x2e8>)
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	089b      	lsrs	r3, r3, #2
 80014d0:	3302      	adds	r3, #2
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	f003 0303 	and.w	r3, r3, #3
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	220f      	movs	r2, #15
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43db      	mvns	r3, r3
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	4013      	ands	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a48      	ldr	r2, [pc, #288]	; (8001614 <HAL_GPIO_Init+0x2ec>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d019      	beq.n	800152a <HAL_GPIO_Init+0x202>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4a47      	ldr	r2, [pc, #284]	; (8001618 <HAL_GPIO_Init+0x2f0>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d013      	beq.n	8001526 <HAL_GPIO_Init+0x1fe>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a46      	ldr	r2, [pc, #280]	; (800161c <HAL_GPIO_Init+0x2f4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d00d      	beq.n	8001522 <HAL_GPIO_Init+0x1fa>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a45      	ldr	r2, [pc, #276]	; (8001620 <HAL_GPIO_Init+0x2f8>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d007      	beq.n	800151e <HAL_GPIO_Init+0x1f6>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a44      	ldr	r2, [pc, #272]	; (8001624 <HAL_GPIO_Init+0x2fc>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d101      	bne.n	800151a <HAL_GPIO_Init+0x1f2>
 8001516:	2304      	movs	r3, #4
 8001518:	e008      	b.n	800152c <HAL_GPIO_Init+0x204>
 800151a:	2307      	movs	r3, #7
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x204>
 800151e:	2303      	movs	r3, #3
 8001520:	e004      	b.n	800152c <HAL_GPIO_Init+0x204>
 8001522:	2302      	movs	r3, #2
 8001524:	e002      	b.n	800152c <HAL_GPIO_Init+0x204>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_GPIO_Init+0x204>
 800152a:	2300      	movs	r3, #0
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	f002 0203 	and.w	r2, r2, #3
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	4093      	lsls	r3, r2
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800153c:	4934      	ldr	r1, [pc, #208]	; (8001610 <HAL_GPIO_Init+0x2e8>)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800154a:	4b37      	ldr	r3, [pc, #220]	; (8001628 <HAL_GPIO_Init+0x300>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800156e:	4a2e      	ldr	r2, [pc, #184]	; (8001628 <HAL_GPIO_Init+0x300>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001574:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <HAL_GPIO_Init+0x300>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001598:	4a23      	ldr	r2, [pc, #140]	; (8001628 <HAL_GPIO_Init+0x300>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <HAL_GPIO_Init+0x300>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015c2:	4a19      	ldr	r2, [pc, #100]	; (8001628 <HAL_GPIO_Init+0x300>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015c8:	4b17      	ldr	r3, [pc, #92]	; (8001628 <HAL_GPIO_Init+0x300>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015ec:	4a0e      	ldr	r2, [pc, #56]	; (8001628 <HAL_GPIO_Init+0x300>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	f67f aea2 	bls.w	8001344 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001600:	bf00      	nop
 8001602:	3724      	adds	r7, #36	; 0x24
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40023800 	.word	0x40023800
 8001610:	40013800 	.word	0x40013800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020400 	.word	0x40020400
 800161c:	40020800 	.word	0x40020800
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40021000 	.word	0x40021000
 8001628:	40013c00 	.word	0x40013c00

0800162c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	691a      	ldr	r2, [r3, #16]
 800163c:	887b      	ldrh	r3, [r7, #2]
 800163e:	4013      	ands	r3, r2
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001644:	2301      	movs	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
 8001648:	e001      	b.n	800164e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800164a:	2300      	movs	r3, #0
 800164c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800164e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	460b      	mov	r3, r1
 8001666:	807b      	strh	r3, [r7, #2]
 8001668:	4613      	mov	r3, r2
 800166a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800166c:	787b      	ldrb	r3, [r7, #1]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001672:	887a      	ldrh	r2, [r7, #2]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001678:	e003      	b.n	8001682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800167a:	887b      	ldrh	r3, [r7, #2]
 800167c:	041a      	lsls	r2, r3, #16
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	619a      	str	r2, [r3, #24]
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b086      	sub	sp, #24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e25b      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d075      	beq.n	800179a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016ae:	4ba3      	ldr	r3, [pc, #652]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	d00c      	beq.n	80016d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ba:	4ba0      	ldr	r3, [pc, #640]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016c2:	2b08      	cmp	r3, #8
 80016c4:	d112      	bne.n	80016ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016c6:	4b9d      	ldr	r3, [pc, #628]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016d2:	d10b      	bne.n	80016ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d4:	4b99      	ldr	r3, [pc, #612]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d05b      	beq.n	8001798 <HAL_RCC_OscConfig+0x108>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d157      	bne.n	8001798 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e236      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f4:	d106      	bne.n	8001704 <HAL_RCC_OscConfig+0x74>
 80016f6:	4b91      	ldr	r3, [pc, #580]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a90      	ldr	r2, [pc, #576]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80016fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001700:	6013      	str	r3, [r2, #0]
 8001702:	e01d      	b.n	8001740 <HAL_RCC_OscConfig+0xb0>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800170c:	d10c      	bne.n	8001728 <HAL_RCC_OscConfig+0x98>
 800170e:	4b8b      	ldr	r3, [pc, #556]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a8a      	ldr	r2, [pc, #552]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001714:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	4b88      	ldr	r3, [pc, #544]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a87      	ldr	r2, [pc, #540]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e00b      	b.n	8001740 <HAL_RCC_OscConfig+0xb0>
 8001728:	4b84      	ldr	r3, [pc, #528]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a83      	ldr	r2, [pc, #524]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800172e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001732:	6013      	str	r3, [r2, #0]
 8001734:	4b81      	ldr	r3, [pc, #516]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a80      	ldr	r2, [pc, #512]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800173a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800173e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d013      	beq.n	8001770 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001748:	f7ff fc8c 	bl	8001064 <HAL_GetTick>
 800174c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800174e:	e008      	b.n	8001762 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001750:	f7ff fc88 	bl	8001064 <HAL_GetTick>
 8001754:	4602      	mov	r2, r0
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	2b64      	cmp	r3, #100	; 0x64
 800175c:	d901      	bls.n	8001762 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e1fb      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b76      	ldr	r3, [pc, #472]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f0      	beq.n	8001750 <HAL_RCC_OscConfig+0xc0>
 800176e:	e014      	b.n	800179a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fc78 	bl	8001064 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001778:	f7ff fc74 	bl	8001064 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e1e7      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	4b6c      	ldr	r3, [pc, #432]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1f0      	bne.n	8001778 <HAL_RCC_OscConfig+0xe8>
 8001796:	e000      	b.n	800179a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001798:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d063      	beq.n	800186e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017a6:	4b65      	ldr	r3, [pc, #404]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00b      	beq.n	80017ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b2:	4b62      	ldr	r3, [pc, #392]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d11c      	bne.n	80017f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017be:	4b5f      	ldr	r3, [pc, #380]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d116      	bne.n	80017f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ca:	4b5c      	ldr	r3, [pc, #368]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d005      	beq.n	80017e2 <HAL_RCC_OscConfig+0x152>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d001      	beq.n	80017e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e1bb      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e2:	4b56      	ldr	r3, [pc, #344]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	4952      	ldr	r1, [pc, #328]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017f6:	e03a      	b.n	800186e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d020      	beq.n	8001842 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001800:	4b4f      	ldr	r3, [pc, #316]	; (8001940 <HAL_RCC_OscConfig+0x2b0>)
 8001802:	2201      	movs	r2, #1
 8001804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001806:	f7ff fc2d 	bl	8001064 <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800180e:	f7ff fc29 	bl	8001064 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e19c      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001820:	4b46      	ldr	r3, [pc, #280]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d0f0      	beq.n	800180e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182c:	4b43      	ldr	r3, [pc, #268]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	4940      	ldr	r1, [pc, #256]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800183c:	4313      	orrs	r3, r2
 800183e:	600b      	str	r3, [r1, #0]
 8001840:	e015      	b.n	800186e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001842:	4b3f      	ldr	r3, [pc, #252]	; (8001940 <HAL_RCC_OscConfig+0x2b0>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001848:	f7ff fc0c 	bl	8001064 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001850:	f7ff fc08 	bl	8001064 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e17b      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001862:	4b36      	ldr	r3, [pc, #216]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d030      	beq.n	80018dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d016      	beq.n	80018b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001882:	4b30      	ldr	r3, [pc, #192]	; (8001944 <HAL_RCC_OscConfig+0x2b4>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001888:	f7ff fbec 	bl	8001064 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001890:	f7ff fbe8 	bl	8001064 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e15b      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a2:	4b26      	ldr	r3, [pc, #152]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d0f0      	beq.n	8001890 <HAL_RCC_OscConfig+0x200>
 80018ae:	e015      	b.n	80018dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <HAL_RCC_OscConfig+0x2b4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fbd5 	bl	8001064 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018be:	f7ff fbd1 	bl	8001064 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e144      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d0:	4b1a      	ldr	r3, [pc, #104]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d1f0      	bne.n	80018be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 80a0 	beq.w	8001a2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10f      	bne.n	800191a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b0f      	ldr	r3, [pc, #60]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a0e      	ldr	r2, [pc, #56]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 8001904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b0c      	ldr	r3, [pc, #48]	; (800193c <HAL_RCC_OscConfig+0x2ac>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001916:	2301      	movs	r3, #1
 8001918:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001922:	2b00      	cmp	r3, #0
 8001924:	d121      	bne.n	800196a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a07      	ldr	r2, [pc, #28]	; (8001948 <HAL_RCC_OscConfig+0x2b8>)
 800192c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001932:	f7ff fb97 	bl	8001064 <HAL_GetTick>
 8001936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001938:	e011      	b.n	800195e <HAL_RCC_OscConfig+0x2ce>
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800
 8001940:	42470000 	.word	0x42470000
 8001944:	42470e80 	.word	0x42470e80
 8001948:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800194c:	f7ff fb8a 	bl	8001064 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e0fd      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195e:	4b81      	ldr	r3, [pc, #516]	; (8001b64 <HAL_RCC_OscConfig+0x4d4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f0      	beq.n	800194c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d106      	bne.n	8001980 <HAL_RCC_OscConfig+0x2f0>
 8001972:	4b7d      	ldr	r3, [pc, #500]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001976:	4a7c      	ldr	r2, [pc, #496]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6713      	str	r3, [r2, #112]	; 0x70
 800197e:	e01c      	b.n	80019ba <HAL_RCC_OscConfig+0x32a>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	2b05      	cmp	r3, #5
 8001986:	d10c      	bne.n	80019a2 <HAL_RCC_OscConfig+0x312>
 8001988:	4b77      	ldr	r3, [pc, #476]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 800198a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800198c:	4a76      	ldr	r2, [pc, #472]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6713      	str	r3, [r2, #112]	; 0x70
 8001994:	4b74      	ldr	r3, [pc, #464]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001998:	4a73      	ldr	r2, [pc, #460]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6713      	str	r3, [r2, #112]	; 0x70
 80019a0:	e00b      	b.n	80019ba <HAL_RCC_OscConfig+0x32a>
 80019a2:	4b71      	ldr	r3, [pc, #452]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	4a70      	ldr	r2, [pc, #448]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	6713      	str	r3, [r2, #112]	; 0x70
 80019ae:	4b6e      	ldr	r3, [pc, #440]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 80019b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b2:	4a6d      	ldr	r2, [pc, #436]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 80019b4:	f023 0304 	bic.w	r3, r3, #4
 80019b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d015      	beq.n	80019ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c2:	f7ff fb4f 	bl	8001064 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f7ff fb4b 	bl	8001064 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0bc      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e0:	4b61      	ldr	r3, [pc, #388]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 80019e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ee      	beq.n	80019ca <HAL_RCC_OscConfig+0x33a>
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fb39 	bl	8001064 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff fb35 	bl	8001064 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e0a6      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0c:	4b56      	ldr	r3, [pc, #344]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1ee      	bne.n	80019f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d105      	bne.n	8001a2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a1e:	4b52      	ldr	r3, [pc, #328]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	4a51      	ldr	r2, [pc, #324]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 8092 	beq.w	8001b58 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a34:	4b4c      	ldr	r3, [pc, #304]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d05c      	beq.n	8001afa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d141      	bne.n	8001acc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b48      	ldr	r3, [pc, #288]	; (8001b6c <HAL_RCC_OscConfig+0x4dc>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb09 	bl	8001064 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fb05 	bl	8001064 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e078      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a68:	4b3f      	ldr	r3, [pc, #252]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69da      	ldr	r2, [r3, #28]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	019b      	lsls	r3, r3, #6
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8a:	085b      	lsrs	r3, r3, #1
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	041b      	lsls	r3, r3, #16
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a96:	061b      	lsls	r3, r3, #24
 8001a98:	4933      	ldr	r1, [pc, #204]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a9e:	4b33      	ldr	r3, [pc, #204]	; (8001b6c <HAL_RCC_OscConfig+0x4dc>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fade 	bl	8001064 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aac:	f7ff fada 	bl	8001064 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e04d      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001abe:	4b2a      	ldr	r3, [pc, #168]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d0f0      	beq.n	8001aac <HAL_RCC_OscConfig+0x41c>
 8001aca:	e045      	b.n	8001b58 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001acc:	4b27      	ldr	r3, [pc, #156]	; (8001b6c <HAL_RCC_OscConfig+0x4dc>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff fac7 	bl	8001064 <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ada:	f7ff fac3 	bl	8001064 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e036      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aec:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d1f0      	bne.n	8001ada <HAL_RCC_OscConfig+0x44a>
 8001af8:	e02e      	b.n	8001b58 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d101      	bne.n	8001b06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e029      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b06:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <HAL_RCC_OscConfig+0x4d8>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d11c      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d115      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b2e:	4013      	ands	r3, r2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d10d      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d106      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d001      	beq.n	8001b58 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e000      	b.n	8001b5a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3718      	adds	r7, #24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40007000 	.word	0x40007000
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	42470060 	.word	0x42470060

08001b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e0cc      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b84:	4b68      	ldr	r3, [pc, #416]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 030f 	and.w	r3, r3, #15
 8001b8c:	683a      	ldr	r2, [r7, #0]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d90c      	bls.n	8001bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b92:	4b65      	ldr	r3, [pc, #404]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9a:	4b63      	ldr	r3, [pc, #396]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d001      	beq.n	8001bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e0b8      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d020      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bc4:	4b59      	ldr	r3, [pc, #356]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	4a58      	ldr	r2, [pc, #352]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001bce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0308 	and.w	r3, r3, #8
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bdc:	4b53      	ldr	r3, [pc, #332]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	4a52      	ldr	r2, [pc, #328]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001be2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001be8:	4b50      	ldr	r3, [pc, #320]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	494d      	ldr	r1, [pc, #308]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d044      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d107      	bne.n	8001c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0e:	4b47      	ldr	r3, [pc, #284]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d119      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e07f      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d003      	beq.n	8001c2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c2a:	2b03      	cmp	r3, #3
 8001c2c:	d107      	bne.n	8001c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c2e:	4b3f      	ldr	r3, [pc, #252]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d109      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e06f      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c3e:	4b3b      	ldr	r3, [pc, #236]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e067      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c4e:	4b37      	ldr	r3, [pc, #220]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f023 0203 	bic.w	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	4934      	ldr	r1, [pc, #208]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c5c:	4313      	orrs	r3, r2
 8001c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c60:	f7ff fa00 	bl	8001064 <HAL_GetTick>
 8001c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c66:	e00a      	b.n	8001c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c68:	f7ff f9fc 	bl	8001064 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e04f      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c7e:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 020c 	and.w	r2, r3, #12
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d1eb      	bne.n	8001c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c90:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 030f 	and.w	r3, r3, #15
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d20c      	bcs.n	8001cb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9e:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ca6:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <HAL_RCC_ClockConfig+0x1b8>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d001      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e032      	b.n	8001d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0304 	and.w	r3, r3, #4
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d008      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc4:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	4916      	ldr	r1, [pc, #88]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0308 	and.w	r3, r3, #8
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d009      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce2:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	490e      	ldr	r1, [pc, #56]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cf6:	f000 f821 	bl	8001d3c <HAL_RCC_GetSysClockFreq>
 8001cfa:	4601      	mov	r1, r0
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	091b      	lsrs	r3, r3, #4
 8001d02:	f003 030f 	and.w	r3, r3, #15
 8001d06:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	5cd3      	ldrb	r3, [r2, r3]
 8001d0a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d0e:	4a09      	ldr	r2, [pc, #36]	; (8001d34 <HAL_RCC_ClockConfig+0x1c4>)
 8001d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d12:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <HAL_RCC_ClockConfig+0x1c8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff f960 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 8001d1c:	2300      	movs	r3, #0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3710      	adds	r7, #16
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023c00 	.word	0x40023c00
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	0800a128 	.word	0x0800a128
 8001d34:	20000228 	.word	0x20000228
 8001d38:	20000000 	.word	0x20000000

08001d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d52:	4b50      	ldr	r3, [pc, #320]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 030c 	and.w	r3, r3, #12
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d007      	beq.n	8001d6e <HAL_RCC_GetSysClockFreq+0x32>
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d008      	beq.n	8001d74 <HAL_RCC_GetSysClockFreq+0x38>
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f040 808d 	bne.w	8001e82 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d68:	4b4b      	ldr	r3, [pc, #300]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001d6a:	60bb      	str	r3, [r7, #8]
       break;
 8001d6c:	e08c      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d6e:	4b4b      	ldr	r3, [pc, #300]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x160>)
 8001d70:	60bb      	str	r3, [r7, #8]
      break;
 8001d72:	e089      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d74:	4b47      	ldr	r3, [pc, #284]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d7c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7e:	4b45      	ldr	r3, [pc, #276]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d023      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d8a:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	099b      	lsrs	r3, r3, #6
 8001d90:	f04f 0400 	mov.w	r4, #0
 8001d94:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d98:	f04f 0200 	mov.w	r2, #0
 8001d9c:	ea03 0501 	and.w	r5, r3, r1
 8001da0:	ea04 0602 	and.w	r6, r4, r2
 8001da4:	4a3d      	ldr	r2, [pc, #244]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x160>)
 8001da6:	fb02 f106 	mul.w	r1, r2, r6
 8001daa:	2200      	movs	r2, #0
 8001dac:	fb02 f205 	mul.w	r2, r2, r5
 8001db0:	440a      	add	r2, r1
 8001db2:	493a      	ldr	r1, [pc, #232]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x160>)
 8001db4:	fba5 0101 	umull	r0, r1, r5, r1
 8001db8:	1853      	adds	r3, r2, r1
 8001dba:	4619      	mov	r1, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f04f 0400 	mov.w	r4, #0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	f7fe ff67 	bl	8000c98 <__aeabi_uldivmod>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	460c      	mov	r4, r1
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	e049      	b.n	8001e66 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd2:	4b30      	ldr	r3, [pc, #192]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	099b      	lsrs	r3, r3, #6
 8001dd8:	f04f 0400 	mov.w	r4, #0
 8001ddc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	ea03 0501 	and.w	r5, r3, r1
 8001de8:	ea04 0602 	and.w	r6, r4, r2
 8001dec:	4629      	mov	r1, r5
 8001dee:	4632      	mov	r2, r6
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	f04f 0400 	mov.w	r4, #0
 8001df8:	0154      	lsls	r4, r2, #5
 8001dfa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001dfe:	014b      	lsls	r3, r1, #5
 8001e00:	4619      	mov	r1, r3
 8001e02:	4622      	mov	r2, r4
 8001e04:	1b49      	subs	r1, r1, r5
 8001e06:	eb62 0206 	sbc.w	r2, r2, r6
 8001e0a:	f04f 0300 	mov.w	r3, #0
 8001e0e:	f04f 0400 	mov.w	r4, #0
 8001e12:	0194      	lsls	r4, r2, #6
 8001e14:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e18:	018b      	lsls	r3, r1, #6
 8001e1a:	1a5b      	subs	r3, r3, r1
 8001e1c:	eb64 0402 	sbc.w	r4, r4, r2
 8001e20:	f04f 0100 	mov.w	r1, #0
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	00e2      	lsls	r2, r4, #3
 8001e2a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e2e:	00d9      	lsls	r1, r3, #3
 8001e30:	460b      	mov	r3, r1
 8001e32:	4614      	mov	r4, r2
 8001e34:	195b      	adds	r3, r3, r5
 8001e36:	eb44 0406 	adc.w	r4, r4, r6
 8001e3a:	f04f 0100 	mov.w	r1, #0
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	02a2      	lsls	r2, r4, #10
 8001e44:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e48:	0299      	lsls	r1, r3, #10
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	4614      	mov	r4, r2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	4621      	mov	r1, r4
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f04f 0400 	mov.w	r4, #0
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4623      	mov	r3, r4
 8001e5c:	f7fe ff1c 	bl	8000c98 <__aeabi_uldivmod>
 8001e60:	4603      	mov	r3, r0
 8001e62:	460c      	mov	r4, r1
 8001e64:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e66:	4b0b      	ldr	r3, [pc, #44]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x158>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	0c1b      	lsrs	r3, r3, #16
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	3301      	adds	r3, #1
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7e:	60bb      	str	r3, [r7, #8]
      break;
 8001e80:	e002      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e82:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001e84:	60bb      	str	r3, [r7, #8]
      break;
 8001e86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e88:	68bb      	ldr	r3, [r7, #8]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	00f42400 	.word	0x00f42400
 8001e9c:	017d7840 	.word	0x017d7840

08001ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ea4:	4b03      	ldr	r3, [pc, #12]	; (8001eb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000228 	.word	0x20000228

08001eb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ebc:	f7ff fff0 	bl	8001ea0 <HAL_RCC_GetHCLKFreq>
 8001ec0:	4601      	mov	r1, r0
 8001ec2:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	0a9b      	lsrs	r3, r3, #10
 8001ec8:	f003 0307 	and.w	r3, r3, #7
 8001ecc:	4a03      	ldr	r2, [pc, #12]	; (8001edc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ece:	5cd3      	ldrb	r3, [r2, r3]
 8001ed0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	0800a138 	.word	0x0800a138

08001ee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ee4:	f7ff ffdc 	bl	8001ea0 <HAL_RCC_GetHCLKFreq>
 8001ee8:	4601      	mov	r1, r0
 8001eea:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	0b5b      	lsrs	r3, r3, #13
 8001ef0:	f003 0307 	and.w	r3, r3, #7
 8001ef4:	4a03      	ldr	r2, [pc, #12]	; (8001f04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ef6:	5cd3      	ldrb	r3, [r2, r3]
 8001ef8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40023800 	.word	0x40023800
 8001f04:	0800a138 	.word	0x0800a138

08001f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e01d      	b.n	8001f56 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d106      	bne.n	8001f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f003 fd66 	bl	8005a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2202      	movs	r2, #2
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3304      	adds	r3, #4
 8001f44:	4619      	mov	r1, r3
 8001f46:	4610      	mov	r0, r2
 8001f48:	f000 fa64 	bl	8002414 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b085      	sub	sp, #20
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2202      	movs	r2, #2
 8001f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2b06      	cmp	r3, #6
 8001f7e:	d007      	beq.n	8001f90 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f042 0201 	orr.w	r2, r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b085      	sub	sp, #20
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f042 0201 	orr.w	r2, r2, #1
 8001fbc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2b06      	cmp	r3, #6
 8001fce:	d007      	beq.n	8001fe0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b083      	sub	sp, #12
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0201 	bic.w	r2, r2, #1
 8002004:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6a1a      	ldr	r2, [r3, #32]
 800200c:	f241 1311 	movw	r3, #4369	; 0x1111
 8002010:	4013      	ands	r3, r2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d10f      	bne.n	8002036 <HAL_TIM_Base_Stop_IT+0x48>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6a1a      	ldr	r2, [r3, #32]
 800201c:	f240 4344 	movw	r3, #1092	; 0x444
 8002020:	4013      	ands	r3, r2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d107      	bne.n	8002036 <HAL_TIM_Base_Stop_IT+0x48>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0201 	bic.w	r2, r2, #1
 8002034:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b02      	cmp	r3, #2
 8002058:	d122      	bne.n	80020a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b02      	cmp	r3, #2
 8002066:	d11b      	bne.n	80020a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0202 	mvn.w	r2, #2
 8002070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f003 0303 	and.w	r3, r3, #3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f9a5 	bl	80023d6 <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f997 	bl	80023c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f9a8 	bl	80023ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	d122      	bne.n	80020f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b04      	cmp	r3, #4
 80020ba:	d11b      	bne.n	80020f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0204 	mvn.w	r2, #4
 80020c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2202      	movs	r2, #2
 80020ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f97b 	bl	80023d6 <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f96d 	bl	80023c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f97e 	bl	80023ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	2b08      	cmp	r3, #8
 8002100:	d122      	bne.n	8002148 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0308 	and.w	r3, r3, #8
 800210c:	2b08      	cmp	r3, #8
 800210e:	d11b      	bne.n	8002148 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0208 	mvn.w	r2, #8
 8002118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2204      	movs	r2, #4
 800211e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f951 	bl	80023d6 <HAL_TIM_IC_CaptureCallback>
 8002134:	e005      	b.n	8002142 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f943 	bl	80023c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f954 	bl	80023ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	f003 0310 	and.w	r3, r3, #16
 8002152:	2b10      	cmp	r3, #16
 8002154:	d122      	bne.n	800219c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	2b10      	cmp	r3, #16
 8002162:	d11b      	bne.n	800219c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f06f 0210 	mvn.w	r2, #16
 800216c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2208      	movs	r2, #8
 8002172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 f927 	bl	80023d6 <HAL_TIM_IC_CaptureCallback>
 8002188:	e005      	b.n	8002196 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f919 	bl	80023c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f000 f92a 	bl	80023ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d10e      	bne.n	80021c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f06f 0201 	mvn.w	r2, #1
 80021c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f002 fdd2 	bl	8004d6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021d2:	2b80      	cmp	r3, #128	; 0x80
 80021d4:	d10e      	bne.n	80021f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e0:	2b80      	cmp	r3, #128	; 0x80
 80021e2:	d107      	bne.n	80021f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 faa2 	bl	8002738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021fe:	2b40      	cmp	r3, #64	; 0x40
 8002200:	d10e      	bne.n	8002220 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800220c:	2b40      	cmp	r3, #64	; 0x40
 800220e:	d107      	bne.n	8002220 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f8ef 	bl	80023fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	f003 0320 	and.w	r3, r3, #32
 800222a:	2b20      	cmp	r3, #32
 800222c:	d10e      	bne.n	800224c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	f003 0320 	and.w	r3, r3, #32
 8002238:	2b20      	cmp	r3, #32
 800223a:	d107      	bne.n	800224c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0220 	mvn.w	r2, #32
 8002244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 fa6c 	bl	8002724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002264:	2b01      	cmp	r3, #1
 8002266:	d101      	bne.n	800226c <HAL_TIM_ConfigClockSource+0x18>
 8002268:	2302      	movs	r3, #2
 800226a:	e0a6      	b.n	80023ba <HAL_TIM_ConfigClockSource+0x166>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800228a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002292:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68fa      	ldr	r2, [r7, #12]
 800229a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b40      	cmp	r3, #64	; 0x40
 80022a2:	d067      	beq.n	8002374 <HAL_TIM_ConfigClockSource+0x120>
 80022a4:	2b40      	cmp	r3, #64	; 0x40
 80022a6:	d80b      	bhi.n	80022c0 <HAL_TIM_ConfigClockSource+0x6c>
 80022a8:	2b10      	cmp	r3, #16
 80022aa:	d073      	beq.n	8002394 <HAL_TIM_ConfigClockSource+0x140>
 80022ac:	2b10      	cmp	r3, #16
 80022ae:	d802      	bhi.n	80022b6 <HAL_TIM_ConfigClockSource+0x62>
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d06f      	beq.n	8002394 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80022b4:	e078      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	d06c      	beq.n	8002394 <HAL_TIM_ConfigClockSource+0x140>
 80022ba:	2b30      	cmp	r3, #48	; 0x30
 80022bc:	d06a      	beq.n	8002394 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80022be:	e073      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80022c0:	2b70      	cmp	r3, #112	; 0x70
 80022c2:	d00d      	beq.n	80022e0 <HAL_TIM_ConfigClockSource+0x8c>
 80022c4:	2b70      	cmp	r3, #112	; 0x70
 80022c6:	d804      	bhi.n	80022d2 <HAL_TIM_ConfigClockSource+0x7e>
 80022c8:	2b50      	cmp	r3, #80	; 0x50
 80022ca:	d033      	beq.n	8002334 <HAL_TIM_ConfigClockSource+0xe0>
 80022cc:	2b60      	cmp	r3, #96	; 0x60
 80022ce:	d041      	beq.n	8002354 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80022d0:	e06a      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80022d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d6:	d066      	beq.n	80023a6 <HAL_TIM_ConfigClockSource+0x152>
 80022d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022dc:	d017      	beq.n	800230e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80022de:	e063      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	6899      	ldr	r1, [r3, #8]
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f000 f98a 	bl	8002608 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002302:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	609a      	str	r2, [r3, #8]
      break;
 800230c:	e04c      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6899      	ldr	r1, [r3, #8]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	f000 f973 	bl	8002608 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002330:	609a      	str	r2, [r3, #8]
      break;
 8002332:	e039      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6818      	ldr	r0, [r3, #0]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	6859      	ldr	r1, [r3, #4]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	461a      	mov	r2, r3
 8002342:	f000 f8e7 	bl	8002514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2150      	movs	r1, #80	; 0x50
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f940 	bl	80025d2 <TIM_ITRx_SetConfig>
      break;
 8002352:	e029      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6818      	ldr	r0, [r3, #0]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	461a      	mov	r2, r3
 8002362:	f000 f906 	bl	8002572 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2160      	movs	r1, #96	; 0x60
 800236c:	4618      	mov	r0, r3
 800236e:	f000 f930 	bl	80025d2 <TIM_ITRx_SetConfig>
      break;
 8002372:	e019      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	6859      	ldr	r1, [r3, #4]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	461a      	mov	r2, r3
 8002382:	f000 f8c7 	bl	8002514 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2140      	movs	r1, #64	; 0x40
 800238c:	4618      	mov	r0, r3
 800238e:	f000 f920 	bl	80025d2 <TIM_ITRx_SetConfig>
      break;
 8002392:	e009      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4619      	mov	r1, r3
 800239e:	4610      	mov	r0, r2
 80023a0:	f000 f917 	bl	80025d2 <TIM_ITRx_SetConfig>
      break;
 80023a4:	e000      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80023a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr

080023d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023d6:	b480      	push	{r7}
 80023d8:	b083      	sub	sp, #12
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023f2:	bf00      	nop
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
	...

08002414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a34      	ldr	r2, [pc, #208]	; (80024f8 <TIM_Base_SetConfig+0xe4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00f      	beq.n	800244c <TIM_Base_SetConfig+0x38>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002432:	d00b      	beq.n	800244c <TIM_Base_SetConfig+0x38>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a31      	ldr	r2, [pc, #196]	; (80024fc <TIM_Base_SetConfig+0xe8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d007      	beq.n	800244c <TIM_Base_SetConfig+0x38>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a30      	ldr	r2, [pc, #192]	; (8002500 <TIM_Base_SetConfig+0xec>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d003      	beq.n	800244c <TIM_Base_SetConfig+0x38>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a2f      	ldr	r2, [pc, #188]	; (8002504 <TIM_Base_SetConfig+0xf0>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d108      	bne.n	800245e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a25      	ldr	r2, [pc, #148]	; (80024f8 <TIM_Base_SetConfig+0xe4>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d01b      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800246c:	d017      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a22      	ldr	r2, [pc, #136]	; (80024fc <TIM_Base_SetConfig+0xe8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d013      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a21      	ldr	r2, [pc, #132]	; (8002500 <TIM_Base_SetConfig+0xec>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d00f      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a20      	ldr	r2, [pc, #128]	; (8002504 <TIM_Base_SetConfig+0xf0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d00b      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a1f      	ldr	r2, [pc, #124]	; (8002508 <TIM_Base_SetConfig+0xf4>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d007      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a1e      	ldr	r2, [pc, #120]	; (800250c <TIM_Base_SetConfig+0xf8>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d003      	beq.n	800249e <TIM_Base_SetConfig+0x8a>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <TIM_Base_SetConfig+0xfc>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d108      	bne.n	80024b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	68fa      	ldr	r2, [r7, #12]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68fa      	ldr	r2, [r7, #12]
 80024c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a08      	ldr	r2, [pc, #32]	; (80024f8 <TIM_Base_SetConfig+0xe4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d103      	bne.n	80024e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	691a      	ldr	r2, [r3, #16]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	615a      	str	r2, [r3, #20]
}
 80024ea:	bf00      	nop
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40010000 	.word	0x40010000
 80024fc:	40000400 	.word	0x40000400
 8002500:	40000800 	.word	0x40000800
 8002504:	40000c00 	.word	0x40000c00
 8002508:	40014000 	.word	0x40014000
 800250c:	40014400 	.word	0x40014400
 8002510:	40014800 	.word	0x40014800

08002514 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	f023 0201 	bic.w	r2, r3, #1
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800253e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	011b      	lsls	r3, r3, #4
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4313      	orrs	r3, r2
 8002548:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f023 030a 	bic.w	r3, r3, #10
 8002550:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	4313      	orrs	r3, r2
 8002558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	621a      	str	r2, [r3, #32]
}
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002572:	b480      	push	{r7}
 8002574:	b087      	sub	sp, #28
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	f023 0210 	bic.w	r2, r3, #16
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800259c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	031b      	lsls	r3, r3, #12
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80025ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	621a      	str	r2, [r3, #32]
}
 80025c6:	bf00      	nop
 80025c8:	371c      	adds	r7, #28
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
 80025da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	f043 0307 	orr.w	r3, r3, #7
 80025f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	609a      	str	r2, [r3, #8]
}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002622:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	021a      	lsls	r2, r3, #8
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	431a      	orrs	r2, r3
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	4313      	orrs	r3, r2
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	4313      	orrs	r3, r2
 8002634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	697a      	ldr	r2, [r7, #20]
 800263a:	609a      	str	r2, [r3, #8]
}
 800263c:	bf00      	nop
 800263e:	371c      	adds	r7, #28
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800265c:	2302      	movs	r3, #2
 800265e:	e050      	b.n	8002702 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2202      	movs	r2, #2
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002686:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a1c      	ldr	r2, [pc, #112]	; (8002710 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d018      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ac:	d013      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a18      	ldr	r2, [pc, #96]	; (8002714 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d00e      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a16      	ldr	r2, [pc, #88]	; (8002718 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d009      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a15      	ldr	r2, [pc, #84]	; (800271c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d004      	beq.n	80026d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a13      	ldr	r2, [pc, #76]	; (8002720 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d10c      	bne.n	80026f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40010000 	.word	0x40010000
 8002714:	40000400 	.word	0x40000400
 8002718:	40000800 	.word	0x40000800
 800271c:	40000c00 	.word	0x40000c00
 8002720:	40014000 	.word	0x40014000

08002724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e03f      	b.n	80027de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f003 f9a6 	bl	8005ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2224      	movs	r2, #36	; 0x24
 800277c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800278e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 fb97 	bl	8002ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b088      	sub	sp, #32
 80027ea:	af02      	add	r7, sp, #8
 80027ec:	60f8      	str	r0, [r7, #12]
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	4613      	mov	r3, r2
 80027f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b20      	cmp	r3, #32
 8002804:	f040 8083 	bne.w	800290e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d002      	beq.n	8002814 <HAL_UART_Transmit+0x2e>
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e07b      	b.n	8002910 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800281e:	2b01      	cmp	r3, #1
 8002820:	d101      	bne.n	8002826 <HAL_UART_Transmit+0x40>
 8002822:	2302      	movs	r3, #2
 8002824:	e074      	b.n	8002910 <HAL_UART_Transmit+0x12a>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2221      	movs	r2, #33	; 0x21
 8002838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800283c:	f7fe fc12 	bl	8001064 <HAL_GetTick>
 8002840:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	88fa      	ldrh	r2, [r7, #6]
 8002846:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	88fa      	ldrh	r2, [r7, #6]
 800284c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002856:	e042      	b.n	80028de <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800285c:	b29b      	uxth	r3, r3
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286e:	d122      	bne.n	80028b6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2200      	movs	r2, #0
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f000 f9b6 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e042      	b.n	8002910 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800289c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d103      	bne.n	80028ae <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	3302      	adds	r3, #2
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	e017      	b.n	80028de <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3301      	adds	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
 80028b4:	e013      	b.n	80028de <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	2200      	movs	r2, #0
 80028be:	2180      	movs	r1, #128	; 0x80
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 f993 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e01f      	b.n	8002910 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	1c5a      	adds	r2, r3, #1
 80028d4:	60ba      	str	r2, [r7, #8]
 80028d6:	781a      	ldrb	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1b7      	bne.n	8002858 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	2200      	movs	r2, #0
 80028f0:	2140      	movs	r1, #64	; 0x40
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f97a 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e006      	b.n	8002910 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2220      	movs	r2, #32
 8002906:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	e000      	b.n	8002910 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800290e:	2302      	movs	r3, #2
  }
}
 8002910:	4618      	mov	r0, r3
 8002912:	3718      	adds	r7, #24
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	4613      	mov	r3, r2
 8002924:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b20      	cmp	r3, #32
 8002930:	d140      	bne.n	80029b4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d002      	beq.n	800293e <HAL_UART_Receive_IT+0x26>
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e039      	b.n	80029b6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_UART_Receive_IT+0x38>
 800294c:	2302      	movs	r3, #2
 800294e:	e032      	b.n	80029b6 <HAL_UART_Receive_IT+0x9e>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	88fa      	ldrh	r2, [r7, #6]
 8002962:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	88fa      	ldrh	r2, [r7, #6]
 8002968:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2222      	movs	r2, #34	; 0x22
 8002974:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800298e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0220 	orr.w	r2, r2, #32
 80029ae:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80029b0:	2300      	movs	r3, #0
 80029b2:	e000      	b.n	80029b6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80029b4:	2302      	movs	r3, #2
  }
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	f003 030f 	and.w	r3, r3, #15
 80029f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d10d      	bne.n	8002a16 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	f003 0320 	and.w	r3, r3, #32
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <HAL_UART_IRQHandler+0x52>
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	f003 0320 	and.w	r3, r3, #32
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f9d6 	bl	8002dc0 <UART_Receive_IT>
      return;
 8002a14:	e0d1      	b.n	8002bba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 80b0 	beq.w	8002b7e <HAL_UART_IRQHandler+0x1ba>
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d105      	bne.n	8002a34 <HAL_UART_IRQHandler+0x70>
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80a5 	beq.w	8002b7e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00a      	beq.n	8002a54 <HAL_UART_IRQHandler+0x90>
 8002a3e:	69bb      	ldr	r3, [r7, #24]
 8002a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a4c:	f043 0201 	orr.w	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f003 0304 	and.w	r3, r3, #4
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00a      	beq.n	8002a74 <HAL_UART_IRQHandler+0xb0>
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d005      	beq.n	8002a74 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6c:	f043 0202 	orr.w	r2, r3, #2
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <HAL_UART_IRQHandler+0xd0>
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d005      	beq.n	8002a94 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8c:	f043 0204 	orr.w	r2, r3, #4
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00f      	beq.n	8002abe <HAL_UART_IRQHandler+0xfa>
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d104      	bne.n	8002ab2 <HAL_UART_IRQHandler+0xee>
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d005      	beq.n	8002abe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab6:	f043 0208 	orr.w	r2, r3, #8
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d078      	beq.n	8002bb8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0320 	and.w	r3, r3, #32
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d007      	beq.n	8002ae0 <HAL_UART_IRQHandler+0x11c>
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d002      	beq.n	8002ae0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f970 	bl	8002dc0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aea:	2b40      	cmp	r3, #64	; 0x40
 8002aec:	bf0c      	ite	eq
 8002aee:	2301      	moveq	r3, #1
 8002af0:	2300      	movne	r3, #0
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d102      	bne.n	8002b08 <HAL_UART_IRQHandler+0x144>
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d031      	beq.n	8002b6c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f8b9 	bl	8002c80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b18:	2b40      	cmp	r3, #64	; 0x40
 8002b1a:	d123      	bne.n	8002b64 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b2a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d013      	beq.n	8002b5c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b38:	4a21      	ldr	r2, [pc, #132]	; (8002bc0 <HAL_UART_IRQHandler+0x1fc>)
 8002b3a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7fe fbce 	bl	80012e2 <HAL_DMA_Abort_IT>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d016      	beq.n	8002b7a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b56:	4610      	mov	r0, r2
 8002b58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b5a:	e00e      	b.n	8002b7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f83b 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b62:	e00a      	b.n	8002b7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 f837 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b6a:	e006      	b.n	8002b7a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f833 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002b78:	e01e      	b.n	8002bb8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b7a:	bf00      	nop
    return;
 8002b7c:	e01c      	b.n	8002bb8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <HAL_UART_IRQHandler+0x1d6>
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f8a6 	bl	8002ce4 <UART_Transmit_IT>
    return;
 8002b98:	e00f      	b.n	8002bba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00a      	beq.n	8002bba <HAL_UART_IRQHandler+0x1f6>
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d005      	beq.n	8002bba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f8ee 	bl	8002d90 <UART_EndTransmit_IT>
    return;
 8002bb4:	bf00      	nop
 8002bb6:	e000      	b.n	8002bba <HAL_UART_IRQHandler+0x1f6>
    return;
 8002bb8:	bf00      	nop
  }
}
 8002bba:	3720      	adds	r7, #32
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	08002cbd 	.word	0x08002cbd

08002bc4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bfc:	e02c      	b.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c04:	d028      	beq.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8002c0c:	f7fe fa2a 	bl	8001064 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d21d      	bcs.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c2a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2220      	movs	r2, #32
 8002c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2220      	movs	r2, #32
 8002c48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e00f      	b.n	8002c78 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	4013      	ands	r3, r2
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d0c3      	beq.n	8002bfe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c96:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0201 	bic.w	r2, r2, #1
 8002ca6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f7ff ff7e 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b21      	cmp	r3, #33	; 0x21
 8002cf6:	d144      	bne.n	8002d82 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d00:	d11a      	bne.n	8002d38 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d16:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	1c9a      	adds	r2, r3, #2
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	621a      	str	r2, [r3, #32]
 8002d2a:	e00e      	b.n	8002d4a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	621a      	str	r2, [r3, #32]
 8002d36:	e008      	b.n	8002d4a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	1c59      	adds	r1, r3, #1
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6211      	str	r1, [r2, #32]
 8002d42:	781a      	ldrb	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	4619      	mov	r1, r3
 8002d58:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10f      	bne.n	8002d7e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d6c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d7c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002da6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff ff07 	bl	8002bc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b22      	cmp	r3, #34	; 0x22
 8002dd2:	d171      	bne.n	8002eb8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ddc:	d123      	bne.n	8002e26 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10e      	bne.n	8002e0a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e02:	1c9a      	adds	r2, r3, #2
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
 8002e08:	e029      	b.n	8002e5e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	1c5a      	adds	r2, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	629a      	str	r2, [r3, #40]	; 0x28
 8002e24:	e01b      	b.n	8002e5e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10a      	bne.n	8002e44 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6858      	ldr	r0, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	1c59      	adds	r1, r3, #1
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6291      	str	r1, [r2, #40]	; 0x28
 8002e3e:	b2c2      	uxtb	r2, r0
 8002e40:	701a      	strb	r2, [r3, #0]
 8002e42:	e00c      	b.n	8002e5e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e50:	1c58      	adds	r0, r3, #1
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	6288      	str	r0, [r1, #40]	; 0x28
 8002e56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d120      	bne.n	8002eb4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68da      	ldr	r2, [r3, #12]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 0220 	bic.w	r2, r2, #32
 8002e80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	695a      	ldr	r2, [r3, #20]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0201 	bic.w	r2, r2, #1
 8002ea0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f001 ff22 	bl	8004cf4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	e002      	b.n	8002eba <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
	...

08002ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ec8:	b085      	sub	sp, #20
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	431a      	orrs	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002f06:	f023 030c 	bic.w	r3, r3, #12
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	68f9      	ldr	r1, [r7, #12]
 8002f10:	430b      	orrs	r3, r1
 8002f12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699a      	ldr	r2, [r3, #24]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f32:	f040 818b 	bne.w	800324c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4ac1      	ldr	r2, [pc, #772]	; (8003240 <UART_SetConfig+0x37c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d005      	beq.n	8002f4c <UART_SetConfig+0x88>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4abf      	ldr	r2, [pc, #764]	; (8003244 <UART_SetConfig+0x380>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	f040 80bd 	bne.w	80030c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f4c:	f7fe ffc8 	bl	8001ee0 <HAL_RCC_GetPCLK2Freq>
 8002f50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	461d      	mov	r5, r3
 8002f56:	f04f 0600 	mov.w	r6, #0
 8002f5a:	46a8      	mov	r8, r5
 8002f5c:	46b1      	mov	r9, r6
 8002f5e:	eb18 0308 	adds.w	r3, r8, r8
 8002f62:	eb49 0409 	adc.w	r4, r9, r9
 8002f66:	4698      	mov	r8, r3
 8002f68:	46a1      	mov	r9, r4
 8002f6a:	eb18 0805 	adds.w	r8, r8, r5
 8002f6e:	eb49 0906 	adc.w	r9, r9, r6
 8002f72:	f04f 0100 	mov.w	r1, #0
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f86:	4688      	mov	r8, r1
 8002f88:	4691      	mov	r9, r2
 8002f8a:	eb18 0005 	adds.w	r0, r8, r5
 8002f8e:	eb49 0106 	adc.w	r1, r9, r6
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	461d      	mov	r5, r3
 8002f98:	f04f 0600 	mov.w	r6, #0
 8002f9c:	196b      	adds	r3, r5, r5
 8002f9e:	eb46 0406 	adc.w	r4, r6, r6
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	4623      	mov	r3, r4
 8002fa6:	f7fd fe77 	bl	8000c98 <__aeabi_uldivmod>
 8002faa:	4603      	mov	r3, r0
 8002fac:	460c      	mov	r4, r1
 8002fae:	461a      	mov	r2, r3
 8002fb0:	4ba5      	ldr	r3, [pc, #660]	; (8003248 <UART_SetConfig+0x384>)
 8002fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	461d      	mov	r5, r3
 8002fc0:	f04f 0600 	mov.w	r6, #0
 8002fc4:	46a9      	mov	r9, r5
 8002fc6:	46b2      	mov	sl, r6
 8002fc8:	eb19 0309 	adds.w	r3, r9, r9
 8002fcc:	eb4a 040a 	adc.w	r4, sl, sl
 8002fd0:	4699      	mov	r9, r3
 8002fd2:	46a2      	mov	sl, r4
 8002fd4:	eb19 0905 	adds.w	r9, r9, r5
 8002fd8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fdc:	f04f 0100 	mov.w	r1, #0
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fe8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002ff0:	4689      	mov	r9, r1
 8002ff2:	4692      	mov	sl, r2
 8002ff4:	eb19 0005 	adds.w	r0, r9, r5
 8002ff8:	eb4a 0106 	adc.w	r1, sl, r6
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	461d      	mov	r5, r3
 8003002:	f04f 0600 	mov.w	r6, #0
 8003006:	196b      	adds	r3, r5, r5
 8003008:	eb46 0406 	adc.w	r4, r6, r6
 800300c:	461a      	mov	r2, r3
 800300e:	4623      	mov	r3, r4
 8003010:	f7fd fe42 	bl	8000c98 <__aeabi_uldivmod>
 8003014:	4603      	mov	r3, r0
 8003016:	460c      	mov	r4, r1
 8003018:	461a      	mov	r2, r3
 800301a:	4b8b      	ldr	r3, [pc, #556]	; (8003248 <UART_SetConfig+0x384>)
 800301c:	fba3 1302 	umull	r1, r3, r3, r2
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	2164      	movs	r1, #100	; 0x64
 8003024:	fb01 f303 	mul.w	r3, r1, r3
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	3332      	adds	r3, #50	; 0x32
 800302e:	4a86      	ldr	r2, [pc, #536]	; (8003248 <UART_SetConfig+0x384>)
 8003030:	fba2 2303 	umull	r2, r3, r2, r3
 8003034:	095b      	lsrs	r3, r3, #5
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800303c:	4498      	add	r8, r3
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	461d      	mov	r5, r3
 8003042:	f04f 0600 	mov.w	r6, #0
 8003046:	46a9      	mov	r9, r5
 8003048:	46b2      	mov	sl, r6
 800304a:	eb19 0309 	adds.w	r3, r9, r9
 800304e:	eb4a 040a 	adc.w	r4, sl, sl
 8003052:	4699      	mov	r9, r3
 8003054:	46a2      	mov	sl, r4
 8003056:	eb19 0905 	adds.w	r9, r9, r5
 800305a:	eb4a 0a06 	adc.w	sl, sl, r6
 800305e:	f04f 0100 	mov.w	r1, #0
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800306a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800306e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003072:	4689      	mov	r9, r1
 8003074:	4692      	mov	sl, r2
 8003076:	eb19 0005 	adds.w	r0, r9, r5
 800307a:	eb4a 0106 	adc.w	r1, sl, r6
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	461d      	mov	r5, r3
 8003084:	f04f 0600 	mov.w	r6, #0
 8003088:	196b      	adds	r3, r5, r5
 800308a:	eb46 0406 	adc.w	r4, r6, r6
 800308e:	461a      	mov	r2, r3
 8003090:	4623      	mov	r3, r4
 8003092:	f7fd fe01 	bl	8000c98 <__aeabi_uldivmod>
 8003096:	4603      	mov	r3, r0
 8003098:	460c      	mov	r4, r1
 800309a:	461a      	mov	r2, r3
 800309c:	4b6a      	ldr	r3, [pc, #424]	; (8003248 <UART_SetConfig+0x384>)
 800309e:	fba3 1302 	umull	r1, r3, r3, r2
 80030a2:	095b      	lsrs	r3, r3, #5
 80030a4:	2164      	movs	r1, #100	; 0x64
 80030a6:	fb01 f303 	mul.w	r3, r1, r3
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	00db      	lsls	r3, r3, #3
 80030ae:	3332      	adds	r3, #50	; 0x32
 80030b0:	4a65      	ldr	r2, [pc, #404]	; (8003248 <UART_SetConfig+0x384>)
 80030b2:	fba2 2303 	umull	r2, r3, r2, r3
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	f003 0207 	and.w	r2, r3, #7
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4442      	add	r2, r8
 80030c2:	609a      	str	r2, [r3, #8]
 80030c4:	e26f      	b.n	80035a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030c6:	f7fe fef7 	bl	8001eb8 <HAL_RCC_GetPCLK1Freq>
 80030ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	461d      	mov	r5, r3
 80030d0:	f04f 0600 	mov.w	r6, #0
 80030d4:	46a8      	mov	r8, r5
 80030d6:	46b1      	mov	r9, r6
 80030d8:	eb18 0308 	adds.w	r3, r8, r8
 80030dc:	eb49 0409 	adc.w	r4, r9, r9
 80030e0:	4698      	mov	r8, r3
 80030e2:	46a1      	mov	r9, r4
 80030e4:	eb18 0805 	adds.w	r8, r8, r5
 80030e8:	eb49 0906 	adc.w	r9, r9, r6
 80030ec:	f04f 0100 	mov.w	r1, #0
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80030f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80030fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003100:	4688      	mov	r8, r1
 8003102:	4691      	mov	r9, r2
 8003104:	eb18 0005 	adds.w	r0, r8, r5
 8003108:	eb49 0106 	adc.w	r1, r9, r6
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	461d      	mov	r5, r3
 8003112:	f04f 0600 	mov.w	r6, #0
 8003116:	196b      	adds	r3, r5, r5
 8003118:	eb46 0406 	adc.w	r4, r6, r6
 800311c:	461a      	mov	r2, r3
 800311e:	4623      	mov	r3, r4
 8003120:	f7fd fdba 	bl	8000c98 <__aeabi_uldivmod>
 8003124:	4603      	mov	r3, r0
 8003126:	460c      	mov	r4, r1
 8003128:	461a      	mov	r2, r3
 800312a:	4b47      	ldr	r3, [pc, #284]	; (8003248 <UART_SetConfig+0x384>)
 800312c:	fba3 2302 	umull	r2, r3, r3, r2
 8003130:	095b      	lsrs	r3, r3, #5
 8003132:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	461d      	mov	r5, r3
 800313a:	f04f 0600 	mov.w	r6, #0
 800313e:	46a9      	mov	r9, r5
 8003140:	46b2      	mov	sl, r6
 8003142:	eb19 0309 	adds.w	r3, r9, r9
 8003146:	eb4a 040a 	adc.w	r4, sl, sl
 800314a:	4699      	mov	r9, r3
 800314c:	46a2      	mov	sl, r4
 800314e:	eb19 0905 	adds.w	r9, r9, r5
 8003152:	eb4a 0a06 	adc.w	sl, sl, r6
 8003156:	f04f 0100 	mov.w	r1, #0
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003162:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003166:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800316a:	4689      	mov	r9, r1
 800316c:	4692      	mov	sl, r2
 800316e:	eb19 0005 	adds.w	r0, r9, r5
 8003172:	eb4a 0106 	adc.w	r1, sl, r6
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	461d      	mov	r5, r3
 800317c:	f04f 0600 	mov.w	r6, #0
 8003180:	196b      	adds	r3, r5, r5
 8003182:	eb46 0406 	adc.w	r4, r6, r6
 8003186:	461a      	mov	r2, r3
 8003188:	4623      	mov	r3, r4
 800318a:	f7fd fd85 	bl	8000c98 <__aeabi_uldivmod>
 800318e:	4603      	mov	r3, r0
 8003190:	460c      	mov	r4, r1
 8003192:	461a      	mov	r2, r3
 8003194:	4b2c      	ldr	r3, [pc, #176]	; (8003248 <UART_SetConfig+0x384>)
 8003196:	fba3 1302 	umull	r1, r3, r3, r2
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	2164      	movs	r1, #100	; 0x64
 800319e:	fb01 f303 	mul.w	r3, r1, r3
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	3332      	adds	r3, #50	; 0x32
 80031a8:	4a27      	ldr	r2, [pc, #156]	; (8003248 <UART_SetConfig+0x384>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031b6:	4498      	add	r8, r3
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	461d      	mov	r5, r3
 80031bc:	f04f 0600 	mov.w	r6, #0
 80031c0:	46a9      	mov	r9, r5
 80031c2:	46b2      	mov	sl, r6
 80031c4:	eb19 0309 	adds.w	r3, r9, r9
 80031c8:	eb4a 040a 	adc.w	r4, sl, sl
 80031cc:	4699      	mov	r9, r3
 80031ce:	46a2      	mov	sl, r4
 80031d0:	eb19 0905 	adds.w	r9, r9, r5
 80031d4:	eb4a 0a06 	adc.w	sl, sl, r6
 80031d8:	f04f 0100 	mov.w	r1, #0
 80031dc:	f04f 0200 	mov.w	r2, #0
 80031e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031ec:	4689      	mov	r9, r1
 80031ee:	4692      	mov	sl, r2
 80031f0:	eb19 0005 	adds.w	r0, r9, r5
 80031f4:	eb4a 0106 	adc.w	r1, sl, r6
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	461d      	mov	r5, r3
 80031fe:	f04f 0600 	mov.w	r6, #0
 8003202:	196b      	adds	r3, r5, r5
 8003204:	eb46 0406 	adc.w	r4, r6, r6
 8003208:	461a      	mov	r2, r3
 800320a:	4623      	mov	r3, r4
 800320c:	f7fd fd44 	bl	8000c98 <__aeabi_uldivmod>
 8003210:	4603      	mov	r3, r0
 8003212:	460c      	mov	r4, r1
 8003214:	461a      	mov	r2, r3
 8003216:	4b0c      	ldr	r3, [pc, #48]	; (8003248 <UART_SetConfig+0x384>)
 8003218:	fba3 1302 	umull	r1, r3, r3, r2
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	2164      	movs	r1, #100	; 0x64
 8003220:	fb01 f303 	mul.w	r3, r1, r3
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	3332      	adds	r3, #50	; 0x32
 800322a:	4a07      	ldr	r2, [pc, #28]	; (8003248 <UART_SetConfig+0x384>)
 800322c:	fba2 2303 	umull	r2, r3, r2, r3
 8003230:	095b      	lsrs	r3, r3, #5
 8003232:	f003 0207 	and.w	r2, r3, #7
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4442      	add	r2, r8
 800323c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800323e:	e1b2      	b.n	80035a6 <UART_SetConfig+0x6e2>
 8003240:	40011000 	.word	0x40011000
 8003244:	40011400 	.word	0x40011400
 8003248:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4ad7      	ldr	r2, [pc, #860]	; (80035b0 <UART_SetConfig+0x6ec>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d005      	beq.n	8003262 <UART_SetConfig+0x39e>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4ad6      	ldr	r2, [pc, #856]	; (80035b4 <UART_SetConfig+0x6f0>)
 800325c:	4293      	cmp	r3, r2
 800325e:	f040 80d1 	bne.w	8003404 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003262:	f7fe fe3d 	bl	8001ee0 <HAL_RCC_GetPCLK2Freq>
 8003266:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	469a      	mov	sl, r3
 800326c:	f04f 0b00 	mov.w	fp, #0
 8003270:	46d0      	mov	r8, sl
 8003272:	46d9      	mov	r9, fp
 8003274:	eb18 0308 	adds.w	r3, r8, r8
 8003278:	eb49 0409 	adc.w	r4, r9, r9
 800327c:	4698      	mov	r8, r3
 800327e:	46a1      	mov	r9, r4
 8003280:	eb18 080a 	adds.w	r8, r8, sl
 8003284:	eb49 090b 	adc.w	r9, r9, fp
 8003288:	f04f 0100 	mov.w	r1, #0
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003294:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003298:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800329c:	4688      	mov	r8, r1
 800329e:	4691      	mov	r9, r2
 80032a0:	eb1a 0508 	adds.w	r5, sl, r8
 80032a4:	eb4b 0609 	adc.w	r6, fp, r9
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	4619      	mov	r1, r3
 80032ae:	f04f 0200 	mov.w	r2, #0
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	f04f 0400 	mov.w	r4, #0
 80032ba:	0094      	lsls	r4, r2, #2
 80032bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032c0:	008b      	lsls	r3, r1, #2
 80032c2:	461a      	mov	r2, r3
 80032c4:	4623      	mov	r3, r4
 80032c6:	4628      	mov	r0, r5
 80032c8:	4631      	mov	r1, r6
 80032ca:	f7fd fce5 	bl	8000c98 <__aeabi_uldivmod>
 80032ce:	4603      	mov	r3, r0
 80032d0:	460c      	mov	r4, r1
 80032d2:	461a      	mov	r2, r3
 80032d4:	4bb8      	ldr	r3, [pc, #736]	; (80035b8 <UART_SetConfig+0x6f4>)
 80032d6:	fba3 2302 	umull	r2, r3, r3, r2
 80032da:	095b      	lsrs	r3, r3, #5
 80032dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	469b      	mov	fp, r3
 80032e4:	f04f 0c00 	mov.w	ip, #0
 80032e8:	46d9      	mov	r9, fp
 80032ea:	46e2      	mov	sl, ip
 80032ec:	eb19 0309 	adds.w	r3, r9, r9
 80032f0:	eb4a 040a 	adc.w	r4, sl, sl
 80032f4:	4699      	mov	r9, r3
 80032f6:	46a2      	mov	sl, r4
 80032f8:	eb19 090b 	adds.w	r9, r9, fp
 80032fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003300:	f04f 0100 	mov.w	r1, #0
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800330c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003310:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003314:	4689      	mov	r9, r1
 8003316:	4692      	mov	sl, r2
 8003318:	eb1b 0509 	adds.w	r5, fp, r9
 800331c:	eb4c 060a 	adc.w	r6, ip, sl
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	4619      	mov	r1, r3
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	f04f 0400 	mov.w	r4, #0
 8003332:	0094      	lsls	r4, r2, #2
 8003334:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003338:	008b      	lsls	r3, r1, #2
 800333a:	461a      	mov	r2, r3
 800333c:	4623      	mov	r3, r4
 800333e:	4628      	mov	r0, r5
 8003340:	4631      	mov	r1, r6
 8003342:	f7fd fca9 	bl	8000c98 <__aeabi_uldivmod>
 8003346:	4603      	mov	r3, r0
 8003348:	460c      	mov	r4, r1
 800334a:	461a      	mov	r2, r3
 800334c:	4b9a      	ldr	r3, [pc, #616]	; (80035b8 <UART_SetConfig+0x6f4>)
 800334e:	fba3 1302 	umull	r1, r3, r3, r2
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2164      	movs	r1, #100	; 0x64
 8003356:	fb01 f303 	mul.w	r3, r1, r3
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	3332      	adds	r3, #50	; 0x32
 8003360:	4a95      	ldr	r2, [pc, #596]	; (80035b8 <UART_SetConfig+0x6f4>)
 8003362:	fba2 2303 	umull	r2, r3, r2, r3
 8003366:	095b      	lsrs	r3, r3, #5
 8003368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800336c:	4498      	add	r8, r3
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	469b      	mov	fp, r3
 8003372:	f04f 0c00 	mov.w	ip, #0
 8003376:	46d9      	mov	r9, fp
 8003378:	46e2      	mov	sl, ip
 800337a:	eb19 0309 	adds.w	r3, r9, r9
 800337e:	eb4a 040a 	adc.w	r4, sl, sl
 8003382:	4699      	mov	r9, r3
 8003384:	46a2      	mov	sl, r4
 8003386:	eb19 090b 	adds.w	r9, r9, fp
 800338a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800338e:	f04f 0100 	mov.w	r1, #0
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800339a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800339e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033a2:	4689      	mov	r9, r1
 80033a4:	4692      	mov	sl, r2
 80033a6:	eb1b 0509 	adds.w	r5, fp, r9
 80033aa:	eb4c 060a 	adc.w	r6, ip, sl
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	4619      	mov	r1, r3
 80033b4:	f04f 0200 	mov.w	r2, #0
 80033b8:	f04f 0300 	mov.w	r3, #0
 80033bc:	f04f 0400 	mov.w	r4, #0
 80033c0:	0094      	lsls	r4, r2, #2
 80033c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033c6:	008b      	lsls	r3, r1, #2
 80033c8:	461a      	mov	r2, r3
 80033ca:	4623      	mov	r3, r4
 80033cc:	4628      	mov	r0, r5
 80033ce:	4631      	mov	r1, r6
 80033d0:	f7fd fc62 	bl	8000c98 <__aeabi_uldivmod>
 80033d4:	4603      	mov	r3, r0
 80033d6:	460c      	mov	r4, r1
 80033d8:	461a      	mov	r2, r3
 80033da:	4b77      	ldr	r3, [pc, #476]	; (80035b8 <UART_SetConfig+0x6f4>)
 80033dc:	fba3 1302 	umull	r1, r3, r3, r2
 80033e0:	095b      	lsrs	r3, r3, #5
 80033e2:	2164      	movs	r1, #100	; 0x64
 80033e4:	fb01 f303 	mul.w	r3, r1, r3
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	3332      	adds	r3, #50	; 0x32
 80033ee:	4a72      	ldr	r2, [pc, #456]	; (80035b8 <UART_SetConfig+0x6f4>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	095b      	lsrs	r3, r3, #5
 80033f6:	f003 020f 	and.w	r2, r3, #15
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4442      	add	r2, r8
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	e0d0      	b.n	80035a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003404:	f7fe fd58 	bl	8001eb8 <HAL_RCC_GetPCLK1Freq>
 8003408:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	469a      	mov	sl, r3
 800340e:	f04f 0b00 	mov.w	fp, #0
 8003412:	46d0      	mov	r8, sl
 8003414:	46d9      	mov	r9, fp
 8003416:	eb18 0308 	adds.w	r3, r8, r8
 800341a:	eb49 0409 	adc.w	r4, r9, r9
 800341e:	4698      	mov	r8, r3
 8003420:	46a1      	mov	r9, r4
 8003422:	eb18 080a 	adds.w	r8, r8, sl
 8003426:	eb49 090b 	adc.w	r9, r9, fp
 800342a:	f04f 0100 	mov.w	r1, #0
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003436:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800343a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800343e:	4688      	mov	r8, r1
 8003440:	4691      	mov	r9, r2
 8003442:	eb1a 0508 	adds.w	r5, sl, r8
 8003446:	eb4b 0609 	adc.w	r6, fp, r9
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	4619      	mov	r1, r3
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	f04f 0400 	mov.w	r4, #0
 800345c:	0094      	lsls	r4, r2, #2
 800345e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003462:	008b      	lsls	r3, r1, #2
 8003464:	461a      	mov	r2, r3
 8003466:	4623      	mov	r3, r4
 8003468:	4628      	mov	r0, r5
 800346a:	4631      	mov	r1, r6
 800346c:	f7fd fc14 	bl	8000c98 <__aeabi_uldivmod>
 8003470:	4603      	mov	r3, r0
 8003472:	460c      	mov	r4, r1
 8003474:	461a      	mov	r2, r3
 8003476:	4b50      	ldr	r3, [pc, #320]	; (80035b8 <UART_SetConfig+0x6f4>)
 8003478:	fba3 2302 	umull	r2, r3, r3, r2
 800347c:	095b      	lsrs	r3, r3, #5
 800347e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	469b      	mov	fp, r3
 8003486:	f04f 0c00 	mov.w	ip, #0
 800348a:	46d9      	mov	r9, fp
 800348c:	46e2      	mov	sl, ip
 800348e:	eb19 0309 	adds.w	r3, r9, r9
 8003492:	eb4a 040a 	adc.w	r4, sl, sl
 8003496:	4699      	mov	r9, r3
 8003498:	46a2      	mov	sl, r4
 800349a:	eb19 090b 	adds.w	r9, r9, fp
 800349e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034a2:	f04f 0100 	mov.w	r1, #0
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034b6:	4689      	mov	r9, r1
 80034b8:	4692      	mov	sl, r2
 80034ba:	eb1b 0509 	adds.w	r5, fp, r9
 80034be:	eb4c 060a 	adc.w	r6, ip, sl
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	4619      	mov	r1, r3
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	f04f 0300 	mov.w	r3, #0
 80034d0:	f04f 0400 	mov.w	r4, #0
 80034d4:	0094      	lsls	r4, r2, #2
 80034d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034da:	008b      	lsls	r3, r1, #2
 80034dc:	461a      	mov	r2, r3
 80034de:	4623      	mov	r3, r4
 80034e0:	4628      	mov	r0, r5
 80034e2:	4631      	mov	r1, r6
 80034e4:	f7fd fbd8 	bl	8000c98 <__aeabi_uldivmod>
 80034e8:	4603      	mov	r3, r0
 80034ea:	460c      	mov	r4, r1
 80034ec:	461a      	mov	r2, r3
 80034ee:	4b32      	ldr	r3, [pc, #200]	; (80035b8 <UART_SetConfig+0x6f4>)
 80034f0:	fba3 1302 	umull	r1, r3, r3, r2
 80034f4:	095b      	lsrs	r3, r3, #5
 80034f6:	2164      	movs	r1, #100	; 0x64
 80034f8:	fb01 f303 	mul.w	r3, r1, r3
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	3332      	adds	r3, #50	; 0x32
 8003502:	4a2d      	ldr	r2, [pc, #180]	; (80035b8 <UART_SetConfig+0x6f4>)
 8003504:	fba2 2303 	umull	r2, r3, r2, r3
 8003508:	095b      	lsrs	r3, r3, #5
 800350a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800350e:	4498      	add	r8, r3
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	469b      	mov	fp, r3
 8003514:	f04f 0c00 	mov.w	ip, #0
 8003518:	46d9      	mov	r9, fp
 800351a:	46e2      	mov	sl, ip
 800351c:	eb19 0309 	adds.w	r3, r9, r9
 8003520:	eb4a 040a 	adc.w	r4, sl, sl
 8003524:	4699      	mov	r9, r3
 8003526:	46a2      	mov	sl, r4
 8003528:	eb19 090b 	adds.w	r9, r9, fp
 800352c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003530:	f04f 0100 	mov.w	r1, #0
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800353c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003544:	4689      	mov	r9, r1
 8003546:	4692      	mov	sl, r2
 8003548:	eb1b 0509 	adds.w	r5, fp, r9
 800354c:	eb4c 060a 	adc.w	r6, ip, sl
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	4619      	mov	r1, r3
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	f04f 0400 	mov.w	r4, #0
 8003562:	0094      	lsls	r4, r2, #2
 8003564:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003568:	008b      	lsls	r3, r1, #2
 800356a:	461a      	mov	r2, r3
 800356c:	4623      	mov	r3, r4
 800356e:	4628      	mov	r0, r5
 8003570:	4631      	mov	r1, r6
 8003572:	f7fd fb91 	bl	8000c98 <__aeabi_uldivmod>
 8003576:	4603      	mov	r3, r0
 8003578:	460c      	mov	r4, r1
 800357a:	461a      	mov	r2, r3
 800357c:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <UART_SetConfig+0x6f4>)
 800357e:	fba3 1302 	umull	r1, r3, r3, r2
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	2164      	movs	r1, #100	; 0x64
 8003586:	fb01 f303 	mul.w	r3, r1, r3
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	011b      	lsls	r3, r3, #4
 800358e:	3332      	adds	r3, #50	; 0x32
 8003590:	4a09      	ldr	r2, [pc, #36]	; (80035b8 <UART_SetConfig+0x6f4>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	095b      	lsrs	r3, r3, #5
 8003598:	f003 020f 	and.w	r2, r3, #15
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4442      	add	r2, r8
 80035a2:	609a      	str	r2, [r3, #8]
}
 80035a4:	e7ff      	b.n	80035a6 <UART_SetConfig+0x6e2>
 80035a6:	bf00      	nop
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035b0:	40011000 	.word	0x40011000
 80035b4:	40011400 	.word	0x40011400
 80035b8:	51eb851f 	.word	0x51eb851f

080035bc <CRC16>:
0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
0x40
} ;

unsigned short CRC16 (volatile unsigned char *puchMsg, unsigned short usDataLen ) /* The function returns the CRC as a unsigned short type   */
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	460b      	mov	r3, r1
 80035c6:	807b      	strh	r3, [r7, #2]
//*puchMsg =  /* message to calculate CRC upon */
//usDataLen =  /* quantity of bytes in message  */

    unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized  */
 80035c8:	23ff      	movs	r3, #255	; 0xff
 80035ca:	73fb      	strb	r3, [r7, #15]
    unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized  */
 80035cc:	23ff      	movs	r3, #255	; 0xff
 80035ce:	73bb      	strb	r3, [r7, #14]
    unsigned uIndex ; /* will index into CRC lookup table  */
    while (usDataLen--) /* pass through message buffer  */
 80035d0:	e014      	b.n	80035fc <CRC16+0x40>
    {
        uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC  */
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	607a      	str	r2, [r7, #4]
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	7bbb      	ldrb	r3, [r7, #14]
 80035de:	4053      	eors	r3, r2
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	60bb      	str	r3, [r7, #8]
        uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 80035e4:	4a0f      	ldr	r2, [pc, #60]	; (8003624 <CRC16+0x68>)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4413      	add	r3, r2
 80035ea:	781a      	ldrb	r2, [r3, #0]
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	4053      	eors	r3, r2
 80035f0:	73bb      	strb	r3, [r7, #14]
        uchCRCHi = auchCRCLo[uIndex] ;
 80035f2:	4a0d      	ldr	r2, [pc, #52]	; (8003628 <CRC16+0x6c>)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4413      	add	r3, r2
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	73fb      	strb	r3, [r7, #15]
    while (usDataLen--) /* pass through message buffer  */
 80035fc:	887b      	ldrh	r3, [r7, #2]
 80035fe:	1e5a      	subs	r2, r3, #1
 8003600:	807a      	strh	r2, [r7, #2]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1e5      	bne.n	80035d2 <CRC16+0x16>
    }
    return (uchCRCHi << 8 | uchCRCLo) ;
 8003606:	7bfb      	ldrb	r3, [r7, #15]
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	b21a      	sxth	r2, r3
 800360c:	7bbb      	ldrb	r3, [r7, #14]
 800360e:	b21b      	sxth	r3, r3
 8003610:	4313      	orrs	r3, r2
 8003612:	b21b      	sxth	r3, r3
 8003614:	b29b      	uxth	r3, r3
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	20000008 	.word	0x20000008
 8003628:	20000108 	.word	0x20000108

0800362c <KeyPad_Init>:

extern volatile uint16_t MODE;

//#############################################################################################
void	KeyPad_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef	gpio;
  KeyPad.ColumnSize = sizeof(_KEYPAD_COLUMN_GPIO_PIN) / 2;
 8003632:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <KeyPad_Init+0xb0>)
 8003634:	2204      	movs	r2, #4
 8003636:	701a      	strb	r2, [r3, #0]
  KeyPad.RowSize = sizeof(_KEYPAD_ROW_GPIO_PIN) / 2;
 8003638:	4b28      	ldr	r3, [pc, #160]	; (80036dc <KeyPad_Init+0xb0>)
 800363a:	2204      	movs	r2, #4
 800363c:	705a      	strb	r2, [r3, #1]
  for(uint8_t	i=0 ; i<KeyPad.ColumnSize ; i++)
 800363e:	2300      	movs	r3, #0
 8003640:	75fb      	strb	r3, [r7, #23]
 8003642:	e022      	b.n	800368a <KeyPad_Init+0x5e>
  {
    gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8003644:	2301      	movs	r3, #1
 8003646:	607b      	str	r3, [r7, #4]
    gpio.Pull = GPIO_NOPULL;
 8003648:	2300      	movs	r3, #0
 800364a:	60bb      	str	r3, [r7, #8]
    gpio.Speed = GPIO_SPEED_FREQ_LOW;
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
    gpio.Pin = _KEYPAD_COLUMN_GPIO_PIN[i];
 8003650:	7dfb      	ldrb	r3, [r7, #23]
 8003652:	4a23      	ldr	r2, [pc, #140]	; (80036e0 <KeyPad_Init+0xb4>)
 8003654:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003658:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init((GPIO_TypeDef*)_KEYPAD_COLUMN_GPIO_PORT[i], &gpio);
 800365a:	7dfb      	ldrb	r3, [r7, #23]
 800365c:	4a21      	ldr	r2, [pc, #132]	; (80036e4 <KeyPad_Init+0xb8>)
 800365e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003662:	463a      	mov	r2, r7
 8003664:	4611      	mov	r1, r2
 8003666:	4618      	mov	r0, r3
 8003668:	f7fd fe5e 	bl	8001328 <HAL_GPIO_Init>
    HAL_GPIO_WritePin((GPIO_TypeDef*)_KEYPAD_COLUMN_GPIO_PORT[i], _KEYPAD_COLUMN_GPIO_PIN[i], GPIO_PIN_SET);
 800366c:	7dfb      	ldrb	r3, [r7, #23]
 800366e:	4a1d      	ldr	r2, [pc, #116]	; (80036e4 <KeyPad_Init+0xb8>)
 8003670:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003674:	7dfb      	ldrb	r3, [r7, #23]
 8003676:	4a1a      	ldr	r2, [pc, #104]	; (80036e0 <KeyPad_Init+0xb4>)
 8003678:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800367c:	2201      	movs	r2, #1
 800367e:	4619      	mov	r1, r3
 8003680:	f7fd ffec 	bl	800165c <HAL_GPIO_WritePin>
  for(uint8_t	i=0 ; i<KeyPad.ColumnSize ; i++)
 8003684:	7dfb      	ldrb	r3, [r7, #23]
 8003686:	3301      	adds	r3, #1
 8003688:	75fb      	strb	r3, [r7, #23]
 800368a:	4b14      	ldr	r3, [pc, #80]	; (80036dc <KeyPad_Init+0xb0>)
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	7dfa      	ldrb	r2, [r7, #23]
 8003690:	429a      	cmp	r2, r3
 8003692:	d3d7      	bcc.n	8003644 <KeyPad_Init+0x18>
  }
  for(uint8_t	i=0 ; i<KeyPad.RowSize ; i++)
 8003694:	2300      	movs	r3, #0
 8003696:	75bb      	strb	r3, [r7, #22]
 8003698:	e016      	b.n	80036c8 <KeyPad_Init+0x9c>
  {
    gpio.Mode = GPIO_MODE_INPUT;
 800369a:	2300      	movs	r3, #0
 800369c:	607b      	str	r3, [r7, #4]
    gpio.Pull = GPIO_PULLUP;
 800369e:	2301      	movs	r3, #1
 80036a0:	60bb      	str	r3, [r7, #8]
    gpio.Speed = GPIO_SPEED_FREQ_LOW;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
    gpio.Pin = _KEYPAD_ROW_GPIO_PIN[i];
 80036a6:	7dbb      	ldrb	r3, [r7, #22]
 80036a8:	4a0f      	ldr	r2, [pc, #60]	; (80036e8 <KeyPad_Init+0xbc>)
 80036aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036ae:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init((GPIO_TypeDef*)_KEYPAD_ROW_GPIO_PORT[i], &gpio);
 80036b0:	7dbb      	ldrb	r3, [r7, #22]
 80036b2:	4a0e      	ldr	r2, [pc, #56]	; (80036ec <KeyPad_Init+0xc0>)
 80036b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036b8:	463a      	mov	r2, r7
 80036ba:	4611      	mov	r1, r2
 80036bc:	4618      	mov	r0, r3
 80036be:	f7fd fe33 	bl	8001328 <HAL_GPIO_Init>
  for(uint8_t	i=0 ; i<KeyPad.RowSize ; i++)
 80036c2:	7dbb      	ldrb	r3, [r7, #22]
 80036c4:	3301      	adds	r3, #1
 80036c6:	75bb      	strb	r3, [r7, #22]
 80036c8:	4b04      	ldr	r3, [pc, #16]	; (80036dc <KeyPad_Init+0xb0>)
 80036ca:	785b      	ldrb	r3, [r3, #1]
 80036cc:	7dba      	ldrb	r2, [r7, #22]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d3e3      	bcc.n	800369a <KeyPad_Init+0x6e>
  }
}
 80036d2:	bf00      	nop
 80036d4:	3718      	adds	r7, #24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20001994 	.word	0x20001994
 80036e0:	0800a114 	.word	0x0800a114
 80036e4:	20000208 	.word	0x20000208
 80036e8:	0800a11c 	.word	0x0800a11c
 80036ec:	20000218 	.word	0x20000218

080036f0 <KeyPad_Scan>:
//#############################################################################################
uint16_t	KeyPad_Scan(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
  uint16_t  key=0;
 80036f6:	2300      	movs	r3, #0
 80036f8:	807b      	strh	r3, [r7, #2]
  for(uint8_t c=0 ; c<KeyPad.ColumnSize ; c++)
 80036fa:	2300      	movs	r3, #0
 80036fc:	71fb      	strb	r3, [r7, #7]
 80036fe:	e07b      	b.n	80037f8 <KeyPad_Scan+0x108>
  {
    for(uint8_t i=0 ; i<KeyPad.ColumnSize ; i++)
 8003700:	2300      	movs	r3, #0
 8003702:	71bb      	strb	r3, [r7, #6]
 8003704:	e00e      	b.n	8003724 <KeyPad_Scan+0x34>
      HAL_GPIO_WritePin((GPIO_TypeDef*)_KEYPAD_COLUMN_GPIO_PORT[i], _KEYPAD_COLUMN_GPIO_PIN[i], GPIO_PIN_SET);
 8003706:	79bb      	ldrb	r3, [r7, #6]
 8003708:	4a41      	ldr	r2, [pc, #260]	; (8003810 <KeyPad_Scan+0x120>)
 800370a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800370e:	79bb      	ldrb	r3, [r7, #6]
 8003710:	4a40      	ldr	r2, [pc, #256]	; (8003814 <KeyPad_Scan+0x124>)
 8003712:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003716:	2201      	movs	r2, #1
 8003718:	4619      	mov	r1, r3
 800371a:	f7fd ff9f 	bl	800165c <HAL_GPIO_WritePin>
    for(uint8_t i=0 ; i<KeyPad.ColumnSize ; i++)
 800371e:	79bb      	ldrb	r3, [r7, #6]
 8003720:	3301      	adds	r3, #1
 8003722:	71bb      	strb	r3, [r7, #6]
 8003724:	4b3c      	ldr	r3, [pc, #240]	; (8003818 <KeyPad_Scan+0x128>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	79ba      	ldrb	r2, [r7, #6]
 800372a:	429a      	cmp	r2, r3
 800372c:	d3eb      	bcc.n	8003706 <KeyPad_Scan+0x16>
    HAL_GPIO_WritePin((GPIO_TypeDef*)_KEYPAD_COLUMN_GPIO_PORT[c], _KEYPAD_COLUMN_GPIO_PIN[c], GPIO_PIN_RESET);
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	4a37      	ldr	r2, [pc, #220]	; (8003810 <KeyPad_Scan+0x120>)
 8003732:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	4a36      	ldr	r2, [pc, #216]	; (8003814 <KeyPad_Scan+0x124>)
 800373a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800373e:	2200      	movs	r2, #0
 8003740:	4619      	mov	r1, r3
 8003742:	f7fd ff8b 	bl	800165c <HAL_GPIO_WritePin>
    _KEYPAD_DELAY(5);
 8003746:	2005      	movs	r0, #5
 8003748:	f7fd fc98 	bl	800107c <HAL_Delay>
    for(uint8_t r=0 ; r<KeyPad.RowSize ; r++)
 800374c:	2300      	movs	r3, #0
 800374e:	717b      	strb	r3, [r7, #5]
 8003750:	e04a      	b.n	80037e8 <KeyPad_Scan+0xf8>
    {
      if(HAL_GPIO_ReadPin((GPIO_TypeDef*)_KEYPAD_ROW_GPIO_PORT[r], _KEYPAD_ROW_GPIO_PIN[r]) == GPIO_PIN_RESET)
 8003752:	797b      	ldrb	r3, [r7, #5]
 8003754:	4a31      	ldr	r2, [pc, #196]	; (800381c <KeyPad_Scan+0x12c>)
 8003756:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800375a:	797b      	ldrb	r3, [r7, #5]
 800375c:	4a30      	ldr	r2, [pc, #192]	; (8003820 <KeyPad_Scan+0x130>)
 800375e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003762:	4619      	mov	r1, r3
 8003764:	f7fd ff62 	bl	800162c <HAL_GPIO_ReadPin>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d139      	bne.n	80037e2 <KeyPad_Scan+0xf2>
      {
        _KEYPAD_DELAY(_KEYPAD_DEBOUNCE_TIME_MS);
 800376e:	2014      	movs	r0, #20
 8003770:	f7fd fc84 	bl	800107c <HAL_Delay>
        if(HAL_GPIO_ReadPin((GPIO_TypeDef*)_KEYPAD_ROW_GPIO_PORT[r], _KEYPAD_ROW_GPIO_PIN[r]) == GPIO_PIN_RESET)
 8003774:	797b      	ldrb	r3, [r7, #5]
 8003776:	4a29      	ldr	r2, [pc, #164]	; (800381c <KeyPad_Scan+0x12c>)
 8003778:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800377c:	797b      	ldrb	r3, [r7, #5]
 800377e:	4a28      	ldr	r2, [pc, #160]	; (8003820 <KeyPad_Scan+0x130>)
 8003780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003784:	4619      	mov	r1, r3
 8003786:	f7fd ff51 	bl	800162c <HAL_GPIO_ReadPin>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d128      	bne.n	80037e2 <KeyPad_Scan+0xf2>
        {
          key |= 1<<c;
 8003790:	79fb      	ldrb	r3, [r7, #7]
 8003792:	2201      	movs	r2, #1
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	b21a      	sxth	r2, r3
 800379a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800379e:	4313      	orrs	r3, r2
 80037a0:	b21b      	sxth	r3, r3
 80037a2:	807b      	strh	r3, [r7, #2]
          key |= 1<<(r+8);
 80037a4:	797b      	ldrb	r3, [r7, #5]
 80037a6:	3308      	adds	r3, #8
 80037a8:	2201      	movs	r2, #1
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	b21a      	sxth	r2, r3
 80037b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	b21b      	sxth	r3, r3
 80037b8:	807b      	strh	r3, [r7, #2]
          while(HAL_GPIO_ReadPin((GPIO_TypeDef*)_KEYPAD_ROW_GPIO_PORT[r], _KEYPAD_ROW_GPIO_PIN[r]) == GPIO_PIN_RESET)
 80037ba:	e002      	b.n	80037c2 <KeyPad_Scan+0xd2>
            _KEYPAD_DELAY(5);
 80037bc:	2005      	movs	r0, #5
 80037be:	f7fd fc5d 	bl	800107c <HAL_Delay>
          while(HAL_GPIO_ReadPin((GPIO_TypeDef*)_KEYPAD_ROW_GPIO_PORT[r], _KEYPAD_ROW_GPIO_PIN[r]) == GPIO_PIN_RESET)
 80037c2:	797b      	ldrb	r3, [r7, #5]
 80037c4:	4a15      	ldr	r2, [pc, #84]	; (800381c <KeyPad_Scan+0x12c>)
 80037c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80037ca:	797b      	ldrb	r3, [r7, #5]
 80037cc:	4a14      	ldr	r2, [pc, #80]	; (8003820 <KeyPad_Scan+0x130>)
 80037ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037d2:	4619      	mov	r1, r3
 80037d4:	f7fd ff2a 	bl	800162c <HAL_GPIO_ReadPin>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0ee      	beq.n	80037bc <KeyPad_Scan+0xcc>
          return key;
 80037de:	887b      	ldrh	r3, [r7, #2]
 80037e0:	e011      	b.n	8003806 <KeyPad_Scan+0x116>
    for(uint8_t r=0 ; r<KeyPad.RowSize ; r++)
 80037e2:	797b      	ldrb	r3, [r7, #5]
 80037e4:	3301      	adds	r3, #1
 80037e6:	717b      	strb	r3, [r7, #5]
 80037e8:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <KeyPad_Scan+0x128>)
 80037ea:	785b      	ldrb	r3, [r3, #1]
 80037ec:	797a      	ldrb	r2, [r7, #5]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d3af      	bcc.n	8003752 <KeyPad_Scan+0x62>
  for(uint8_t c=0 ; c<KeyPad.ColumnSize ; c++)
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	3301      	adds	r3, #1
 80037f6:	71fb      	strb	r3, [r7, #7]
 80037f8:	4b07      	ldr	r3, [pc, #28]	; (8003818 <KeyPad_Scan+0x128>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	79fa      	ldrb	r2, [r7, #7]
 80037fe:	429a      	cmp	r2, r3
 8003800:	f4ff af7e 	bcc.w	8003700 <KeyPad_Scan+0x10>
        }
      }
    }
  }
  return key;
 8003804:	887b      	ldrh	r3, [r7, #2]
}
 8003806:	4618      	mov	r0, r3
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	20000208 	.word	0x20000208
 8003814:	0800a114 	.word	0x0800a114
 8003818:	20001994 	.word	0x20001994
 800381c:	20000218 	.word	0x20000218
 8003820:	0800a11c 	.word	0x0800a11c

08003824 <KeyPad_WaitForKey>:
//#############################################################################################
uint16_t	KeyPad_WaitForKey(uint32_t  Timeout_ms)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint16_t  keyRead;
  while(Timeout_ms==0)
 800382c:	e015      	b.n	800385a <KeyPad_WaitForKey+0x36>
  {
	if (MODE == 1){ return 0;};
 800382e:	4b1e      	ldr	r3, [pc, #120]	; (80038a8 <KeyPad_WaitForKey+0x84>)
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	b29b      	uxth	r3, r3
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <KeyPad_WaitForKey+0x18>
 8003838:	2300      	movs	r3, #0
 800383a:	e030      	b.n	800389e <KeyPad_WaitForKey+0x7a>
    keyRead = KeyPad_Scan();
 800383c:	f7ff ff58 	bl	80036f0 <KeyPad_Scan>
 8003840:	4603      	mov	r3, r0
 8003842:	817b      	strh	r3, [r7, #10]
		if(keyRead!=0)
 8003844:	897b      	ldrh	r3, [r7, #10]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d004      	beq.n	8003854 <KeyPad_WaitForKey+0x30>
		{
			KeyPad.LastKey = keyRead;
 800384a:	4a18      	ldr	r2, [pc, #96]	; (80038ac <KeyPad_WaitForKey+0x88>)
 800384c:	897b      	ldrh	r3, [r7, #10]
 800384e:	8053      	strh	r3, [r2, #2]
			return keyRead;
 8003850:	897b      	ldrh	r3, [r7, #10]
 8003852:	e024      	b.n	800389e <KeyPad_WaitForKey+0x7a>
		}
		_KEYPAD_DELAY(_KEYPAD_DEBOUNCE_TIME_MS);
 8003854:	2014      	movs	r0, #20
 8003856:	f7fd fc11 	bl	800107c <HAL_Delay>
  while(Timeout_ms==0)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0e6      	beq.n	800382e <KeyPad_WaitForKey+0xa>
  }
	uint32_t	StartTime = HAL_GetTick();
 8003860:	f7fd fc00 	bl	8001064 <HAL_GetTick>
 8003864:	60f8      	str	r0, [r7, #12]
	while(HAL_GetTick()-StartTime < Timeout_ms)
 8003866:	e00e      	b.n	8003886 <KeyPad_WaitForKey+0x62>
	{
		keyRead = KeyPad_Scan();
 8003868:	f7ff ff42 	bl	80036f0 <KeyPad_Scan>
 800386c:	4603      	mov	r3, r0
 800386e:	817b      	strh	r3, [r7, #10]
		if(keyRead!=0)
 8003870:	897b      	ldrh	r3, [r7, #10]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d004      	beq.n	8003880 <KeyPad_WaitForKey+0x5c>
		{
			KeyPad.LastKey = keyRead;
 8003876:	4a0d      	ldr	r2, [pc, #52]	; (80038ac <KeyPad_WaitForKey+0x88>)
 8003878:	897b      	ldrh	r3, [r7, #10]
 800387a:	8053      	strh	r3, [r2, #2]
			return keyRead;
 800387c:	897b      	ldrh	r3, [r7, #10]
 800387e:	e00e      	b.n	800389e <KeyPad_WaitForKey+0x7a>
		}
		_KEYPAD_DELAY(_KEYPAD_DEBOUNCE_TIME_MS);
 8003880:	2014      	movs	r0, #20
 8003882:	f7fd fbfb 	bl	800107c <HAL_Delay>
	while(HAL_GetTick()-StartTime < Timeout_ms)
 8003886:	f7fd fbed 	bl	8001064 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	429a      	cmp	r2, r3
 8003894:	d8e8      	bhi.n	8003868 <KeyPad_WaitForKey+0x44>
	}
	KeyPad.LastKey=0;
 8003896:	4b05      	ldr	r3, [pc, #20]	; (80038ac <KeyPad_WaitForKey+0x88>)
 8003898:	2200      	movs	r2, #0
 800389a:	805a      	strh	r2, [r3, #2]
	return 0;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000444 	.word	0x20000444
 80038ac:	20001994 	.word	0x20001994

080038b0 <KeyPad_WaitForKeyGetChar>:
//#############################################################################################
char	KeyPad_WaitForKeyGetChar(uint32_t	Timeout_ms)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  switch(KeyPad_WaitForKey(Timeout_ms))
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ffb3 	bl	8003824 <KeyPad_WaitForKey>
 80038be:	4603      	mov	r3, r0
 80038c0:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80038c4:	d06b      	beq.n	800399e <KeyPad_WaitForKeyGetChar+0xee>
 80038c6:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 80038ca:	dc23      	bgt.n	8003914 <KeyPad_WaitForKeyGetChar+0x64>
 80038cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d0:	d05b      	beq.n	800398a <KeyPad_WaitForKeyGetChar+0xda>
 80038d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d6:	dc09      	bgt.n	80038ec <KeyPad_WaitForKeyGetChar+0x3c>
 80038d8:	f240 1201 	movw	r2, #257	; 0x101
 80038dc:	4293      	cmp	r3, r2
 80038de:	d044      	beq.n	800396a <KeyPad_WaitForKeyGetChar+0xba>
 80038e0:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80038e4:	d049      	beq.n	800397a <KeyPad_WaitForKeyGetChar+0xca>
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d03d      	beq.n	8003966 <KeyPad_WaitForKeyGetChar+0xb6>
 80038ea:	e05e      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
 80038ec:	f240 2201 	movw	r2, #513	; 0x201
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d03c      	beq.n	800396e <KeyPad_WaitForKeyGetChar+0xbe>
 80038f4:	f240 2201 	movw	r2, #513	; 0x201
 80038f8:	4293      	cmp	r3, r2
 80038fa:	dc03      	bgt.n	8003904 <KeyPad_WaitForKeyGetChar+0x54>
 80038fc:	f5b3 7f84 	cmp.w	r3, #264	; 0x108
 8003900:	d04b      	beq.n	800399a <KeyPad_WaitForKeyGetChar+0xea>
 8003902:	e052      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
 8003904:	f240 2202 	movw	r2, #514	; 0x202
 8003908:	4293      	cmp	r3, r2
 800390a:	d038      	beq.n	800397e <KeyPad_WaitForKeyGetChar+0xce>
 800390c:	f5b3 7f01 	cmp.w	r3, #516	; 0x204
 8003910:	d03d      	beq.n	800398e <KeyPad_WaitForKeyGetChar+0xde>
 8003912:	e04a      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
 8003914:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 8003918:	d043      	beq.n	80039a2 <KeyPad_WaitForKeyGetChar+0xf2>
 800391a:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 800391e:	dc0c      	bgt.n	800393a <KeyPad_WaitForKeyGetChar+0x8a>
 8003920:	f240 4202 	movw	r2, #1026	; 0x402
 8003924:	4293      	cmp	r3, r2
 8003926:	d02c      	beq.n	8003982 <KeyPad_WaitForKeyGetChar+0xd2>
 8003928:	f240 4204 	movw	r2, #1028	; 0x404
 800392c:	4293      	cmp	r3, r2
 800392e:	d030      	beq.n	8003992 <KeyPad_WaitForKeyGetChar+0xe2>
 8003930:	f240 4201 	movw	r2, #1025	; 0x401
 8003934:	4293      	cmp	r3, r2
 8003936:	d01c      	beq.n	8003972 <KeyPad_WaitForKeyGetChar+0xc2>
 8003938:	e037      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
 800393a:	f640 0202 	movw	r2, #2050	; 0x802
 800393e:	4293      	cmp	r3, r2
 8003940:	d021      	beq.n	8003986 <KeyPad_WaitForKeyGetChar+0xd6>
 8003942:	f640 0202 	movw	r2, #2050	; 0x802
 8003946:	4293      	cmp	r3, r2
 8003948:	dc04      	bgt.n	8003954 <KeyPad_WaitForKeyGetChar+0xa4>
 800394a:	f640 0201 	movw	r2, #2049	; 0x801
 800394e:	4293      	cmp	r3, r2
 8003950:	d011      	beq.n	8003976 <KeyPad_WaitForKeyGetChar+0xc6>
 8003952:	e02a      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
 8003954:	f640 0204 	movw	r2, #2052	; 0x804
 8003958:	4293      	cmp	r3, r2
 800395a:	d01c      	beq.n	8003996 <KeyPad_WaitForKeyGetChar+0xe6>
 800395c:	f640 0208 	movw	r2, #2056	; 0x808
 8003960:	4293      	cmp	r3, r2
 8003962:	d020      	beq.n	80039a6 <KeyPad_WaitForKeyGetChar+0xf6>
 8003964:	e021      	b.n	80039aa <KeyPad_WaitForKeyGetChar+0xfa>
  {
    case 0x0000:
      return 0;
 8003966:	2300      	movs	r3, #0
 8003968:	e020      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0101:
			return '1';
 800396a:	2331      	movs	r3, #49	; 0x31
 800396c:	e01e      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0201:
			return '2';
 800396e:	2332      	movs	r3, #50	; 0x32
 8003970:	e01c      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0401:
			return '3';
 8003972:	2333      	movs	r3, #51	; 0x33
 8003974:	e01a      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0801:
			return 'A';
 8003976:	2341      	movs	r3, #65	; 0x41
 8003978:	e018      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0102:
			return '4';
 800397a:	2334      	movs	r3, #52	; 0x34
 800397c:	e016      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0202:
			return '5';
 800397e:	2335      	movs	r3, #53	; 0x35
 8003980:	e014      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0402:
			return '6';
 8003982:	2336      	movs	r3, #54	; 0x36
 8003984:	e012      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0802:
			return 'B';
 8003986:	2342      	movs	r3, #66	; 0x42
 8003988:	e010      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0104:
			return '7';
 800398a:	2337      	movs	r3, #55	; 0x37
 800398c:	e00e      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0204:
			return '8';
 800398e:	2338      	movs	r3, #56	; 0x38
 8003990:	e00c      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0404:
			return '9';
 8003992:	2339      	movs	r3, #57	; 0x39
 8003994:	e00a      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0804:
			return 'C';
 8003996:	2343      	movs	r3, #67	; 0x43
 8003998:	e008      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0108:
			return '*';
 800399a:	232a      	movs	r3, #42	; 0x2a
 800399c:	e006      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0208:
			return '0';
 800399e:	2330      	movs	r3, #48	; 0x30
 80039a0:	e004      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0408:
			return '#';
 80039a2:	2323      	movs	r3, #35	; 0x23
 80039a4:	e002      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>
		case 0x0808:
			return 'D';
 80039a6:	2344      	movs	r3, #68	; 0x44
 80039a8:	e000      	b.n	80039ac <KeyPad_WaitForKeyGetChar+0xfc>

		default:
			return 0;
 80039aa:	2300      	movs	r3, #0
	}
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 80039b4:	b5b0      	push	{r4, r5, r7, lr}
 80039b6:	b08a      	sub	sp, #40	; 0x28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 80039c2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80039c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80039ca:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80039ce:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80039d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039d2:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80039d4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80039d6:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 80039e4:	f107 0310 	add.w	r3, r7, #16
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 f80e 	bl	8003a0a <Lcd_init>

	return lcd;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	461d      	mov	r5, r3
 80039f2:	f107 0410 	add.w	r4, r7, #16
 80039f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039fe:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	3728      	adds	r7, #40	; 0x28
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bdb0      	pop	{r4, r5, r7, pc}

08003a0a <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b082      	sub	sp, #8
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7d9b      	ldrb	r3, [r3, #22]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10c      	bne.n	8003a34 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8003a1a:	2133      	movs	r1, #51	; 0x33
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f879 	bl	8003b14 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8003a22:	2132      	movs	r1, #50	; 0x32
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 f875 	bl	8003b14 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8003a2a:	2128      	movs	r1, #40	; 0x28
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f871 	bl	8003b14 <lcd_write_command>
 8003a32:	e003      	b.n	8003a3c <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8003a34:	2138      	movs	r1, #56	; 0x38
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f86c 	bl	8003b14 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f868 	bl	8003b14 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8003a44:	210c      	movs	r1, #12
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f864 	bl	8003b14 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8003a4c:	2106      	movs	r1, #6
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f860 	bl	8003b14 <lcd_write_command>
}
 8003a54:	bf00      	nop
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 8003a66:	f107 030c 	add.w	r3, r7, #12
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	4906      	ldr	r1, [pc, #24]	; (8003a88 <Lcd_int+0x2c>)
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f002 ffb0 	bl	80069d4 <siprintf>

	Lcd_string(lcd, buffer);
 8003a74:	f107 030c 	add.w	r3, r7, #12
 8003a78:	4619      	mov	r1, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 f806 	bl	8003a8c <Lcd_string>
}
 8003a80:	bf00      	nop
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	0800a040 	.word	0x0800a040

08003a8c <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8003a8c:	b590      	push	{r4, r7, lr}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8003a96:	2300      	movs	r3, #0
 8003a98:	73fb      	strb	r3, [r7, #15]
 8003a9a:	e00a      	b.n	8003ab2 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f862 	bl	8003b70 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8003aac:	7bfb      	ldrb	r3, [r7, #15]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	73fb      	strb	r3, [r7, #15]
 8003ab2:	7bfc      	ldrb	r4, [r7, #15]
 8003ab4:	6838      	ldr	r0, [r7, #0]
 8003ab6:	f7fc fb93 	bl	80001e0 <strlen>
 8003aba:	4603      	mov	r3, r0
 8003abc:	429c      	cmp	r4, r3
 8003abe:	d3ed      	bcc.n	8003a9c <Lcd_string+0x10>
	}
}
 8003ac0:	bf00      	nop
 8003ac2:	3714      	adds	r7, #20
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd90      	pop	{r4, r7, pc}

08003ac8 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	70fb      	strb	r3, [r7, #3]
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8003ad8:	78fb      	ldrb	r3, [r7, #3]
 8003ada:	4a07      	ldr	r2, [pc, #28]	; (8003af8 <Lcd_cursor+0x30>)
 8003adc:	5cd2      	ldrb	r2, [r2, r3]
 8003ade:	78bb      	ldrb	r3, [r7, #2]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	3b80      	subs	r3, #128	; 0x80
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	4619      	mov	r1, r3
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 f812 	bl	8003b14 <lcd_write_command>
	#endif
}
 8003af0:	bf00      	nop
 8003af2:	3708      	adds	r7, #8
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	0800a124 	.word	0x0800a124

08003afc <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8003b04:	2101      	movs	r1, #1
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f804 	bl	8003b14 <lcd_write_command>
}
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6898      	ldr	r0, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	899b      	ldrh	r3, [r3, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	f7fd fd96 	bl	800165c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7d9b      	ldrb	r3, [r3, #22]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d111      	bne.n	8003b5c <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8003b38:	78fb      	ldrb	r3, [r7, #3]
 8003b3a:	091b      	lsrs	r3, r3, #4
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2204      	movs	r2, #4
 8003b40:	4619      	mov	r1, r3
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f842 	bl	8003bcc <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2204      	movs	r2, #4
 8003b52:	4619      	mov	r1, r3
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f839 	bl	8003bcc <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8003b5a:	e005      	b.n	8003b68 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	2208      	movs	r2, #8
 8003b60:	4619      	mov	r1, r3
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f832 	bl	8003bcc <lcd_write>
}
 8003b68:	bf00      	nop
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6898      	ldr	r0, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	899b      	ldrh	r3, [r3, #12]
 8003b84:	2201      	movs	r2, #1
 8003b86:	4619      	mov	r1, r3
 8003b88:	f7fd fd68 	bl	800165c <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	7d9b      	ldrb	r3, [r3, #22]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d111      	bne.n	8003bb8 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8003b94:	78fb      	ldrb	r3, [r7, #3]
 8003b96:	091b      	lsrs	r3, r3, #4
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2204      	movs	r2, #4
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f814 	bl	8003bcc <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	2204      	movs	r2, #4
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f80b 	bl	8003bcc <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8003bb6:	e005      	b.n	8003bc4 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8003bb8:	78fb      	ldrb	r3, [r7, #3]
 8003bba:	2208      	movs	r2, #8
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f804 	bl	8003bcc <lcd_write>
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	70fb      	strb	r3, [r7, #3]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8003bdc:	2300      	movs	r3, #0
 8003bde:	73fb      	strb	r3, [r7, #15]
 8003be0:	e019      	b.n	8003c16 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	6818      	ldr	r0, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	4413      	add	r3, r2
 8003bf8:	8819      	ldrh	r1, [r3, #0]
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
 8003bfe:	fa42 f303 	asr.w	r3, r2, r3
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	f7fd fd26 	bl	800165c <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8003c10:	7bfb      	ldrb	r3, [r7, #15]
 8003c12:	3301      	adds	r3, #1
 8003c14:	73fb      	strb	r3, [r7, #15]
 8003c16:	7bfa      	ldrb	r2, [r7, #15]
 8003c18:	78bb      	ldrb	r3, [r7, #2]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d3e1      	bcc.n	8003be2 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6918      	ldr	r0, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	8a9b      	ldrh	r3, [r3, #20]
 8003c26:	2201      	movs	r2, #1
 8003c28:	4619      	mov	r1, r3
 8003c2a:	f7fd fd17 	bl	800165c <HAL_GPIO_WritePin>
	DELAY(1);
 8003c2e:	2001      	movs	r0, #1
 8003c30:	f7fd fa24 	bl	800107c <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6918      	ldr	r0, [r3, #16]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8a9b      	ldrh	r3, [r3, #20]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f7fd fd0c 	bl	800165c <HAL_GPIO_WritePin>
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <MBRegisterCount>:
extern UART_HandleTypeDef huart6;

extern volatile uint8_t DataPos;

uint16_t MBRegisterCount(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
	return (data_in[5]|(data_in[4]<<8));
 8003c50:	4b08      	ldr	r3, [pc, #32]	; (8003c74 <MBRegisterCount+0x28>)
 8003c52:	795b      	ldrb	r3, [r3, #5]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	b21a      	sxth	r2, r3
 8003c58:	4b06      	ldr	r3, [pc, #24]	; (8003c74 <MBRegisterCount+0x28>)
 8003c5a:	791b      	ldrb	r3, [r3, #4]
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	021b      	lsls	r3, r3, #8
 8003c60:	b21b      	sxth	r3, r3
 8003c62:	4313      	orrs	r3, r2
 8003c64:	b21b      	sxth	r3, r3
 8003c66:	b29b      	uxth	r3, r3
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	2000044c 	.word	0x2000044c

08003c78 <AppendDatatoMBRegister>:

void AppendDatatoMBRegister(uint16_t StAddr,uint16_t count, volatile uint16_t **inreg, volatile uint8_t *outreg)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60ba      	str	r2, [r7, #8]
 8003c80:	607b      	str	r3, [r7, #4]
 8003c82:	4603      	mov	r3, r0
 8003c84:	81fb      	strh	r3, [r7, #14]
 8003c86:	460b      	mov	r3, r1
 8003c88:	81bb      	strh	r3, [r7, #12]

	for (uint8_t c=0; c<count; c++)
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	75fb      	strb	r3, [r7, #23]
 8003c8e:	e024      	b.n	8003cda <AppendDatatoMBRegister+0x62>
	{
		*(outreg+3+c*2) = (uint8_t)   (*(inreg[StAddr+c]) >> 8) ;	//MSB IN HIGHER BYTE
 8003c90:	89fa      	ldrh	r2, [r7, #14]
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
 8003c94:	4413      	add	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	0a1b      	lsrs	r3, r3, #8
 8003ca4:	b299      	uxth	r1, r3
 8003ca6:	7dfb      	ldrb	r3, [r7, #23]
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	3303      	adds	r3, #3
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	4413      	add	r3, r2
 8003cb0:	b2ca      	uxtb	r2, r1
 8003cb2:	701a      	strb	r2, [r3, #0]
		*(outreg+3+(c*2+1)) = (uint8_t) (*(inreg[StAddr+c]));	//LSB IN LOWER BYTE
 8003cb4:	89fa      	ldrh	r2, [r7, #14]
 8003cb6:	7dfb      	ldrb	r3, [r7, #23]
 8003cb8:	4413      	add	r3, r2
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	b299      	uxth	r1, r3
 8003cc6:	7dfb      	ldrb	r3, [r7, #23]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	3304      	adds	r3, #4
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	4413      	add	r3, r2
 8003cd0:	b2ca      	uxtb	r2, r1
 8003cd2:	701a      	strb	r2, [r3, #0]
	for (uint8_t c=0; c<count; c++)
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	75fb      	strb	r3, [r7, #23]
 8003cda:	7dfb      	ldrb	r3, [r7, #23]
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	89ba      	ldrh	r2, [r7, #12]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d8d5      	bhi.n	8003c90 <AppendDatatoMBRegister+0x18>
	}
}
 8003ce4:	bf00      	nop
 8003ce6:	371c      	adds	r7, #28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <MBStartAddress>:

uint16_t MBStartAddress(void)	//Return requested start address
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	af00      	add	r7, sp, #0
	return (data_in[3]|(data_in[2]<<8));
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <MBStartAddress+0x28>)
 8003cf6:	78db      	ldrb	r3, [r3, #3]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	b21a      	sxth	r2, r3
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <MBStartAddress+0x28>)
 8003cfe:	789b      	ldrb	r3, [r3, #2]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	021b      	lsls	r3, r3, #8
 8003d04:	b21b      	sxth	r3, r3
 8003d06:	4313      	orrs	r3, r2
 8003d08:	b21b      	sxth	r3, r3
 8003d0a:	b29b      	uxth	r3, r3
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	2000044c 	.word	0x2000044c

08003d1c <MBSendData>:

void MBSendData(uint8_t count)	//Send final data over UART
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4603      	mov	r3, r0
 8003d24:	71fb      	strb	r3, [r7, #7]

	HAL_UART_Transmit(&huart6, (uint8_t*)data_in, count, 100);
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	2364      	movs	r3, #100	; 0x64
 8003d2c:	4903      	ldr	r1, [pc, #12]	; (8003d3c <MBSendData+0x20>)
 8003d2e:	4804      	ldr	r0, [pc, #16]	; (8003d40 <MBSendData+0x24>)
 8003d30:	f7fe fd59 	bl	80027e6 <HAL_UART_Transmit>
}
 8003d34:	bf00      	nop
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	2000044c 	.word	0x2000044c
 8003d40:	20004348 	.word	0x20004348

08003d44 <AppendCRCtoMBRegister>:

void AppendCRCtoMBRegister(uint8_t packtop)	//crc is calculated from slave id to last data byte
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
	uint16_t crcvalue = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	81fb      	strh	r3, [r7, #14]
	crcvalue = CRC16((uint8_t*)data_in,packtop + 1);
 8003d52:	79fb      	ldrb	r3, [r7, #7]
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3301      	adds	r3, #1
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	480d      	ldr	r0, [pc, #52]	; (8003d94 <AppendCRCtoMBRegister+0x50>)
 8003d5e:	f7ff fc2d 	bl	80035bc <CRC16>
 8003d62:	4603      	mov	r3, r0
 8003d64:	81fb      	strh	r3, [r7, #14]
	data_in[packtop+1] =(uint8_t)(crcvalue);			//lower byte at higher register
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	89fa      	ldrh	r2, [r7, #14]
 8003d6c:	b2d1      	uxtb	r1, r2
 8003d6e:	4a09      	ldr	r2, [pc, #36]	; (8003d94 <AppendCRCtoMBRegister+0x50>)
 8003d70:	54d1      	strb	r1, [r2, r3]
	data_in[packtop+2] =(uint8_t)(crcvalue>>8);		//higher byte at lower register
 8003d72:	89fb      	ldrh	r3, [r7, #14]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	b2d1      	uxtb	r1, r2
 8003d7e:	4a05      	ldr	r2, [pc, #20]	; (8003d94 <AppendCRCtoMBRegister+0x50>)
 8003d80:	54d1      	strb	r1, [r2, r3]

	ResponseFrameSize = packtop + 3;
 8003d82:	79fb      	ldrb	r3, [r7, #7]
 8003d84:	3303      	adds	r3, #3
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	4b03      	ldr	r3, [pc, #12]	; (8003d98 <AppendCRCtoMBRegister+0x54>)
 8003d8a:	701a      	strb	r2, [r3, #0]
}
 8003d8c:	bf00      	nop
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	2000044c 	.word	0x2000044c
 8003d98:	20000442 	.word	0x20000442

08003d9c <MBException>:

void MBException(uint8_t exceptionCode)	//Exception code
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	71fb      	strb	r3, [r7, #7]
	data_in[1]|=0x80; //setting MSB of the function code (the exception flag)
 8003da6:	4b0d      	ldr	r3, [pc, #52]	; (8003ddc <MBException+0x40>)
 8003da8:	785b      	ldrb	r3, [r3, #1]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <MBException+0x40>)
 8003db4:	705a      	strb	r2, [r3, #1]
	data_in[2]=exceptionCode; //Exceptioncode. Also the last byte containing dat
 8003db6:	4a09      	ldr	r2, [pc, #36]	; (8003ddc <MBException+0x40>)
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	7093      	strb	r3, [r2, #2]
	uint8_t packtop = 2;	// 3 bytes to send. No crc calculation.
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	73fb      	strb	r3, [r7, #15]
	AppendCRCtoMBRegister(packtop);
 8003dc0:	7bfb      	ldrb	r3, [r7, #15]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff ffbe 	bl	8003d44 <AppendCRCtoMBRegister>
	MBSendData(ResponseFrameSize);
 8003dc8:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <MBException+0x44>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ffa4 	bl	8003d1c <MBSendData>
}
 8003dd4:	bf00      	nop
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	2000044c 	.word	0x2000044c
 8003de0:	20000442 	.word	0x20000442

08003de4 <MBProcessRegisters>:
void MBProcessRegisters(uint8_t fcCode)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	71fb      	strb	r3, [r7, #7]
	//First check what is the count of registers requested
	uint8_t RegCount = (uint8_t)MBRegisterCount();
 8003dee:	f7ff ff2d 	bl	8003c4c <MBRegisterCount>
 8003df2:	4603      	mov	r3, r0
 8003df4:	73fb      	strb	r3, [r7, #15]

	//| SLAVE_ID | FUNCTION_CODE | RETURN BYTES COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE            | N*2 BYTES | 2 BYTES |
	//So our final requested data should fit in above 256 size, so data should be max 256-6 bytes
	//As a safeguard we are also checking with maximum limits of query as per modbus function (m584 controller)
	if((RegCount >= 1u) &
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	bf14      	ite	ne
 8003dfc:	2301      	movne	r3, #1
 8003dfe:	2300      	moveq	r3, #0
 8003e00:	b2da      	uxtb	r2, r3
		(RegCount*2 <= ((sizeof(data_in)/sizeof(data_in[0])) - 5u)) &
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4619      	mov	r1, r3
	if((RegCount >= 1u) &
 8003e08:	f241 3383 	movw	r3, #4995	; 0x1383
 8003e0c:	4299      	cmp	r1, r3
 8003e0e:	bf94      	ite	ls
 8003e10:	2301      	movls	r3, #1
 8003e12:	2300      	movhi	r3, #0
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	4013      	ands	r3, r2
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d02c      	beq.n	8003e78 <MBProcessRegisters+0x94>
		(RegCount <= fc3_HoldingRegMax))
	{
		//to check if the requested start and end addresses are available in out controller
		//Get to know the starting address of the requested data
		uint16_t StAddress = MBStartAddress();
 8003e1e:	f7ff ff67 	bl	8003cf0 <MBStartAddress>
 8003e22:	4603      	mov	r3, r0
 8003e24:	81bb      	strh	r3, [r7, #12]
		uint16_t EndAddress = StAddress + RegCount - 1;
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	89bb      	ldrh	r3, [r7, #12]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	3b01      	subs	r3, #1
 8003e32:	817b      	strh	r3, [r7, #10]

		//We will simply check if the end address is inside the size of our holding register
		if(EndAddress<=(sizeof(test))/sizeof(test[0]))
 8003e34:	897b      	ldrh	r3, [r7, #10]
 8003e36:	2b6e      	cmp	r3, #110	; 0x6e
 8003e38:	d81a      	bhi.n	8003e70 <MBProcessRegisters+0x8c>
		{
			//Process the request
			data_in[2]=(uint8_t)(RegCount*2);	//fill the byte count in the data array
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	4b11      	ldr	r3, [pc, #68]	; (8003e88 <MBProcessRegisters+0xa4>)
 8003e42:	709a      	strb	r2, [r3, #2]
			AppendDatatoMBRegister(StAddress,RegCount,test,data_in);	//fill data in the data register
 8003e44:	7bfb      	ldrb	r3, [r7, #15]
 8003e46:	b299      	uxth	r1, r3
 8003e48:	89b8      	ldrh	r0, [r7, #12]
 8003e4a:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <MBProcessRegisters+0xa4>)
 8003e4c:	4a0f      	ldr	r2, [pc, #60]	; (8003e8c <MBProcessRegisters+0xa8>)
 8003e4e:	f7ff ff13 	bl	8003c78 <AppendDatatoMBRegister>
			AppendCRCtoMBRegister(2+RegCount*2);
 8003e52:	7bfb      	ldrb	r3, [r7, #15]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff ff71 	bl	8003d44 <AppendCRCtoMBRegister>
			MBSendData(ResponseFrameSize);
 8003e62:	4b0b      	ldr	r3, [pc, #44]	; (8003e90 <MBProcessRegisters+0xac>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff57 	bl	8003d1c <MBSendData>
	}
	else
	{
		MBException(0x03);//Exception code 03 = ILLEGAL DATA VALUE
	}
}
 8003e6e:	e006      	b.n	8003e7e <MBProcessRegisters+0x9a>
			MBException(0x02);//Exception code 02 = ILLEGAL DATA ADDRESS
 8003e70:	2002      	movs	r0, #2
 8003e72:	f7ff ff93 	bl	8003d9c <MBException>
}
 8003e76:	e002      	b.n	8003e7e <MBProcessRegisters+0x9a>
		MBException(0x03);//Exception code 03 = ILLEGAL DATA VALUE
 8003e78:	2003      	movs	r0, #3
 8003e7a:	f7ff ff8f 	bl	8003d9c <MBException>
}
 8003e7e:	bf00      	nop
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	2000044c 	.word	0x2000044c
 8003e8c:	200017d8 	.word	0x200017d8
 8003e90:	20000442 	.word	0x20000442

08003e94 <WriteToRegister>:
		} else *(outreg+3+(c/8))&=~(1<<(c-((c/8)*8)));	//else clear the bit in target array
	}
}


void WriteToRegister(volatile uint16_t** arr){
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]

		ResponseFrameSize = DataPos;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	; (8003f0c <WriteToRegister+0x78>)
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	4b1b      	ldr	r3, [pc, #108]	; (8003f10 <WriteToRegister+0x7c>)
 8003ea4:	701a      	strb	r2, [r3, #0]

		uint16_t temp_value = data_in[5]|(data_in[4]<<8);
 8003ea6:	4b1b      	ldr	r3, [pc, #108]	; (8003f14 <WriteToRegister+0x80>)
 8003ea8:	795b      	ldrb	r3, [r3, #5]
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	b21a      	sxth	r2, r3
 8003eae:	4b19      	ldr	r3, [pc, #100]	; (8003f14 <WriteToRegister+0x80>)
 8003eb0:	791b      	ldrb	r3, [r3, #4]
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	021b      	lsls	r3, r3, #8
 8003eb6:	b21b      	sxth	r3, r3
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	b21b      	sxth	r3, r3
 8003ebc:	81fb      	strh	r3, [r7, #14]

		uint16_t temp_addr = data_in[3]|((data_in[2])<<8);
 8003ebe:	4b15      	ldr	r3, [pc, #84]	; (8003f14 <WriteToRegister+0x80>)
 8003ec0:	78db      	ldrb	r3, [r3, #3]
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	b21a      	sxth	r2, r3
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <WriteToRegister+0x80>)
 8003ec8:	789b      	ldrb	r3, [r3, #2]
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	021b      	lsls	r3, r3, #8
 8003ece:	b21b      	sxth	r3, r3
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	b21b      	sxth	r3, r3
 8003ed4:	81bb      	strh	r3, [r7, #12]

		if( (temp_value >= 0x0000) && (temp_value <= 0xffff))
		{

			if(temp_addr >= 0 && temp_addr <= HoldingRegSize)
 8003ed6:	89bb      	ldrh	r3, [r7, #12]
 8003ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d80d      	bhi.n	8003efc <WriteToRegister+0x68>
			{
				*arr[temp_addr] = temp_value;
 8003ee0:	89bb      	ldrh	r3, [r7, #12]
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	89fa      	ldrh	r2, [r7, #14]
 8003eec:	801a      	strh	r2, [r3, #0]
				MBSendData(ResponseFrameSize);
 8003eee:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <WriteToRegister+0x7c>)
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff ff11 	bl	8003d1c <MBSendData>
		else
		{
			MBException(0x03);//Exception code 03 = ILLEGAL DATA VALUE
		}

}
 8003efa:	e002      	b.n	8003f02 <WriteToRegister+0x6e>
				MBException(0x02);//Exception code 02 = ILLEGAL DATA ADDRESS
 8003efc:	2002      	movs	r0, #2
 8003efe:	f7ff ff4d 	bl	8003d9c <MBException>
}
 8003f02:	bf00      	nop
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20001c34 	.word	0x20001c34
 8003f10:	20000442 	.word	0x20000442
 8003f14:	2000044c 	.word	0x2000044c

08003f18 <WriteToMultilRegisters>:

void WriteToMultilRegisters(volatile uint16_t** arr){
 8003f18:	b5b0      	push	{r4, r5, r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	466b      	mov	r3, sp
 8003f22:	461d      	mov	r5, r3

		ResponseFrameSize = 8;
 8003f24:	4b50      	ldr	r3, [pc, #320]	; (8004068 <WriteToMultilRegisters+0x150>)
 8003f26:	2208      	movs	r2, #8
 8003f28:	701a      	strb	r2, [r3, #0]

		uint16_t length = sizeof(data_in)/sizeof(data_in[0]);
 8003f2a:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f2e:	83bb      	strh	r3, [r7, #28]

		uint16_t startAdr, quantityReg;

		startAdr = data_in[3]|(data_in[2]<<8);
 8003f30:	4b4e      	ldr	r3, [pc, #312]	; (800406c <WriteToMultilRegisters+0x154>)
 8003f32:	78db      	ldrb	r3, [r3, #3]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	b21a      	sxth	r2, r3
 8003f38:	4b4c      	ldr	r3, [pc, #304]	; (800406c <WriteToMultilRegisters+0x154>)
 8003f3a:	789b      	ldrb	r3, [r3, #2]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	b21b      	sxth	r3, r3
 8003f42:	4313      	orrs	r3, r2
 8003f44:	b21b      	sxth	r3, r3
 8003f46:	837b      	strh	r3, [r7, #26]

		quantityReg = data_in[5]|(data_in[4]<<8);
 8003f48:	4b48      	ldr	r3, [pc, #288]	; (800406c <WriteToMultilRegisters+0x154>)
 8003f4a:	795b      	ldrb	r3, [r3, #5]
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	b21a      	sxth	r2, r3
 8003f50:	4b46      	ldr	r3, [pc, #280]	; (800406c <WriteToMultilRegisters+0x154>)
 8003f52:	791b      	ldrb	r3, [r3, #4]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	021b      	lsls	r3, r3, #8
 8003f58:	b21b      	sxth	r3, r3
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b21b      	sxth	r3, r3
 8003f5e:	833b      	strh	r3, [r7, #24]

		uint16_t value[quantityReg];
 8003f60:	8b38      	ldrh	r0, [r7, #24]
 8003f62:	4603      	mov	r3, r0
 8003f64:	3b01      	subs	r3, #1
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	b281      	uxth	r1, r0
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	f04f 0300 	mov.w	r3, #0
 8003f72:	f04f 0400 	mov.w	r4, #0
 8003f76:	0114      	lsls	r4, r2, #4
 8003f78:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8003f7c:	010b      	lsls	r3, r1, #4
 8003f7e:	b281      	uxth	r1, r0
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	f04f 0300 	mov.w	r3, #0
 8003f88:	f04f 0400 	mov.w	r4, #0
 8003f8c:	0114      	lsls	r4, r2, #4
 8003f8e:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8003f92:	010b      	lsls	r3, r1, #4
 8003f94:	4603      	mov	r3, r0
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	3301      	adds	r3, #1
 8003f9a:	3307      	adds	r3, #7
 8003f9c:	08db      	lsrs	r3, r3, #3
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	ebad 0d03 	sub.w	sp, sp, r3
 8003fa4:	466b      	mov	r3, sp
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	085b      	lsrs	r3, r3, #1
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	613b      	str	r3, [r7, #16]

		if ((0x0001<=quantityReg)&&(quantityReg <= 500))
 8003fae:	8b3b      	ldrh	r3, [r7, #24]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d051      	beq.n	8004058 <WriteToMultilRegisters+0x140>
 8003fb4:	8b3b      	ldrh	r3, [r7, #24]
 8003fb6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003fba:	d84d      	bhi.n	8004058 <WriteToMultilRegisters+0x140>
		{
			if ((startAdr>=0) && (startAdr < length))
 8003fbc:	8b7a      	ldrh	r2, [r7, #26]
 8003fbe:	8bbb      	ldrh	r3, [r7, #28]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d245      	bcs.n	8004050 <WriteToMultilRegisters+0x138>
			{
				for (uint8_t i = 0; i < quantityReg; i++)
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	77fb      	strb	r3, [r7, #31]
 8003fc8:	e024      	b.n	8004014 <WriteToMultilRegisters+0xfc>
				{
					value[i] = data_in[7+i*2+1]|(data_in[7+i*2]<<8);
 8003fca:	7ffb      	ldrb	r3, [r7, #31]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	4a26      	ldr	r2, [pc, #152]	; (800406c <WriteToMultilRegisters+0x154>)
 8003fd2:	5cd3      	ldrb	r3, [r2, r3]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	b21a      	sxth	r2, r3
 8003fd8:	7ffb      	ldrb	r3, [r7, #31]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	3307      	adds	r3, #7
 8003fde:	4923      	ldr	r1, [pc, #140]	; (800406c <WriteToMultilRegisters+0x154>)
 8003fe0:	5ccb      	ldrb	r3, [r1, r3]
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	b21b      	sxth	r3, r3
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	b21b      	sxth	r3, r3
 8003fec:	7ffa      	ldrb	r2, [r7, #31]
 8003fee:	b299      	uxth	r1, r3
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

					(*arr[startAdr +i]) = (uint16_t)(value[i]);
 8003ff6:	7ff9      	ldrb	r1, [r7, #31]
 8003ff8:	8b7a      	ldrh	r2, [r7, #26]
 8003ffa:	7ffb      	ldrb	r3, [r7, #31]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	4413      	add	r3, r2
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800400c:	801a      	strh	r2, [r3, #0]
				for (uint8_t i = 0; i < quantityReg; i++)
 800400e:	7ffb      	ldrb	r3, [r7, #31]
 8004010:	3301      	adds	r3, #1
 8004012:	77fb      	strb	r3, [r7, #31]
 8004014:	7ffb      	ldrb	r3, [r7, #31]
 8004016:	b29b      	uxth	r3, r3
 8004018:	8b3a      	ldrh	r2, [r7, #24]
 800401a:	429a      	cmp	r2, r3
 800401c:	d8d5      	bhi.n	8003fca <WriteToMultilRegisters+0xb2>
				}

				uint16_t crcvalue = 0;
 800401e:	2300      	movs	r3, #0
 8004020:	81fb      	strh	r3, [r7, #14]
				crcvalue = CRC16((uint8_t*)data_in, 6);
 8004022:	2106      	movs	r1, #6
 8004024:	4811      	ldr	r0, [pc, #68]	; (800406c <WriteToMultilRegisters+0x154>)
 8004026:	f7ff fac9 	bl	80035bc <CRC16>
 800402a:	4603      	mov	r3, r0
 800402c:	81fb      	strh	r3, [r7, #14]

				data_in[6] = (uint8_t)(crcvalue);
 800402e:	89fb      	ldrh	r3, [r7, #14]
 8004030:	b2da      	uxtb	r2, r3
 8004032:	4b0e      	ldr	r3, [pc, #56]	; (800406c <WriteToMultilRegisters+0x154>)
 8004034:	719a      	strb	r2, [r3, #6]
				data_in[7] = (uint8_t)(crcvalue>>8);
 8004036:	89fb      	ldrh	r3, [r7, #14]
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	b29b      	uxth	r3, r3
 800403c:	b2da      	uxtb	r2, r3
 800403e:	4b0b      	ldr	r3, [pc, #44]	; (800406c <WriteToMultilRegisters+0x154>)
 8004040:	71da      	strb	r2, [r3, #7]

				MBSendData(ResponseFrameSize);
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <WriteToMultilRegisters+0x150>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff fe67 	bl	8003d1c <MBSendData>
			if ((startAdr>=0) && (startAdr < length))
 800404e:	e006      	b.n	800405e <WriteToMultilRegisters+0x146>

			}
			else
			{
				MBException(0x02);
 8004050:	2002      	movs	r0, #2
 8004052:	f7ff fea3 	bl	8003d9c <MBException>
			if ((startAdr>=0) && (startAdr < length))
 8004056:	e002      	b.n	800405e <WriteToMultilRegisters+0x146>
			}

		}
		else
		{
			MBException(0x03);
 8004058:	2003      	movs	r0, #3
 800405a:	f7ff fe9f 	bl	8003d9c <MBException>
 800405e:	46ad      	mov	sp, r5
		}

}
 8004060:	bf00      	nop
 8004062:	3720      	adds	r7, #32
 8004064:	46bd      	mov	sp, r7
 8004066:	bdb0      	pop	{r4, r5, r7, pc}
 8004068:	20000442 	.word	0x20000442
 800406c:	2000044c 	.word	0x2000044c

08004070 <outport_motor>:
#include "main.h"

extern stepMotor_typeDef stepMotor1, stepMotor1;

void outport_motor(stepMotor_typeDef*motor, uint16_t pin1_value, uint16_t pin2_value, uint16_t pin3_value, uint16_t pin4_value)
{
 8004070:	b480      	push	{r7}
 8004072:	b087      	sub	sp, #28
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	4608      	mov	r0, r1
 800407a:	4611      	mov	r1, r2
 800407c:	461a      	mov	r2, r3
 800407e:	4603      	mov	r3, r0
 8004080:	817b      	strh	r3, [r7, #10]
 8004082:	460b      	mov	r3, r1
 8004084:	813b      	strh	r3, [r7, #8]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
	pin1_value = (pin1_value == 0)? 0:(motor->pin1);
 800408a:	897b      	ldrh	r3, [r7, #10]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <outport_motor+0x26>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8a1b      	ldrh	r3, [r3, #16]
 8004094:	e000      	b.n	8004098 <outport_motor+0x28>
 8004096:	2300      	movs	r3, #0
 8004098:	817b      	strh	r3, [r7, #10]
	pin2_value = (pin2_value == 0)? 0:(motor->pin2);
 800409a:	893b      	ldrh	r3, [r7, #8]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d002      	beq.n	80040a6 <outport_motor+0x36>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8a5b      	ldrh	r3, [r3, #18]
 80040a4:	e000      	b.n	80040a8 <outport_motor+0x38>
 80040a6:	2300      	movs	r3, #0
 80040a8:	813b      	strh	r3, [r7, #8]
	pin3_value = (pin3_value == 0)? 0:(motor->pin3);
 80040aa:	88fb      	ldrh	r3, [r7, #6]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <outport_motor+0x46>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8a9b      	ldrh	r3, [r3, #20]
 80040b4:	e000      	b.n	80040b8 <outport_motor+0x48>
 80040b6:	2300      	movs	r3, #0
 80040b8:	80fb      	strh	r3, [r7, #6]
	pin4_value = (pin4_value == 0)? 0:(motor->pin4);
 80040ba:	8c3b      	ldrh	r3, [r7, #32]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <outport_motor+0x56>
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8adb      	ldrh	r3, [r3, #22]
 80040c4:	e000      	b.n	80040c8 <outport_motor+0x58>
 80040c6:	2300      	movs	r3, #0
 80040c8:	843b      	strh	r3, [r7, #32]

	uint16_t temp_value = motor->Port->ODR & ((~motor->pin1) & (~motor->pin2) & (~motor->pin3) & (~motor->pin4));
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8a19      	ldrh	r1, [r3, #16]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	8a5b      	ldrh	r3, [r3, #18]
 80040da:	430b      	orrs	r3, r1
 80040dc:	b299      	uxth	r1, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8a9b      	ldrh	r3, [r3, #20]
 80040e2:	430b      	orrs	r3, r1
 80040e4:	b299      	uxth	r1, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8adb      	ldrh	r3, [r3, #22]
 80040ea:	430b      	orrs	r3, r1
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	43db      	mvns	r3, r3
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	4013      	ands	r3, r2
 80040f4:	82fb      	strh	r3, [r7, #22]

	motor->Port->ODR = temp_value | (pin1_value | pin2_value |pin3_value |pin4_value);
 80040f6:	897a      	ldrh	r2, [r7, #10]
 80040f8:	893b      	ldrh	r3, [r7, #8]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	4313      	orrs	r3, r2
 8004102:	b29a      	uxth	r2, r3
 8004104:	8c3b      	ldrh	r3, [r7, #32]
 8004106:	4313      	orrs	r3, r2
 8004108:	b29a      	uxth	r2, r3
 800410a:	8afb      	ldrh	r3, [r7, #22]
 800410c:	4313      	orrs	r3, r2
 800410e:	b29a      	uxth	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	615a      	str	r2, [r3, #20]
}
 8004116:	bf00      	nop
 8004118:	371c      	adds	r7, #28
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <OneStep>:

void OneStep(stepMotor_typeDef* motor){
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af02      	add	r7, sp, #8
 800412a:	6078      	str	r0, [r7, #4]
    if(motor->direction == CLOCKWISE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	799b      	ldrb	r3, [r3, #6]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d135      	bne.n	80041a2 <OneStep+0x7e>
    {
		switch(motor->temp_step)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b03      	cmp	r3, #3
 800413e:	d865      	bhi.n	800420c <OneStep+0xe8>
 8004140:	a201      	add	r2, pc, #4	; (adr r2, 8004148 <OneStep+0x24>)
 8004142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004146:	bf00      	nop
 8004148:	08004159 	.word	0x08004159
 800414c:	0800416b 	.word	0x0800416b
 8004150:	0800417d 	.word	0x0800417d
 8004154:	0800418f 	.word	0x0800418f
		{
			case 0:
				outport_motor(motor,0,0,1,1);
 8004158:	2301      	movs	r3, #1
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	2301      	movs	r3, #1
 800415e:	2200      	movs	r2, #0
 8004160:	2100      	movs	r1, #0
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff ff84 	bl	8004070 <outport_motor>
			break;
 8004168:	e050      	b.n	800420c <OneStep+0xe8>

			case 1:
				outport_motor(motor,0,1,1,0);
 800416a:	2300      	movs	r3, #0
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	2301      	movs	r3, #1
 8004170:	2201      	movs	r2, #1
 8004172:	2100      	movs	r1, #0
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7ff ff7b 	bl	8004070 <outport_motor>
			break;
 800417a:	e047      	b.n	800420c <OneStep+0xe8>

			case 2:
				outport_motor(motor,1,1,0,0);
 800417c:	2300      	movs	r3, #0
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	2300      	movs	r3, #0
 8004182:	2201      	movs	r2, #1
 8004184:	2101      	movs	r1, #1
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7ff ff72 	bl	8004070 <outport_motor>
			break;
 800418c:	e03e      	b.n	800420c <OneStep+0xe8>

			case 3:
				outport_motor(motor,1,0,0,1);
 800418e:	2301      	movs	r3, #1
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	2300      	movs	r3, #0
 8004194:	2200      	movs	r2, #0
 8004196:	2101      	movs	r1, #1
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7ff ff69 	bl	8004070 <outport_motor>
			break;
 800419e:	bf00      	nop
 80041a0:	e034      	b.n	800420c <OneStep+0xe8>
		}

    }else
    {
		switch(motor->temp_step)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	2b03      	cmp	r3, #3
 80041aa:	d82f      	bhi.n	800420c <OneStep+0xe8>
 80041ac:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <OneStep+0x90>)
 80041ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b2:	bf00      	nop
 80041b4:	080041c5 	.word	0x080041c5
 80041b8:	080041d7 	.word	0x080041d7
 80041bc:	080041e9 	.word	0x080041e9
 80041c0:	080041fb 	.word	0x080041fb
		{
			case 0:
			outport_motor(motor,1,0,0,1);
 80041c4:	2301      	movs	r3, #1
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	2300      	movs	r3, #0
 80041ca:	2200      	movs	r2, #0
 80041cc:	2101      	movs	r1, #1
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7ff ff4e 	bl	8004070 <outport_motor>
			break;
 80041d4:	e01a      	b.n	800420c <OneStep+0xe8>

			case 1:
			outport_motor(motor,1,1,0,0);
 80041d6:	2300      	movs	r3, #0
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	2300      	movs	r3, #0
 80041dc:	2201      	movs	r2, #1
 80041de:	2101      	movs	r1, #1
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7ff ff45 	bl	8004070 <outport_motor>
			break;
 80041e6:	e011      	b.n	800420c <OneStep+0xe8>

			case 2:
			outport_motor(motor,0,1,1,0);
 80041e8:	2300      	movs	r3, #0
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	2301      	movs	r3, #1
 80041ee:	2201      	movs	r2, #1
 80041f0:	2100      	movs	r1, #0
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7ff ff3c 	bl	8004070 <outport_motor>
			break;
 80041f8:	e008      	b.n	800420c <OneStep+0xe8>

			case 3:
			outport_motor(motor,0,0,1,1);
 80041fa:	2301      	movs	r3, #1
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	2301      	movs	r3, #1
 8004200:	2200      	movs	r2, #0
 8004202:	2100      	movs	r1, #0
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f7ff ff33 	bl	8004070 <outport_motor>
			break;
 800420a:	bf00      	nop
		}
    }

    motor->temp_step++;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	b29b      	uxth	r3, r3
 8004212:	3301      	adds	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	801a      	strh	r2, [r3, #0]

    if(motor->temp_step > 3)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b03      	cmp	r3, #3
 8004222:	d902      	bls.n	800422a <OneStep+0x106>
    {
    	motor->temp_step = 0;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	801a      	strh	r2, [r3, #0]
    }

}
 800422a:	bf00      	nop
 800422c:	3708      	adds	r7, #8
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop

08004234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004234:	b5b0      	push	{r4, r5, r7, lr}
 8004236:	b09a      	sub	sp, #104	; 0x68
 8004238:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	//*********** Set first-Mode: handle Mode **********
	MODE = 0;
 800423a:	4bab      	ldr	r3, [pc, #684]	; (80044e8 <main+0x2b4>)
 800423c:	2200      	movs	r2, #0
 800423e:	801a      	strh	r2, [r3, #0]
	isDrilling = 0;
 8004240:	4baa      	ldr	r3, [pc, #680]	; (80044ec <main+0x2b8>)
 8004242:	2200      	movs	r2, #0
 8004244:	801a      	strh	r2, [r3, #0]
	temp_coordX = 0;			//this is used while parsing G-code
 8004246:	4baa      	ldr	r3, [pc, #680]	; (80044f0 <main+0x2bc>)
 8004248:	2200      	movs	r2, #0
 800424a:	801a      	strh	r2, [r3, #0]
 	temp_coordY = 0;			//this is used while parsing G-code
 800424c:	4ba9      	ldr	r3, [pc, #676]	; (80044f4 <main+0x2c0>)
 800424e:	2200      	movs	r2, #0
 8004250:	801a      	strh	r2, [r3, #0]
	temp_speed  = 0;
 8004252:	4ba9      	ldr	r3, [pc, #676]	; (80044f8 <main+0x2c4>)
 8004254:	2200      	movs	r2, #0
 8004256:	801a      	strh	r2, [r3, #0]
	sensor_X = 0;
 8004258:	4ba8      	ldr	r3, [pc, #672]	; (80044fc <main+0x2c8>)
 800425a:	2200      	movs	r2, #0
 800425c:	601a      	str	r2, [r3, #0]
	sensor_Y = 0;
 800425e:	4ba8      	ldr	r3, [pc, #672]	; (8004500 <main+0x2cc>)
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
	countG = 0;
 8004264:	4ba7      	ldr	r3, [pc, #668]	; (8004504 <main+0x2d0>)
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]

	memset(data_in, 0,300);
 800426a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800426e:	2100      	movs	r1, #0
 8004270:	48a5      	ldr	r0, [pc, #660]	; (8004508 <main+0x2d4>)
 8004272:	f001 fd63 	bl	8005d3c <memset>


	//********* Configuring for motors ***************
	stepMotor1.Port 		= GPIOA;
 8004276:	4ba5      	ldr	r3, [pc, #660]	; (800450c <main+0x2d8>)
 8004278:	4aa5      	ldr	r2, [pc, #660]	; (8004510 <main+0x2dc>)
 800427a:	60da      	str	r2, [r3, #12]
	stepMotor1.pin1 		= GPIO_PIN_4;
 800427c:	4ba3      	ldr	r3, [pc, #652]	; (800450c <main+0x2d8>)
 800427e:	2210      	movs	r2, #16
 8004280:	821a      	strh	r2, [r3, #16]
	stepMotor1.pin2 		= GPIO_PIN_5;
 8004282:	4ba2      	ldr	r3, [pc, #648]	; (800450c <main+0x2d8>)
 8004284:	2220      	movs	r2, #32
 8004286:	825a      	strh	r2, [r3, #18]
	stepMotor1.pin3 		= GPIO_PIN_6;
 8004288:	4ba0      	ldr	r3, [pc, #640]	; (800450c <main+0x2d8>)
 800428a:	2240      	movs	r2, #64	; 0x40
 800428c:	829a      	strh	r2, [r3, #20]
	stepMotor1.pin4 		= GPIO_PIN_7;
 800428e:	4b9f      	ldr	r3, [pc, #636]	; (800450c <main+0x2d8>)
 8004290:	2280      	movs	r2, #128	; 0x80
 8004292:	82da      	strh	r2, [r3, #22]
	stepMotor1.temp_step 	= 0;
 8004294:	4b9d      	ldr	r3, [pc, #628]	; (800450c <main+0x2d8>)
 8004296:	2200      	movs	r2, #0
 8004298:	801a      	strh	r2, [r3, #0]
	stepMotor1.state 		= NOT_RUNNING;
 800429a:	4b9c      	ldr	r3, [pc, #624]	; (800450c <main+0x2d8>)
 800429c:	2201      	movs	r2, #1
 800429e:	721a      	strb	r2, [r3, #8]

	stepMotor2.Port 		= GPIOB;
 80042a0:	4b9c      	ldr	r3, [pc, #624]	; (8004514 <main+0x2e0>)
 80042a2:	4a9d      	ldr	r2, [pc, #628]	; (8004518 <main+0x2e4>)
 80042a4:	60da      	str	r2, [r3, #12]
	stepMotor2.pin1 		= GPIO_PIN_8;
 80042a6:	4b9b      	ldr	r3, [pc, #620]	; (8004514 <main+0x2e0>)
 80042a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042ac:	821a      	strh	r2, [r3, #16]
	stepMotor2.pin2 		= GPIO_PIN_9;
 80042ae:	4b99      	ldr	r3, [pc, #612]	; (8004514 <main+0x2e0>)
 80042b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042b4:	825a      	strh	r2, [r3, #18]
	stepMotor2.pin3 		= GPIO_PIN_6;
 80042b6:	4b97      	ldr	r3, [pc, #604]	; (8004514 <main+0x2e0>)
 80042b8:	2240      	movs	r2, #64	; 0x40
 80042ba:	829a      	strh	r2, [r3, #20]
	stepMotor2.pin4 		= GPIO_PIN_0;
 80042bc:	4b95      	ldr	r3, [pc, #596]	; (8004514 <main+0x2e0>)
 80042be:	2201      	movs	r2, #1
 80042c0:	82da      	strh	r2, [r3, #22]
	stepMotor2.temp_step 	= 0;
 80042c2:	4b94      	ldr	r3, [pc, #592]	; (8004514 <main+0x2e0>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	801a      	strh	r2, [r3, #0]
	stepMotor2.state		= NOT_RUNNING;
 80042c8:	4b92      	ldr	r3, [pc, #584]	; (8004514 <main+0x2e0>)
 80042ca:	2201      	movs	r2, #1
 80042cc:	721a      	strb	r2, [r3, #8]


	//**************** Set G_Code_String in Mobus model ************
	test[0] = (uint16_t*)(&motor);
 80042ce:	4b93      	ldr	r3, [pc, #588]	; (800451c <main+0x2e8>)
 80042d0:	4a93      	ldr	r2, [pc, #588]	; (8004520 <main+0x2ec>)
 80042d2:	601a      	str	r2, [r3, #0]
	test[1] = (uint16_t*)(&stepNumb);
 80042d4:	4b91      	ldr	r3, [pc, #580]	; (800451c <main+0x2e8>)
 80042d6:	4a93      	ldr	r2, [pc, #588]	; (8004524 <main+0x2f0>)
 80042d8:	605a      	str	r2, [r3, #4]
	test[2] = (uint16_t*)(&speed);
 80042da:	4b90      	ldr	r3, [pc, #576]	; (800451c <main+0x2e8>)
 80042dc:	4a92      	ldr	r2, [pc, #584]	; (8004528 <main+0x2f4>)
 80042de:	609a      	str	r2, [r3, #8]
	test[3] = (uint16_t*)(&direction);
 80042e0:	4b8e      	ldr	r3, [pc, #568]	; (800451c <main+0x2e8>)
 80042e2:	4a92      	ldr	r2, [pc, #584]	; (800452c <main+0x2f8>)
 80042e4:	60da      	str	r2, [r3, #12]
	test[4] = (uint16_t*)(&startStop);
 80042e6:	4b8d      	ldr	r3, [pc, #564]	; (800451c <main+0x2e8>)
 80042e8:	4a91      	ldr	r2, [pc, #580]	; (8004530 <main+0x2fc>)
 80042ea:	611a      	str	r2, [r3, #16]
	test[5] = (uint16_t*)(&MODE);
 80042ec:	4b8b      	ldr	r3, [pc, #556]	; (800451c <main+0x2e8>)
 80042ee:	4a7e      	ldr	r2, [pc, #504]	; (80044e8 <main+0x2b4>)
 80042f0:	615a      	str	r2, [r3, #20]


	test[6] = (uint16_t*)(&AllGcodeIsReceived);
 80042f2:	4b8a      	ldr	r3, [pc, #552]	; (800451c <main+0x2e8>)
 80042f4:	4a8f      	ldr	r2, [pc, #572]	; (8004534 <main+0x300>)
 80042f6:	619a      	str	r2, [r3, #24]

	for (int i = 7; i<107; i++)
 80042f8:	2307      	movs	r3, #7
 80042fa:	657b      	str	r3, [r7, #84]	; 0x54
 80042fc:	e00b      	b.n	8004316 <main+0xe2>
	{
		test[i] = (uint16_t*)(&G_Code_String[i-7]);
 80042fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004300:	3b07      	subs	r3, #7
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	4a8c      	ldr	r2, [pc, #560]	; (8004538 <main+0x304>)
 8004306:	441a      	add	r2, r3
 8004308:	4984      	ldr	r1, [pc, #528]	; (800451c <main+0x2e8>)
 800430a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800430c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 7; i<107; i++)
 8004310:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004312:	3301      	adds	r3, #1
 8004314:	657b      	str	r3, [r7, #84]	; 0x54
 8004316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004318:	2b6a      	cmp	r3, #106	; 0x6a
 800431a:	ddf0      	ble.n	80042fe <main+0xca>
	}

	test[107] = (uint16_t*)&sensor_X;
 800431c:	4b7f      	ldr	r3, [pc, #508]	; (800451c <main+0x2e8>)
 800431e:	4a77      	ldr	r2, [pc, #476]	; (80044fc <main+0x2c8>)
 8004320:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	test[108] = (uint16_t*)&sensor_Y;
 8004324:	4b7d      	ldr	r3, [pc, #500]	; (800451c <main+0x2e8>)
 8004326:	4a76      	ldr	r2, [pc, #472]	; (8004500 <main+0x2cc>)
 8004328:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	test[109] = (uint16_t*)&isDrilling;
 800432c:	4b7b      	ldr	r3, [pc, #492]	; (800451c <main+0x2e8>)
 800432e:	4a6f      	ldr	r2, [pc, #444]	; (80044ec <main+0x2b8>)
 8004330:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004334:	f7fc fe30 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004338:	f000 fac6 	bl	80048c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800433c:	f000 fc40 	bl	8004bc0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8004340:	f000 fb2a 	bl	8004998 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8004344:	f000 fc12 	bl	8004b6c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8004348:	f000 fb74 	bl	8004a34 <MX_TIM3_Init>
  MX_TIM4_Init();
 800434c:	f000 fbc0 	bl	8004ad0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim3);
 8004350:	487a      	ldr	r0, [pc, #488]	; (800453c <main+0x308>)
 8004352:	f7fd fe04 	bl	8001f5e <HAL_TIM_Base_Start>

  HAL_TIM_Base_Start_IT(&htim2);
 8004356:	487a      	ldr	r0, [pc, #488]	; (8004540 <main+0x30c>)
 8004358:	f7fd fe25 	bl	8001fa6 <HAL_TIM_Base_Start_IT>

  DataPos = 0;
 800435c:	4b79      	ldr	r3, [pc, #484]	; (8004544 <main+0x310>)
 800435e:	2200      	movs	r2, #0
 8004360:	701a      	strb	r2, [r3, #0]

  HAL_UART_Receive_IT(&huart6, (uint8_t*)data_in + DataPos, 1);
 8004362:	4b78      	ldr	r3, [pc, #480]	; (8004544 <main+0x310>)
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	461a      	mov	r2, r3
 800436a:	4b67      	ldr	r3, [pc, #412]	; (8004508 <main+0x2d4>)
 800436c:	4413      	add	r3, r2
 800436e:	2201      	movs	r2, #1
 8004370:	4619      	mov	r1, r3
 8004372:	4875      	ldr	r0, [pc, #468]	; (8004548 <main+0x314>)
 8004374:	f7fe fad0 	bl	8002918 <HAL_UART_Receive_IT>

  //********* Initialize KeyPad *************
  KeyPad_Init();
 8004378:	f7ff f958 	bl	800362c <KeyPad_Init>

  //********* Initialize LCD ****************
  Lcd_PortType ports[] = { D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port};
 800437c:	4b73      	ldr	r3, [pc, #460]	; (800454c <main+0x318>)
 800437e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8004382:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004384:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  Lcd_PinType pins[] = {D4_Pin, D5_Pin, D6_Pin, D7_Pin};
 8004388:	4a71      	ldr	r2, [pc, #452]	; (8004550 <main+0x31c>)
 800438a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800438e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004392:	e883 0003 	stmia.w	r3, {r0, r1}

  Lcd_HandleTypeDef lcd;

  lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, EN_GPIO_Port, EN_Pin, LCD_4_BIT_MODE);
 8004396:	4638      	mov	r0, r7
 8004398:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800439c:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80043a0:	2300      	movs	r3, #0
 80043a2:	9303      	str	r3, [sp, #12]
 80043a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043a8:	9302      	str	r3, [sp, #8]
 80043aa:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <main+0x320>)
 80043ac:	9301      	str	r3, [sp, #4]
 80043ae:	2320      	movs	r3, #32
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	4b68      	ldr	r3, [pc, #416]	; (8004554 <main+0x320>)
 80043b4:	f7ff fafe 	bl	80039b4 <Lcd_create>
 80043b8:	f107 041c 	add.w	r4, r7, #28
 80043bc:	463d      	mov	r5, r7
 80043be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80043c6:	e884 0003 	stmia.w	r4, {r0, r1}

  Lcd_string(&lcd, "Handle Mode");
 80043ca:	f107 031c 	add.w	r3, r7, #28
 80043ce:	4962      	ldr	r1, [pc, #392]	; (8004558 <main+0x324>)
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fb5b 	bl	8003a8c <Lcd_string>

  Lcd_cursor(&lcd, 1, 0);
 80043d6:	f107 031c 	add.w	r3, r7, #28
 80043da:	2200      	movs	r2, #0
 80043dc:	2101      	movs	r1, #1
 80043de:	4618      	mov	r0, r3
 80043e0:	f7ff fb72 	bl	8003ac8 <Lcd_cursor>

  Lcd_string(&lcd, "Press '#' to run");
 80043e4:	f107 031c 	add.w	r3, r7, #28
 80043e8:	495c      	ldr	r1, [pc, #368]	; (800455c <main+0x328>)
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff fb4e 	bl	8003a8c <Lcd_string>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(MODE == AUTO_MODE)
 80043f0:	4b3d      	ldr	r3, [pc, #244]	; (80044e8 <main+0x2b4>)
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	f040 80cd 	bne.w	8004596 <main+0x362>
	  {
		  // ****************** Automatic mode (Using data from PC ) **************
		  if (CommandIsReceived == TRUE)
 80043fc:	4b58      	ldr	r3, [pc, #352]	; (8004560 <main+0x32c>)
 80043fe:	781b      	ldrb	r3, [r3, #0]
 8004400:	2b01      	cmp	r3, #1
 8004402:	d1f5      	bne.n	80043f0 <main+0x1bc>
		  {
			  if (MBRegisterCount()>=2)			// Is Data received G-Code?
 8004404:	f7ff fc22 	bl	8003c4c <MBRegisterCount>
 8004408:	4603      	mov	r3, r0
 800440a:	2b01      	cmp	r3, #1
 800440c:	d957      	bls.n	80044be <main+0x28a>
			  {

				  if (AllGcodeIsReceived == TRUE)
 800440e:	4b49      	ldr	r3, [pc, #292]	; (8004534 <main+0x300>)
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d131      	bne.n	800447a <main+0x246>
				  {
					  for (int i = 0; i < MBRegisterCount() -2 ; i++)
 8004416:	2300      	movs	r3, #0
 8004418:	653b      	str	r3, [r7, #80]	; 0x50
 800441a:	e013      	b.n	8004444 <main+0x210>
					  {
						  G_Code_File[countG*100 + i] = G_Code_String[i];
 800441c:	4b39      	ldr	r3, [pc, #228]	; (8004504 <main+0x2d0>)
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	461a      	mov	r2, r3
 8004424:	2364      	movs	r3, #100	; 0x64
 8004426:	fb03 f202 	mul.w	r2, r3, r2
 800442a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800442c:	4413      	add	r3, r2
 800442e:	4942      	ldr	r1, [pc, #264]	; (8004538 <main+0x304>)
 8004430:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004432:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8004436:	b291      	uxth	r1, r2
 8004438:	4a4a      	ldr	r2, [pc, #296]	; (8004564 <main+0x330>)
 800443a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					  for (int i = 0; i < MBRegisterCount() -2 ; i++)
 800443e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004440:	3301      	adds	r3, #1
 8004442:	653b      	str	r3, [r7, #80]	; 0x50
 8004444:	f7ff fc02 	bl	8003c4c <MBRegisterCount>
 8004448:	4603      	mov	r3, r0
 800444a:	3b02      	subs	r3, #2
 800444c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800444e:	429a      	cmp	r2, r3
 8004450:	dbe4      	blt.n	800441c <main+0x1e8>
					  }

					  Process_GCode(G_Code_File);
 8004452:	4844      	ldr	r0, [pc, #272]	; (8004564 <main+0x330>)
 8004454:	f000 ffd8 	bl	8005408 <Process_GCode>
					  Start_Motors_ByGCode();
 8004458:	f001 f8fe 	bl	8005658 <Start_Motors_ByGCode>
					  AllGcodeIsReceived == FALSE;
					  countG = 0;
 800445c:	4b29      	ldr	r3, [pc, #164]	; (8004504 <main+0x2d0>)
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
					  memset(G_Code_File, 0, 5000);
 8004462:	f241 3288 	movw	r2, #5000	; 0x1388
 8004466:	2100      	movs	r1, #0
 8004468:	483e      	ldr	r0, [pc, #248]	; (8004564 <main+0x330>)
 800446a:	f001 fc67 	bl	8005d3c <memset>
					  memset(G_Code_String, 0, 200);
 800446e:	22c8      	movs	r2, #200	; 0xc8
 8004470:	2100      	movs	r1, #0
 8004472:	4831      	ldr	r0, [pc, #196]	; (8004538 <main+0x304>)
 8004474:	f001 fc62 	bl	8005d3c <memset>
 8004478:	e086      	b.n	8004588 <main+0x354>
				  }
				  else
				  {
					  for (int i = 0; i < 100; i++)
 800447a:	2300      	movs	r3, #0
 800447c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800447e:	e013      	b.n	80044a8 <main+0x274>
					  {
						  G_Code_File[countG*100 + i] = G_Code_String[i];
 8004480:	4b20      	ldr	r3, [pc, #128]	; (8004504 <main+0x2d0>)
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	461a      	mov	r2, r3
 8004488:	2364      	movs	r3, #100	; 0x64
 800448a:	fb03 f202 	mul.w	r2, r3, r2
 800448e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004490:	4413      	add	r3, r2
 8004492:	4929      	ldr	r1, [pc, #164]	; (8004538 <main+0x304>)
 8004494:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004496:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800449a:	b291      	uxth	r1, r2
 800449c:	4a31      	ldr	r2, [pc, #196]	; (8004564 <main+0x330>)
 800449e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					  for (int i = 0; i < 100; i++)
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a4:	3301      	adds	r3, #1
 80044a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044aa:	2b63      	cmp	r3, #99	; 0x63
 80044ac:	dde8      	ble.n	8004480 <main+0x24c>
					  }

					  countG++;
 80044ae:	4b15      	ldr	r3, [pc, #84]	; (8004504 <main+0x2d0>)
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	3301      	adds	r3, #1
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	4b12      	ldr	r3, [pc, #72]	; (8004504 <main+0x2d0>)
 80044ba:	701a      	strb	r2, [r3, #0]
 80044bc:	e064      	b.n	8004588 <main+0x354>

			  }
			  else
			  {

				  switch (motor)
 80044be:	4b18      	ldr	r3, [pc, #96]	; (8004520 <main+0x2ec>)
 80044c0:	881b      	ldrh	r3, [r3, #0]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d002      	beq.n	80044ce <main+0x29a>
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d04d      	beq.n	8004568 <main+0x334>
 80044cc:	e05c      	b.n	8004588 <main+0x354>
				  {
				  case 1:
					  MODE = HANDLE_MODE;
 80044ce:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <main+0x2b4>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	801a      	strh	r2, [r3, #0]
					  if (htim3.State == HAL_TIM_STATE_READY)
 80044d4:	4b19      	ldr	r3, [pc, #100]	; (800453c <main+0x308>)
 80044d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d150      	bne.n	8004582 <main+0x34e>
						  HAL_TIM_Base_Start_IT(&htim3);
 80044e0:	4816      	ldr	r0, [pc, #88]	; (800453c <main+0x308>)
 80044e2:	f7fd fd60 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
					  break;
 80044e6:	e04c      	b.n	8004582 <main+0x34e>
 80044e8:	20000444 	.word	0x20000444
 80044ec:	2000044a 	.word	0x2000044a
 80044f0:	20001998 	.word	0x20001998
 80044f4:	20001990 	.word	0x20001990
 80044f8:	20000448 	.word	0x20000448
 80044fc:	20001bf0 	.word	0x20001bf0
 8004500:	20004388 	.word	0x20004388
 8004504:	20001b30 	.word	0x20001b30
 8004508:	2000044c 	.word	0x2000044c
 800450c:	200043cc 	.word	0x200043cc
 8004510:	40020000 	.word	0x40020000
 8004514:	200043e4 	.word	0x200043e4
 8004518:	40020400 	.word	0x40020400
 800451c:	200017d8 	.word	0x200017d8
 8004520:	20001b2e 	.word	0x20001b2e
 8004524:	20000440 	.word	0x20000440
 8004528:	20001b2c 	.word	0x20001b2c
 800452c:	200017d4 	.word	0x200017d4
 8004530:	20000446 	.word	0x20000446
 8004534:	2000042c 	.word	0x2000042c
 8004538:	2000199c 	.word	0x2000199c
 800453c:	20001bf4 	.word	0x20001bf4
 8004540:	2000438c 	.word	0x2000438c
 8004544:	20001c34 	.word	0x20001c34
 8004548:	20004348 	.word	0x20004348
 800454c:	0800a088 	.word	0x0800a088
 8004550:	0800a098 	.word	0x0800a098
 8004554:	40020800 	.word	0x40020800
 8004558:	0800a044 	.word	0x0800a044
 800455c:	0800a050 	.word	0x0800a050
 8004560:	20000418 	.word	0x20000418
 8004564:	20001c38 	.word	0x20001c38

				  case 2:
					  MODE = HANDLE_MODE;
 8004568:	4bbb      	ldr	r3, [pc, #748]	; (8004858 <main+0x624>)
 800456a:	2200      	movs	r2, #0
 800456c:	801a      	strh	r2, [r3, #0]
					  if (htim4.State == HAL_TIM_STATE_READY)
 800456e:	4bbb      	ldr	r3, [pc, #748]	; (800485c <main+0x628>)
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b01      	cmp	r3, #1
 8004578:	d105      	bne.n	8004586 <main+0x352>
						  HAL_TIM_Base_Start_IT(&htim4);
 800457a:	48b8      	ldr	r0, [pc, #736]	; (800485c <main+0x628>)
 800457c:	f7fd fd13 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
					  break;
 8004580:	e001      	b.n	8004586 <main+0x352>
					  break;
 8004582:	bf00      	nop
 8004584:	e000      	b.n	8004588 <main+0x354>
					  break;
 8004586:	bf00      	nop
				  }
			  }

			  CommandIsReceived = FALSE;
 8004588:	4bb5      	ldr	r3, [pc, #724]	; (8004860 <main+0x62c>)
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
			  MODE = HANDLE_MODE;
 800458e:	4bb2      	ldr	r3, [pc, #712]	; (8004858 <main+0x624>)
 8004590:	2200      	movs	r2, #0
 8004592:	801a      	strh	r2, [r3, #0]
 8004594:	e72c      	b.n	80043f0 <main+0x1bc>
	  }
	  else
	  {
		  //***************** Handle Mode (Using Keyboard) ************************

		  switch(KeyPad_WaitForKeyGetChar(0))
 8004596:	2000      	movs	r0, #0
 8004598:	f7ff f98a 	bl	80038b0 <KeyPad_WaitForKeyGetChar>
 800459c:	4603      	mov	r3, r0
 800459e:	3b23      	subs	r3, #35	; 0x23
 80045a0:	2b21      	cmp	r3, #33	; 0x21
 80045a2:	f63f af25 	bhi.w	80043f0 <main+0x1bc>
 80045a6:	a201      	add	r2, pc, #4	; (adr r2, 80045ac <main+0x378>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	08004891 	.word	0x08004891
 80045b0:	080043f1 	.word	0x080043f1
 80045b4:	080043f1 	.word	0x080043f1
 80045b8:	080043f1 	.word	0x080043f1
 80045bc:	080043f1 	.word	0x080043f1
 80045c0:	080043f1 	.word	0x080043f1
 80045c4:	080043f1 	.word	0x080043f1
 80045c8:	080047a7 	.word	0x080047a7
 80045cc:	080043f1 	.word	0x080043f1
 80045d0:	080043f1 	.word	0x080043f1
 80045d4:	080043f1 	.word	0x080043f1
 80045d8:	080043f1 	.word	0x080043f1
 80045dc:	080043f1 	.word	0x080043f1
 80045e0:	08004827 	.word	0x08004827
 80045e4:	08004635 	.word	0x08004635
 80045e8:	0800466d 	.word	0x0800466d
 80045ec:	080046a5 	.word	0x080046a5
 80045f0:	080046bd 	.word	0x080046bd
 80045f4:	080046f5 	.word	0x080046f5
 80045f8:	0800472d 	.word	0x0800472d
 80045fc:	08004745 	.word	0x08004745
 8004600:	08004777 	.word	0x08004777
 8004604:	080043f1 	.word	0x080043f1
 8004608:	080043f1 	.word	0x080043f1
 800460c:	080043f1 	.word	0x080043f1
 8004610:	080043f1 	.word	0x080043f1
 8004614:	080043f1 	.word	0x080043f1
 8004618:	080043f1 	.word	0x080043f1
 800461c:	080043f1 	.word	0x080043f1
 8004620:	080043f1 	.word	0x080043f1
 8004624:	080046b1 	.word	0x080046b1
 8004628:	08004739 	.word	0x08004739
 800462c:	080043f1 	.word	0x080043f1
 8004630:	080043f1 	.word	0x080043f1
		  {
		  	  case '1':								// X+
		  		  display_coordX +=10;
 8004634:	4b8b      	ldr	r3, [pc, #556]	; (8004864 <main+0x630>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	330a      	adds	r3, #10
 800463a:	4a8a      	ldr	r2, [pc, #552]	; (8004864 <main+0x630>)
 800463c:	6013      	str	r3, [r2, #0]
		  		  if(display_coordX>100) display_coordX = 0;
 800463e:	4b89      	ldr	r3, [pc, #548]	; (8004864 <main+0x630>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b64      	cmp	r3, #100	; 0x64
 8004644:	dd02      	ble.n	800464c <main+0x418>
 8004646:	4b87      	ldr	r3, [pc, #540]	; (8004864 <main+0x630>)
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 800464c:	f107 031c 	add.w	r3, r7, #28
 8004650:	4618      	mov	r0, r3
 8004652:	f000 fe0b 	bl	800526c <Lcd_display_parameter>
		  		  G_Code.G_Line[0].coordX = display_coordX*10;
 8004656:	4b83      	ldr	r3, [pc, #524]	; (8004864 <main+0x630>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	b29b      	uxth	r3, r3
 800465c:	461a      	mov	r2, r3
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	4413      	add	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	4b80      	ldr	r3, [pc, #512]	; (8004868 <main+0x634>)
 8004668:	805a      	strh	r2, [r3, #2]


		  		  break;
 800466a:	e123      	b.n	80048b4 <main+0x680>

		  	  case '2':								// X-
		  		  display_coordX -= 10;
 800466c:	4b7d      	ldr	r3, [pc, #500]	; (8004864 <main+0x630>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3b0a      	subs	r3, #10
 8004672:	4a7c      	ldr	r2, [pc, #496]	; (8004864 <main+0x630>)
 8004674:	6013      	str	r3, [r2, #0]
		  		  if(display_coordX<0) display_coordX=100;
 8004676:	4b7b      	ldr	r3, [pc, #492]	; (8004864 <main+0x630>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	da02      	bge.n	8004684 <main+0x450>
 800467e:	4b79      	ldr	r3, [pc, #484]	; (8004864 <main+0x630>)
 8004680:	2264      	movs	r2, #100	; 0x64
 8004682:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 8004684:	f107 031c 	add.w	r3, r7, #28
 8004688:	4618      	mov	r0, r3
 800468a:	f000 fdef 	bl	800526c <Lcd_display_parameter>
		  		  G_Code.G_Line[0].coordX = display_coordX*10;
 800468e:	4b75      	ldr	r3, [pc, #468]	; (8004864 <main+0x630>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	b29b      	uxth	r3, r3
 8004694:	461a      	mov	r2, r3
 8004696:	0092      	lsls	r2, r2, #2
 8004698:	4413      	add	r3, r2
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	4b72      	ldr	r3, [pc, #456]	; (8004868 <main+0x634>)
 80046a0:	805a      	strh	r2, [r3, #2]
		  		  break;
 80046a2:	e107      	b.n	80048b4 <main+0x680>


		  	  case '3':
		  		  runMotor(&stepMotor1,100, CLOCKWISE); 	// Let motor1 (X) run 100 steps clockwise and set current position X = 0
 80046a4:	2201      	movs	r2, #1
 80046a6:	2164      	movs	r1, #100	; 0x64
 80046a8:	4870      	ldr	r0, [pc, #448]	; (800486c <main+0x638>)
 80046aa:	f001 f8fd 	bl	80058a8 <runMotor>
		  		  break;
 80046ae:	e101      	b.n	80048b4 <main+0x680>

		  	  case 'A':
		  		  runMotor(&stepMotor1,100, ANTICLOCKWISE); // Let motor1 (X) run 100 steps anti-clockwise and set current position X = 0
 80046b0:	2200      	movs	r2, #0
 80046b2:	2164      	movs	r1, #100	; 0x64
 80046b4:	486d      	ldr	r0, [pc, #436]	; (800486c <main+0x638>)
 80046b6:	f001 f8f7 	bl	80058a8 <runMotor>
		  		  break;
 80046ba:	e0fb      	b.n	80048b4 <main+0x680>

		  	  case '4':								// Y+
		  		  display_coordY +=10;
 80046bc:	4b6c      	ldr	r3, [pc, #432]	; (8004870 <main+0x63c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	330a      	adds	r3, #10
 80046c2:	4a6b      	ldr	r2, [pc, #428]	; (8004870 <main+0x63c>)
 80046c4:	6013      	str	r3, [r2, #0]
		  		  if(display_coordY>100) display_coordY=0;
 80046c6:	4b6a      	ldr	r3, [pc, #424]	; (8004870 <main+0x63c>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2b64      	cmp	r3, #100	; 0x64
 80046cc:	dd02      	ble.n	80046d4 <main+0x4a0>
 80046ce:	4b68      	ldr	r3, [pc, #416]	; (8004870 <main+0x63c>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 80046d4:	f107 031c 	add.w	r3, r7, #28
 80046d8:	4618      	mov	r0, r3
 80046da:	f000 fdc7 	bl	800526c <Lcd_display_parameter>
		  		  G_Code.G_Line[0].coordY = display_coordY*10;
 80046de:	4b64      	ldr	r3, [pc, #400]	; (8004870 <main+0x63c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	461a      	mov	r2, r3
 80046e6:	0092      	lsls	r2, r2, #2
 80046e8:	4413      	add	r3, r2
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	4b5e      	ldr	r3, [pc, #376]	; (8004868 <main+0x634>)
 80046f0:	809a      	strh	r2, [r3, #4]
		  		  break;
 80046f2:	e0df      	b.n	80048b4 <main+0x680>

		  	  case '5':								// Y-
		  		  display_coordY-= 10;
 80046f4:	4b5e      	ldr	r3, [pc, #376]	; (8004870 <main+0x63c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3b0a      	subs	r3, #10
 80046fa:	4a5d      	ldr	r2, [pc, #372]	; (8004870 <main+0x63c>)
 80046fc:	6013      	str	r3, [r2, #0]
		  		  if(display_coordY<0) display_coordY=100;
 80046fe:	4b5c      	ldr	r3, [pc, #368]	; (8004870 <main+0x63c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	da02      	bge.n	800470c <main+0x4d8>
 8004706:	4b5a      	ldr	r3, [pc, #360]	; (8004870 <main+0x63c>)
 8004708:	2264      	movs	r2, #100	; 0x64
 800470a:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 800470c:	f107 031c 	add.w	r3, r7, #28
 8004710:	4618      	mov	r0, r3
 8004712:	f000 fdab 	bl	800526c <Lcd_display_parameter>
		  		  G_Code.G_Line[0].coordY = display_coordY*10;
 8004716:	4b56      	ldr	r3, [pc, #344]	; (8004870 <main+0x63c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	b29b      	uxth	r3, r3
 800471c:	461a      	mov	r2, r3
 800471e:	0092      	lsls	r2, r2, #2
 8004720:	4413      	add	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	b29a      	uxth	r2, r3
 8004726:	4b50      	ldr	r3, [pc, #320]	; (8004868 <main+0x634>)
 8004728:	809a      	strh	r2, [r3, #4]
		  		  break;
 800472a:	e0c3      	b.n	80048b4 <main+0x680>

		  	  case '6':
		  		  runMotor(&stepMotor2,100, CLOCKWISE); 	// Let motor2 (Y) run 100 steps clockwise and set current position Y = 0
 800472c:	2201      	movs	r2, #1
 800472e:	2164      	movs	r1, #100	; 0x64
 8004730:	4850      	ldr	r0, [pc, #320]	; (8004874 <main+0x640>)
 8004732:	f001 f8b9 	bl	80058a8 <runMotor>
		  		  break;
 8004736:	e0bd      	b.n	80048b4 <main+0x680>

		  	  case 'B':
		  		  runMotor(&stepMotor2,100, ANTICLOCKWISE); // Let motor2 (Y) run 100 steps anti-clockwise and set current position Y = 0
 8004738:	2200      	movs	r2, #0
 800473a:	2164      	movs	r1, #100	; 0x64
 800473c:	484d      	ldr	r0, [pc, #308]	; (8004874 <main+0x640>)
 800473e:	f001 f8b3 	bl	80058a8 <runMotor>
		  		  break;
 8004742:	e0b7      	b.n	80048b4 <main+0x680>


		  	  case '7':								// F+
		  		  display_speed_ref +=10;
 8004744:	4b4c      	ldr	r3, [pc, #304]	; (8004878 <main+0x644>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	330a      	adds	r3, #10
 800474a:	4a4b      	ldr	r2, [pc, #300]	; (8004878 <main+0x644>)
 800474c:	6013      	str	r3, [r2, #0]
		  		  G_Code.G_Line[0].speed_ref += 1000 ;
 800474e:	4b46      	ldr	r3, [pc, #280]	; (8004868 <main+0x634>)
 8004750:	88db      	ldrh	r3, [r3, #6]
 8004752:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004756:	b29a      	uxth	r2, r3
 8004758:	4b43      	ldr	r3, [pc, #268]	; (8004868 <main+0x634>)
 800475a:	80da      	strh	r2, [r3, #6]
		  		  if(display_speed_ref>50) display_speed_ref = 10;
 800475c:	4b46      	ldr	r3, [pc, #280]	; (8004878 <main+0x644>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b32      	cmp	r3, #50	; 0x32
 8004762:	dd02      	ble.n	800476a <main+0x536>
 8004764:	4b44      	ldr	r3, [pc, #272]	; (8004878 <main+0x644>)
 8004766:	220a      	movs	r2, #10
 8004768:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 800476a:	f107 031c 	add.w	r3, r7, #28
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fd7c 	bl	800526c <Lcd_display_parameter>
		  		  break;
 8004774:	e09e      	b.n	80048b4 <main+0x680>

		  	  case '8':								// F+
		  		  display_speed_ref -=10;
 8004776:	4b40      	ldr	r3, [pc, #256]	; (8004878 <main+0x644>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	3b0a      	subs	r3, #10
 800477c:	4a3e      	ldr	r2, [pc, #248]	; (8004878 <main+0x644>)
 800477e:	6013      	str	r3, [r2, #0]
		  		  G_Code.G_Line[0].speed_ref--;
 8004780:	4b39      	ldr	r3, [pc, #228]	; (8004868 <main+0x634>)
 8004782:	88db      	ldrh	r3, [r3, #6]
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	4b37      	ldr	r3, [pc, #220]	; (8004868 <main+0x634>)
 800478a:	80da      	strh	r2, [r3, #6]
		  		  if(display_speed_ref< 10) display_speed_ref=50;
 800478c:	4b3a      	ldr	r3, [pc, #232]	; (8004878 <main+0x644>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b09      	cmp	r3, #9
 8004792:	dc02      	bgt.n	800479a <main+0x566>
 8004794:	4b38      	ldr	r3, [pc, #224]	; (8004878 <main+0x644>)
 8004796:	2232      	movs	r2, #50	; 0x32
 8004798:	601a      	str	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 800479a:	f107 031c 	add.w	r3, r7, #28
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fd64 	bl	800526c <Lcd_display_parameter>
		  		  break;
 80047a4:	e086      	b.n	80048b4 <main+0x680>

		  	  case '9':
		  		  break;

		  	  case '*':
		  		  Lcd_clear(&lcd);
 80047a6:	f107 031c 	add.w	r3, r7, #28
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff f9a6 	bl	8003afc <Lcd_clear>
		  		  Lcd_cursor(&lcd, 0, 4);
 80047b0:	f107 031c 	add.w	r3, r7, #28
 80047b4:	2204      	movs	r2, #4
 80047b6:	2100      	movs	r1, #0
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7ff f985 	bl	8003ac8 <Lcd_cursor>
		  		  Lcd_string(&lcd, "Running... ");
 80047be:	f107 031c 	add.w	r3, r7, #28
 80047c2:	492e      	ldr	r1, [pc, #184]	; (800487c <main+0x648>)
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff f961 	bl	8003a8c <Lcd_string>
		  		  G_Code.totalNumbOfLineGCode = 1;
 80047ca:	4b27      	ldr	r3, [pc, #156]	; (8004868 <main+0x634>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	801a      	strh	r2, [r3, #0]
		  		  Start_Motors_ByGCode();
 80047d0:	f000 ff42 	bl	8005658 <Start_Motors_ByGCode>
		  		  while ((stepMotor1.state == RUNNING)||(stepMotor2.state == RUNNING)){};
 80047d4:	bf00      	nop
 80047d6:	4b25      	ldr	r3, [pc, #148]	; (800486c <main+0x638>)
 80047d8:	7a1b      	ldrb	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0fb      	beq.n	80047d6 <main+0x5a2>
 80047de:	4b25      	ldr	r3, [pc, #148]	; (8004874 <main+0x640>)
 80047e0:	7a1b      	ldrb	r3, [r3, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f7      	beq.n	80047d6 <main+0x5a2>
		  		  Lcd_clear(&lcd);
 80047e6:	f107 031c 	add.w	r3, r7, #28
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff f986 	bl	8003afc <Lcd_clear>
		  		  Lcd_cursor(&lcd, 0, 4);
 80047f0:	f107 031c 	add.w	r3, r7, #28
 80047f4:	2204      	movs	r2, #4
 80047f6:	2100      	movs	r1, #0
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff f965 	bl	8003ac8 <Lcd_cursor>
		  		  Lcd_string(&lcd, "FINISH");
 80047fe:	f107 031c 	add.w	r3, r7, #28
 8004802:	491f      	ldr	r1, [pc, #124]	; (8004880 <main+0x64c>)
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff f941 	bl	8003a8c <Lcd_string>
		  		  Lcd_cursor(&lcd, 1, 0);
 800480a:	f107 031c 	add.w	r3, r7, #28
 800480e:	2200      	movs	r2, #0
 8004810:	2101      	movs	r1, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff f958 	bl	8003ac8 <Lcd_cursor>
		  		  Lcd_string(&lcd, "Press 0 to exit");
 8004818:	f107 031c 	add.w	r3, r7, #28
 800481c:	4919      	ldr	r1, [pc, #100]	; (8004884 <main+0x650>)
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff f934 	bl	8003a8c <Lcd_string>
		  		  break;
 8004824:	e046      	b.n	80048b4 <main+0x680>

		  	  case '0':
		  		  Lcd_clear(&lcd);
 8004826:	f107 031c 	add.w	r3, r7, #28
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff f966 	bl	8003afc <Lcd_clear>
		  		  Lcd_string(&lcd, "Handle Mode");
 8004830:	f107 031c 	add.w	r3, r7, #28
 8004834:	4914      	ldr	r1, [pc, #80]	; (8004888 <main+0x654>)
 8004836:	4618      	mov	r0, r3
 8004838:	f7ff f928 	bl	8003a8c <Lcd_string>
		  		  Lcd_cursor(&lcd, 1, 0);
 800483c:	f107 031c 	add.w	r3, r7, #28
 8004840:	2200      	movs	r2, #0
 8004842:	2101      	movs	r1, #1
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff f93f 	bl	8003ac8 <Lcd_cursor>
		  		  Lcd_string(&lcd, "Press '#' to run");
 800484a:	f107 031c 	add.w	r3, r7, #28
 800484e:	490f      	ldr	r1, [pc, #60]	; (800488c <main+0x658>)
 8004850:	4618      	mov	r0, r3
 8004852:	f7ff f91b 	bl	8003a8c <Lcd_string>
		  		  break;
 8004856:	e02d      	b.n	80048b4 <main+0x680>
 8004858:	20000444 	.word	0x20000444
 800485c:	20001bb0 	.word	0x20001bb0
 8004860:	20000418 	.word	0x20000418
 8004864:	2000041c 	.word	0x2000041c
 8004868:	20001b34 	.word	0x20001b34
 800486c:	200043cc 	.word	0x200043cc
 8004870:	20000420 	.word	0x20000420
 8004874:	200043e4 	.word	0x200043e4
 8004878:	20000424 	.word	0x20000424
 800487c:	0800a064 	.word	0x0800a064
 8004880:	0800a070 	.word	0x0800a070
 8004884:	0800a078 	.word	0x0800a078
 8004888:	0800a044 	.word	0x0800a044
 800488c:	0800a050 	.word	0x0800a050

		  	  case '#':
		  		  Xk = 0;
 8004890:	4b09      	ldr	r3, [pc, #36]	; (80048b8 <main+0x684>)
 8004892:	2200      	movs	r2, #0
 8004894:	801a      	strh	r2, [r3, #0]
		  		  Yk = 0;
 8004896:	4b09      	ldr	r3, [pc, #36]	; (80048bc <main+0x688>)
 8004898:	2200      	movs	r2, #0
 800489a:	801a      	strh	r2, [r3, #0]
		  		  temp_coordX = 0;
 800489c:	4b08      	ldr	r3, [pc, #32]	; (80048c0 <main+0x68c>)
 800489e:	2200      	movs	r2, #0
 80048a0:	801a      	strh	r2, [r3, #0]
		  		  temp_coordY = 0;
 80048a2:	4b08      	ldr	r3, [pc, #32]	; (80048c4 <main+0x690>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	801a      	strh	r2, [r3, #0]
		  		  Lcd_display_parameter(&lcd);
 80048a8:	f107 031c 	add.w	r3, r7, #28
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fcdd 	bl	800526c <Lcd_display_parameter>
		  		  break;
 80048b2:	bf00      	nop
	  if(MODE == AUTO_MODE)
 80048b4:	e59c      	b.n	80043f0 <main+0x1bc>
 80048b6:	bf00      	nop
 80048b8:	20000428 	.word	0x20000428
 80048bc:	2000042a 	.word	0x2000042a
 80048c0:	20001998 	.word	0x20001998
 80048c4:	20001990 	.word	0x20001990

080048c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b094      	sub	sp, #80	; 0x50
 80048cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80048ce:	f107 0320 	add.w	r3, r7, #32
 80048d2:	2230      	movs	r2, #48	; 0x30
 80048d4:	2100      	movs	r1, #0
 80048d6:	4618      	mov	r0, r3
 80048d8:	f001 fa30 	bl	8005d3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80048dc:	f107 030c 	add.w	r3, r7, #12
 80048e0:	2200      	movs	r2, #0
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	605a      	str	r2, [r3, #4]
 80048e6:	609a      	str	r2, [r3, #8]
 80048e8:	60da      	str	r2, [r3, #12]
 80048ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80048ec:	2300      	movs	r3, #0
 80048ee:	60bb      	str	r3, [r7, #8]
 80048f0:	4b27      	ldr	r3, [pc, #156]	; (8004990 <SystemClock_Config+0xc8>)
 80048f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f4:	4a26      	ldr	r2, [pc, #152]	; (8004990 <SystemClock_Config+0xc8>)
 80048f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fa:	6413      	str	r3, [r2, #64]	; 0x40
 80048fc:	4b24      	ldr	r3, [pc, #144]	; (8004990 <SystemClock_Config+0xc8>)
 80048fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004904:	60bb      	str	r3, [r7, #8]
 8004906:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004908:	2300      	movs	r3, #0
 800490a:	607b      	str	r3, [r7, #4]
 800490c:	4b21      	ldr	r3, [pc, #132]	; (8004994 <SystemClock_Config+0xcc>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a20      	ldr	r2, [pc, #128]	; (8004994 <SystemClock_Config+0xcc>)
 8004912:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	4b1e      	ldr	r3, [pc, #120]	; (8004994 <SystemClock_Config+0xcc>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004920:	607b      	str	r3, [r7, #4]
 8004922:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004924:	2302      	movs	r3, #2
 8004926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004928:	2301      	movs	r3, #1
 800492a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800492c:	2310      	movs	r3, #16
 800492e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004930:	2302      	movs	r3, #2
 8004932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004934:	2300      	movs	r3, #0
 8004936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004938:	2310      	movs	r3, #16
 800493a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 800493c:	23c8      	movs	r3, #200	; 0xc8
 800493e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004940:	2304      	movs	r3, #4
 8004942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004944:	2304      	movs	r3, #4
 8004946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004948:	f107 0320 	add.w	r3, r7, #32
 800494c:	4618      	mov	r0, r3
 800494e:	f7fc fe9f 	bl	8001690 <HAL_RCC_OscConfig>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d001      	beq.n	800495c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004958:	f001 f822 	bl	80059a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800495c:	230f      	movs	r3, #15
 800495e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004960:	2302      	movs	r3, #2
 8004962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004964:	2300      	movs	r3, #0
 8004966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004968:	2300      	movs	r3, #0
 800496a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800496c:	2300      	movs	r3, #0
 800496e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004970:	f107 030c 	add.w	r3, r7, #12
 8004974:	2101      	movs	r1, #1
 8004976:	4618      	mov	r0, r3
 8004978:	f7fd f8fa 	bl	8001b70 <HAL_RCC_ClockConfig>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8004982:	f001 f80d 	bl	80059a0 <Error_Handler>
  }
}
 8004986:	bf00      	nop
 8004988:	3750      	adds	r7, #80	; 0x50
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40023800 	.word	0x40023800
 8004994:	40007000 	.word	0x40007000

08004998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800499e:	f107 0308 	add.w	r3, r7, #8
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]
 80049a6:	605a      	str	r2, [r3, #4]
 80049a8:	609a      	str	r2, [r3, #8]
 80049aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049ac:	463b      	mov	r3, r7
 80049ae:	2200      	movs	r2, #0
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80049b4:	4b1e      	ldr	r3, [pc, #120]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4999;
 80049bc:	4b1c      	ldr	r3, [pc, #112]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049be:	f241 3287 	movw	r2, #4999	; 0x1387
 80049c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049c4:	4b1a      	ldr	r3, [pc, #104]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 599;
 80049ca:	4b19      	ldr	r3, [pc, #100]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049cc:	f240 2257 	movw	r2, #599	; 0x257
 80049d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049d2:	4b17      	ldr	r3, [pc, #92]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049d8:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049da:	2200      	movs	r2, #0
 80049dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80049de:	4814      	ldr	r0, [pc, #80]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049e0:	f7fd fa92 	bl	8001f08 <HAL_TIM_Base_Init>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80049ea:	f000 ffd9 	bl	80059a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80049f4:	f107 0308 	add.w	r3, r7, #8
 80049f8:	4619      	mov	r1, r3
 80049fa:	480d      	ldr	r0, [pc, #52]	; (8004a30 <MX_TIM2_Init+0x98>)
 80049fc:	f7fd fc2a 	bl	8002254 <HAL_TIM_ConfigClockSource>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d001      	beq.n	8004a0a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004a06:	f000 ffcb 	bl	80059a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004a12:	463b      	mov	r3, r7
 8004a14:	4619      	mov	r1, r3
 8004a16:	4806      	ldr	r0, [pc, #24]	; (8004a30 <MX_TIM2_Init+0x98>)
 8004a18:	f7fd fe16 	bl	8002648 <HAL_TIMEx_MasterConfigSynchronization>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004a22:	f000 ffbd 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004a26:	bf00      	nop
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	2000438c 	.word	0x2000438c

08004a34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b086      	sub	sp, #24
 8004a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a3a:	f107 0308 	add.w	r3, r7, #8
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	605a      	str	r2, [r3, #4]
 8004a44:	609a      	str	r2, [r3, #8]
 8004a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a48:	463b      	mov	r3, r7
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	601a      	str	r2, [r3, #0]
 8004a4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004a50:	4b1d      	ldr	r3, [pc, #116]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a52:	4a1e      	ldr	r2, [pc, #120]	; (8004acc <MX_TIM3_Init+0x98>)
 8004a54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 499;
 8004a56:	4b1c      	ldr	r3, [pc, #112]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a58:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004a5c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a5e:	4b1a      	ldr	r3, [pc, #104]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004a64:	4b18      	ldr	r3, [pc, #96]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a6a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a6c:	4b16      	ldr	r3, [pc, #88]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a72:	4b15      	ldr	r3, [pc, #84]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004a78:	4813      	ldr	r0, [pc, #76]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a7a:	f7fd fa45 	bl	8001f08 <HAL_TIM_Base_Init>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004a84:	f000 ff8c 	bl	80059a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004a8e:	f107 0308 	add.w	r3, r7, #8
 8004a92:	4619      	mov	r1, r3
 8004a94:	480c      	ldr	r0, [pc, #48]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004a96:	f7fd fbdd 	bl	8002254 <HAL_TIM_ConfigClockSource>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004aa0:	f000 ff7e 	bl	80059a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004aac:	463b      	mov	r3, r7
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4805      	ldr	r0, [pc, #20]	; (8004ac8 <MX_TIM3_Init+0x94>)
 8004ab2:	f7fd fdc9 	bl	8002648 <HAL_TIMEx_MasterConfigSynchronization>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004abc:	f000 ff70 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004ac0:	bf00      	nop
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	20001bf4 	.word	0x20001bf4
 8004acc:	40000400 	.word	0x40000400

08004ad0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ad6:	f107 0308 	add.w	r3, r7, #8
 8004ada:	2200      	movs	r2, #0
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	605a      	str	r2, [r3, #4]
 8004ae0:	609a      	str	r2, [r3, #8]
 8004ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ae4:	463b      	mov	r3, r7
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004aec:	4b1d      	ldr	r3, [pc, #116]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004aee:	4a1e      	ldr	r2, [pc, #120]	; (8004b68 <MX_TIM4_Init+0x98>)
 8004af0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 499;
 8004af2:	4b1c      	ldr	r3, [pc, #112]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004af4:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004af8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004afa:	4b1a      	ldr	r3, [pc, #104]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004b00:	4b18      	ldr	r3, [pc, #96]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b06:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b08:	4b16      	ldr	r3, [pc, #88]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b0e:	4b15      	ldr	r3, [pc, #84]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004b14:	4813      	ldr	r0, [pc, #76]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b16:	f7fd f9f7 	bl	8001f08 <HAL_TIM_Base_Init>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004b20:	f000 ff3e 	bl	80059a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004b2a:	f107 0308 	add.w	r3, r7, #8
 8004b2e:	4619      	mov	r1, r3
 8004b30:	480c      	ldr	r0, [pc, #48]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b32:	f7fd fb8f 	bl	8002254 <HAL_TIM_ConfigClockSource>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004b3c:	f000 ff30 	bl	80059a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b40:	2300      	movs	r3, #0
 8004b42:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b44:	2300      	movs	r3, #0
 8004b46:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004b48:	463b      	mov	r3, r7
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4805      	ldr	r0, [pc, #20]	; (8004b64 <MX_TIM4_Init+0x94>)
 8004b4e:	f7fd fd7b 	bl	8002648 <HAL_TIMEx_MasterConfigSynchronization>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004b58:	f000 ff22 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004b5c:	bf00      	nop
 8004b5e:	3718      	adds	r7, #24
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	20001bb0 	.word	0x20001bb0
 8004b68:	40000800 	.word	0x40000800

08004b6c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004b70:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b72:	4a12      	ldr	r2, [pc, #72]	; (8004bbc <MX_USART6_UART_Init+0x50>)
 8004b74:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004b76:	4b10      	ldr	r3, [pc, #64]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004b7c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004b7e:	4b0e      	ldr	r3, [pc, #56]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004b84:	4b0c      	ldr	r3, [pc, #48]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004b8a:	4b0b      	ldr	r3, [pc, #44]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004b90:	4b09      	ldr	r3, [pc, #36]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b92:	220c      	movs	r2, #12
 8004b94:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b96:	4b08      	ldr	r3, [pc, #32]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b9c:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004ba2:	4805      	ldr	r0, [pc, #20]	; (8004bb8 <MX_USART6_UART_Init+0x4c>)
 8004ba4:	f7fd fdd2 	bl	800274c <HAL_UART_Init>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d001      	beq.n	8004bb2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004bae:	f000 fef7 	bl	80059a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004bb2:	bf00      	nop
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20004348 	.word	0x20004348
 8004bbc:	40011400 	.word	0x40011400

08004bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc6:	f107 030c 	add.w	r3, r7, #12
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	605a      	str	r2, [r3, #4]
 8004bd0:	609a      	str	r2, [r3, #8]
 8004bd2:	60da      	str	r2, [r3, #12]
 8004bd4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	4b42      	ldr	r3, [pc, #264]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	4a41      	ldr	r2, [pc, #260]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004be0:	f043 0301 	orr.w	r3, r3, #1
 8004be4:	6313      	str	r3, [r2, #48]	; 0x30
 8004be6:	4b3f      	ldr	r3, [pc, #252]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	607b      	str	r3, [r7, #4]
 8004bf6:	4b3b      	ldr	r3, [pc, #236]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfa:	4a3a      	ldr	r2, [pc, #232]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004bfc:	f043 0304 	orr.w	r3, r3, #4
 8004c00:	6313      	str	r3, [r2, #48]	; 0x30
 8004c02:	4b38      	ldr	r3, [pc, #224]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c06:	f003 0304 	and.w	r3, r3, #4
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c0e:	2300      	movs	r3, #0
 8004c10:	603b      	str	r3, [r7, #0]
 8004c12:	4b34      	ldr	r3, [pc, #208]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c16:	4a33      	ldr	r2, [pc, #204]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004c18:	f043 0302 	orr.w	r3, r3, #2
 8004c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c1e:	4b31      	ldr	r3, [pc, #196]	; (8004ce4 <MX_GPIO_Init+0x124>)
 8004c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DB5_Pin|Motor1_Pin1_Pin|Motor1_Pin2_Pin|Motor1_Pin3_Pin 
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f240 41f1 	movw	r1, #1265	; 0x4f1
 8004c30:	482d      	ldr	r0, [pc, #180]	; (8004ce8 <MX_GPIO_Init+0x128>)
 8004c32:	f7fc fd13 	bl	800165c <HAL_GPIO_WritePin>
                          |Motor1_Pin4_Pin|KeyBoard_8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_RS_Pin|LCD_EN_Pin|LCD_DB7_Pin|LCD_DB6_Pin, GPIO_PIN_RESET);
 8004c36:	2200      	movs	r2, #0
 8004c38:	f44f 51a9 	mov.w	r1, #5408	; 0x1520
 8004c3c:	482b      	ldr	r0, [pc, #172]	; (8004cec <MX_GPIO_Init+0x12c>)
 8004c3e:	f7fc fd0d 	bl	800165c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Motor2_Pin4_Pin|KeyBoard_7_Pin|KeyBoard_5_Pin|KeyBoard_6_Pin 
 8004c42:	2200      	movs	r2, #0
 8004c44:	f240 31f9 	movw	r1, #1017	; 0x3f9
 8004c48:	4829      	ldr	r0, [pc, #164]	; (8004cf0 <MX_GPIO_Init+0x130>)
 8004c4a:	f7fc fd07 	bl	800165c <HAL_GPIO_WritePin>
                          |Motor2_Pin3_Pin|LCD_DB4_Pin|Motor2_Pin1_Pin|Motor2_Pin2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LCD_DB5_Pin Motor1_Pin1_Pin Motor1_Pin2_Pin Motor1_Pin3_Pin 
                           Motor1_Pin4_Pin KeyBoard_8_Pin */
  GPIO_InitStruct.Pin = LCD_DB5_Pin|Motor1_Pin1_Pin|Motor1_Pin2_Pin|Motor1_Pin3_Pin 
 8004c4e:	f240 43f1 	movw	r3, #1265	; 0x4f1
 8004c52:	60fb      	str	r3, [r7, #12]
                          |Motor1_Pin4_Pin|KeyBoard_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c54:	2301      	movs	r3, #1
 8004c56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c60:	f107 030c 	add.w	r3, r7, #12
 8004c64:	4619      	mov	r1, r3
 8004c66:	4820      	ldr	r0, [pc, #128]	; (8004ce8 <MX_GPIO_Init+0x128>)
 8004c68:	f7fc fb5e 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_EN_Pin LCD_DB7_Pin LCD_DB6_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_EN_Pin|LCD_DB7_Pin|LCD_DB6_Pin;
 8004c6c:	f44f 53a9 	mov.w	r3, #5408	; 0x1520
 8004c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c72:	2301      	movs	r3, #1
 8004c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c7e:	f107 030c 	add.w	r3, r7, #12
 8004c82:	4619      	mov	r1, r3
 8004c84:	4819      	ldr	r0, [pc, #100]	; (8004cec <MX_GPIO_Init+0x12c>)
 8004c86:	f7fc fb4f 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor2_Pin4_Pin KeyBoard_7_Pin KeyBoard_5_Pin KeyBoard_6_Pin 
                           Motor2_Pin3_Pin LCD_DB4_Pin Motor2_Pin1_Pin Motor2_Pin2_Pin */
  GPIO_InitStruct.Pin = Motor2_Pin4_Pin|KeyBoard_7_Pin|KeyBoard_5_Pin|KeyBoard_6_Pin 
 8004c8a:	f240 33f9 	movw	r3, #1017	; 0x3f9
 8004c8e:	60fb      	str	r3, [r7, #12]
                          |Motor2_Pin3_Pin|LCD_DB4_Pin|Motor2_Pin1_Pin|Motor2_Pin2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c90:	2301      	movs	r3, #1
 8004c92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c9c:	f107 030c 	add.w	r3, r7, #12
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4813      	ldr	r0, [pc, #76]	; (8004cf0 <MX_GPIO_Init+0x130>)
 8004ca4:	f7fc fb40 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pins : KeyBoard_2_Pin KeyBoard_1_Pin KeyBoard_4_Pin */
  GPIO_InitStruct.Pin = KeyBoard_2_Pin|KeyBoard_1_Pin|KeyBoard_4_Pin;
 8004ca8:	f240 4306 	movw	r3, #1030	; 0x406
 8004cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cb6:	f107 030c 	add.w	r3, r7, #12
 8004cba:	4619      	mov	r1, r3
 8004cbc:	480c      	ldr	r0, [pc, #48]	; (8004cf0 <MX_GPIO_Init+0x130>)
 8004cbe:	f7fc fb33 	bl	8001328 <HAL_GPIO_Init>

  /*Configure GPIO pin : KeyBoard_3_Pin */
  GPIO_InitStruct.Pin = KeyBoard_3_Pin;
 8004cc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(KeyBoard_3_GPIO_Port, &GPIO_InitStruct);
 8004cd0:	f107 030c 	add.w	r3, r7, #12
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4804      	ldr	r0, [pc, #16]	; (8004ce8 <MX_GPIO_Init+0x128>)
 8004cd8:	f7fc fb26 	bl	8001328 <HAL_GPIO_Init>

}
 8004cdc:	bf00      	nop
 8004cde:	3720      	adds	r7, #32
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40023800 	.word	0x40023800
 8004ce8:	40020000 	.word	0x40020000
 8004cec:	40020800 	.word	0x40020800
 8004cf0:	40020400 	.word	0x40020400

08004cf4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]

	if (htim2.State == HAL_TIM_STATE_BUSY)
 8004cfc:	4b17      	ldr	r3, [pc, #92]	; (8004d5c <HAL_UART_RxCpltCallback+0x68>)
 8004cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d102      	bne.n	8004d0e <HAL_UART_RxCpltCallback+0x1a>
		HAL_TIM_Base_Stop_IT(&htim2);
 8004d08:	4814      	ldr	r0, [pc, #80]	; (8004d5c <HAL_UART_RxCpltCallback+0x68>)
 8004d0a:	f7fd f970 	bl	8001fee <HAL_TIM_Base_Stop_IT>

//	__HAL_TIM_SET_COUNTER(&htim2, 0);

	TIM2->SR &= ~1;
 8004d0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	6113      	str	r3, [r2, #16]

	if (htim2.State == HAL_TIM_STATE_READY)
 8004d1e:	4b0f      	ldr	r3, [pc, #60]	; (8004d5c <HAL_UART_RxCpltCallback+0x68>)
 8004d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d102      	bne.n	8004d30 <HAL_UART_RxCpltCallback+0x3c>
		HAL_TIM_Base_Start_IT(&htim2);
 8004d2a:	480c      	ldr	r0, [pc, #48]	; (8004d5c <HAL_UART_RxCpltCallback+0x68>)
 8004d2c:	f7fd f93b 	bl	8001fa6 <HAL_TIM_Base_Start_IT>

	DataPos++;
 8004d30:	4b0b      	ldr	r3, [pc, #44]	; (8004d60 <HAL_UART_RxCpltCallback+0x6c>)
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	3301      	adds	r3, #1
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	4b09      	ldr	r3, [pc, #36]	; (8004d60 <HAL_UART_RxCpltCallback+0x6c>)
 8004d3c:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_IT(&huart6, (uint8_t*)data_in + DataPos, 1);
 8004d3e:	4b08      	ldr	r3, [pc, #32]	; (8004d60 <HAL_UART_RxCpltCallback+0x6c>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b07      	ldr	r3, [pc, #28]	; (8004d64 <HAL_UART_RxCpltCallback+0x70>)
 8004d48:	4413      	add	r3, r2
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	4806      	ldr	r0, [pc, #24]	; (8004d68 <HAL_UART_RxCpltCallback+0x74>)
 8004d50:	f7fd fde2 	bl	8002918 <HAL_UART_Receive_IT>

}
 8004d54:	bf00      	nop
 8004d56:	3708      	adds	r7, #8
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	2000438c 	.word	0x2000438c
 8004d60:	20001c34 	.word	0x20001c34
 8004d64:	2000044c 	.word	0x2000044c
 8004d68:	20004348 	.word	0x20004348

08004d6c <HAL_TIM_PeriodElapsedCallback>:


 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM2)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7c:	f040 8098 	bne.w	8004eb0 <HAL_TIM_PeriodElapsedCallback+0x144>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 8004d80:	489e      	ldr	r0, [pc, #632]	; (8004ffc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004d82:	f7fd f934 	bl	8001fee <HAL_TIM_Base_Stop_IT>

		if(data_in[0]== MY_SLAVE_ID)
 8004d86:	4b9e      	ldr	r3, [pc, #632]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d17f      	bne.n	8004e90 <HAL_TIM_PeriodElapsedCallback+0x124>
		{

			switch(data_in[1])
 8004d90:	4b9b      	ldr	r3, [pc, #620]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b06      	cmp	r3, #6
 8004d98:	d007      	beq.n	8004daa <HAL_TIM_PeriodElapsedCallback+0x3e>
 8004d9a:	2b10      	cmp	r3, #16
 8004d9c:	d009      	beq.n	8004db2 <HAL_TIM_PeriodElapsedCallback+0x46>
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d16c      	bne.n	8004e7c <HAL_TIM_PeriodElapsedCallback+0x110>
			{
				case 0x03:
				{
					MBProcessRegisters(0x03);
 8004da2:	2003      	movs	r0, #3
 8004da4:	f7ff f81e 	bl	8003de4 <MBProcessRegisters>
				}
				break;
 8004da8:	e073      	b.n	8004e92 <HAL_TIM_PeriodElapsedCallback+0x126>

				case 0x06:
				{
					WriteToRegister(test);
 8004daa:	4896      	ldr	r0, [pc, #600]	; (8005004 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004dac:	f7ff f872 	bl	8003e94 <WriteToRegister>
				}
				break;
 8004db0:	e06f      	b.n	8004e92 <HAL_TIM_PeriodElapsedCallback+0x126>

				case 0x10:
				{
					WriteToMultilRegisters(test);
 8004db2:	4894      	ldr	r0, [pc, #592]	; (8005004 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004db4:	f7ff f8b0 	bl	8003f18 <WriteToMultilRegisters>
					CommandIsReceived = TRUE;
 8004db8:	4b93      	ldr	r3, [pc, #588]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	701a      	strb	r2, [r3, #0]

					  switch (motor)
 8004dbe:	4b93      	ldr	r3, [pc, #588]	; (800500c <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004dc0:	881b      	ldrh	r3, [r3, #0]
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d002      	beq.n	8004dce <HAL_TIM_PeriodElapsedCallback+0x62>
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d02b      	beq.n	8004e24 <HAL_TIM_PeriodElapsedCallback+0xb8>
							stepMotor2.startStop = startStop;
							__HAL_TIM_SET_AUTORELOAD(&htim4, stepMotor2.speed*100);
						  break;

					  	  default:
					  		  break;
 8004dcc:	e055      	b.n	8004e7a <HAL_TIM_PeriodElapsedCallback+0x10e>
					  		stepMotor1.stepNumb  = stepNumb;
 8004dce:	4b90      	ldr	r3, [pc, #576]	; (8005010 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	4b8f      	ldr	r3, [pc, #572]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004dd6:	805a      	strh	r2, [r3, #2]
					  		stepMotor1.speed 	 = speed;
 8004dd8:	4b8f      	ldr	r3, [pc, #572]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004dda:	881b      	ldrh	r3, [r3, #0]
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	4b8d      	ldr	r3, [pc, #564]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004de0:	809a      	strh	r2, [r3, #4]
					  		stepMotor1.direction = direction;
 8004de2:	4b8e      	ldr	r3, [pc, #568]	; (800501c <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	4b8a      	ldr	r3, [pc, #552]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004dec:	719a      	strb	r2, [r3, #6]
					  		stepMotor1.startStop = startStop;
 8004dee:	4b8c      	ldr	r3, [pc, #560]	; (8005020 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8004df0:	881b      	ldrh	r3, [r3, #0]
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	4b87      	ldr	r3, [pc, #540]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004df8:	71da      	strb	r2, [r3, #7]
					  		__HAL_TIM_SET_AUTORELOAD(&htim3, stepMotor1.speed*100);
 8004dfa:	4b86      	ldr	r3, [pc, #536]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004dfc:	889b      	ldrh	r3, [r3, #4]
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	461a      	mov	r2, r3
 8004e02:	2364      	movs	r3, #100	; 0x64
 8004e04:	fb03 f202 	mul.w	r2, r3, r2
 8004e08:	4b86      	ldr	r3, [pc, #536]	; (8005024 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8004e0e:	4b81      	ldr	r3, [pc, #516]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004e10:	889b      	ldrh	r3, [r3, #4]
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	2364      	movs	r3, #100	; 0x64
 8004e18:	fb03 f302 	mul.w	r3, r3, r2
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	4b81      	ldr	r3, [pc, #516]	; (8005024 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004e20:	60da      	str	r2, [r3, #12]
						  break;
 8004e22:	e02a      	b.n	8004e7a <HAL_TIM_PeriodElapsedCallback+0x10e>
							stepMotor2.stepNumb  = stepNumb;
 8004e24:	4b7a      	ldr	r3, [pc, #488]	; (8005010 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8004e26:	881b      	ldrh	r3, [r3, #0]
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	4b7f      	ldr	r3, [pc, #508]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e2c:	805a      	strh	r2, [r3, #2]
							stepMotor2.speed     = speed;
 8004e2e:	4b7a      	ldr	r3, [pc, #488]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004e30:	881b      	ldrh	r3, [r3, #0]
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	4b7c      	ldr	r3, [pc, #496]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e36:	809a      	strh	r2, [r3, #4]
							stepMotor2.direction = direction;
 8004e38:	4b78      	ldr	r3, [pc, #480]	; (800501c <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004e3a:	881b      	ldrh	r3, [r3, #0]
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	4b79      	ldr	r3, [pc, #484]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e42:	719a      	strb	r2, [r3, #6]
							stepMotor2.startStop = startStop;
 8004e44:	4b76      	ldr	r3, [pc, #472]	; (8005020 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8004e46:	881b      	ldrh	r3, [r3, #0]
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	4b76      	ldr	r3, [pc, #472]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e4e:	71da      	strb	r2, [r3, #7]
							__HAL_TIM_SET_AUTORELOAD(&htim4, stepMotor2.speed*100);
 8004e50:	4b75      	ldr	r3, [pc, #468]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e52:	889b      	ldrh	r3, [r3, #4]
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	461a      	mov	r2, r3
 8004e58:	2364      	movs	r3, #100	; 0x64
 8004e5a:	fb03 f202 	mul.w	r2, r3, r2
 8004e5e:	4b73      	ldr	r3, [pc, #460]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	62da      	str	r2, [r3, #44]	; 0x2c
 8004e64:	4b70      	ldr	r3, [pc, #448]	; (8005028 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004e66:	889b      	ldrh	r3, [r3, #4]
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2364      	movs	r3, #100	; 0x64
 8004e6e:	fb03 f302 	mul.w	r3, r3, r2
 8004e72:	461a      	mov	r2, r3
 8004e74:	4b6d      	ldr	r3, [pc, #436]	; (800502c <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004e76:	60da      	str	r2, [r3, #12]
						  break;
 8004e78:	bf00      	nop
					  }

				}
				break;
 8004e7a:	e00a      	b.n	8004e92 <HAL_TIM_PeriodElapsedCallback+0x126>


				default:
				{
					MBException(0x01); //Illegal function code 01
 8004e7c:	2001      	movs	r0, #1
 8004e7e:	f7fe ff8d 	bl	8003d9c <MBException>
					MBSendData(ResponseFrameSize);
 8004e82:	4b6b      	ldr	r3, [pc, #428]	; (8005030 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f7fe ff47 	bl	8003d1c <MBSendData>
				}
				break;
 8004e8e:	e000      	b.n	8004e92 <HAL_TIM_PeriodElapsedCallback+0x126>
			}


		}
 8004e90:	bf00      	nop

		DataPos = 0;
 8004e92:	4b68      	ldr	r3, [pc, #416]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	701a      	strb	r2, [r3, #0]

		HAL_UART_Receive_IT(&huart6, (uint8_t*)data_in + DataPos, 1);
 8004e98:	4b66      	ldr	r3, [pc, #408]	; (8005034 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	4b57      	ldr	r3, [pc, #348]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004ea2:	4413      	add	r3, r2
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	4619      	mov	r1, r3
 8004ea8:	4863      	ldr	r0, [pc, #396]	; (8005038 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8004eaa:	f7fd fd35 	bl	8002918 <HAL_UART_Receive_IT>
			HAL_TIM_Base_Stop_IT(&htim4);
		}

	}

}
 8004eae:	e1c1      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
	else if (htim->Instance == TIM3)					//Interrupt from Timer 3 (Control motor1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a61      	ldr	r2, [pc, #388]	; (800503c <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	f040 80f4 	bne.w	80050a4 <HAL_TIM_PeriodElapsedCallback+0x338>
		if (stepMotor1.startStop == 1)
 8004ebc:	4b55      	ldr	r3, [pc, #340]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004ebe:	79db      	ldrb	r3, [r3, #7]
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	f040 80ca 	bne.w	800505c <HAL_TIM_PeriodElapsedCallback+0x2f0>
			if (MODE == HANDLE_MODE)
 8004ec8:	4b5d      	ldr	r3, [pc, #372]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8004eca:	881b      	ldrh	r3, [r3, #0]
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d12b      	bne.n	8004f2a <HAL_TIM_PeriodElapsedCallback+0x1be>
				OneStep(&stepMotor1);
 8004ed2:	4850      	ldr	r0, [pc, #320]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004ed4:	f7ff f926 	bl	8004124 <OneStep>
				stepMotor1.stepNumb--;
 8004ed8:	4b4e      	ldr	r3, [pc, #312]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004eda:	885b      	ldrh	r3, [r3, #2]
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	4b4c      	ldr	r3, [pc, #304]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004ee4:	805a      	strh	r2, [r3, #2]
				sensor_X += (stepMotor1.direction == CLOCKWISE)?(1):(-1);
 8004ee6:	4b4b      	ldr	r3, [pc, #300]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004ee8:	799b      	ldrb	r3, [r3, #6]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_TIM_PeriodElapsedCallback+0x188>
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	e001      	b.n	8004ef8 <HAL_TIM_PeriodElapsedCallback+0x18c>
 8004ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ef8:	4b52      	ldr	r3, [pc, #328]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4413      	add	r3, r2
 8004efe:	4a51      	ldr	r2, [pc, #324]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004f00:	6013      	str	r3, [r2, #0]
				if (sensor_X <0 ) sensor_X = 0;
 8004f02:	4b50      	ldr	r3, [pc, #320]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	da02      	bge.n	8004f10 <HAL_TIM_PeriodElapsedCallback+0x1a4>
 8004f0a:	4b4e      	ldr	r3, [pc, #312]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	601a      	str	r2, [r3, #0]
				if (stepMotor1.stepNumb == 0)
 8004f10:	4b40      	ldr	r3, [pc, #256]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f12:	885b      	ldrh	r3, [r3, #2]
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f040 818c 	bne.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
					stepMotor1.startStop = 0;
 8004f1c:	4b3d      	ldr	r3, [pc, #244]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	71da      	strb	r2, [r3, #7]
					stepMotor1.state = NOT_RUNNING;   		//Motor finishes its own work
 8004f22:	4b3c      	ldr	r3, [pc, #240]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f24:	2201      	movs	r2, #1
 8004f26:	721a      	strb	r2, [r3, #8]
}
 8004f28:	e184      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
			else if (MODE == AUTO_MODE)
 8004f2a:	4b45      	ldr	r3, [pc, #276]	; (8005040 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	f040 817f 	bne.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
				if ( (stepMotor1.stepNumb == 0) || (sensor_X == Xk) || (Xk == temp_coordX))
 8004f36:	4b37      	ldr	r3, [pc, #220]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f38:	885b      	ldrh	r3, [r3, #2]
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00d      	beq.n	8004f5c <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8004f40:	4b41      	ldr	r3, [pc, #260]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004f42:	881b      	ldrh	r3, [r3, #0]
 8004f44:	461a      	mov	r2, r3
 8004f46:	4b3f      	ldr	r3, [pc, #252]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d006      	beq.n	8004f5c <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8004f4e:	4b3e      	ldr	r3, [pc, #248]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004f50:	881a      	ldrh	r2, [r3, #0]
 8004f52:	4b3e      	ldr	r3, [pc, #248]	; (800504c <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d106      	bne.n	8004f6a <HAL_TIM_PeriodElapsedCallback+0x1fe>
					stepMotor1.startStop = 0;
 8004f5c:	4b2d      	ldr	r3, [pc, #180]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	71da      	strb	r2, [r3, #7]
					stepMotor1.state = NOT_RUNNING;   		//Motor finishes its own work
 8004f62:	4b2c      	ldr	r3, [pc, #176]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004f64:	2201      	movs	r2, #1
 8004f66:	721a      	strb	r2, [r3, #8]
 8004f68:	e164      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
				else if ( abs((sensor_X - temp_coordX)*(Yk -temp_coordY)) <= abs((Xk - temp_coordX)*(sensor_Y -temp_coordY)))
 8004f6a:	4b36      	ldr	r3, [pc, #216]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a37      	ldr	r2, [pc, #220]	; (800504c <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004f70:	8812      	ldrh	r2, [r2, #0]
 8004f72:	b292      	uxth	r2, r2
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	4a36      	ldr	r2, [pc, #216]	; (8005050 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8004f78:	8812      	ldrh	r2, [r2, #0]
 8004f7a:	4611      	mov	r1, r2
 8004f7c:	4a35      	ldr	r2, [pc, #212]	; (8005054 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004f7e:	8812      	ldrh	r2, [r2, #0]
 8004f80:	b292      	uxth	r2, r2
 8004f82:	1a8a      	subs	r2, r1, r2
 8004f84:	fb02 f303 	mul.w	r3, r2, r3
 8004f88:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004f8c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004f90:	4b2d      	ldr	r3, [pc, #180]	; (8005048 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004f92:	881b      	ldrh	r3, [r3, #0]
 8004f94:	4619      	mov	r1, r3
 8004f96:	4b2d      	ldr	r3, [pc, #180]	; (800504c <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004f98:	881b      	ldrh	r3, [r3, #0]
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	1acb      	subs	r3, r1, r3
 8004f9e:	492e      	ldr	r1, [pc, #184]	; (8005058 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004fa0:	6809      	ldr	r1, [r1, #0]
 8004fa2:	482c      	ldr	r0, [pc, #176]	; (8005054 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004fa4:	8800      	ldrh	r0, [r0, #0]
 8004fa6:	b280      	uxth	r0, r0
 8004fa8:	1a09      	subs	r1, r1, r0
 8004faa:	fb01 f303 	mul.w	r3, r1, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	bfb8      	it	lt
 8004fb2:	425b      	neglt	r3, r3
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	f300 813d 	bgt.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
					OneStep(&stepMotor1);
 8004fba:	4816      	ldr	r0, [pc, #88]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004fbc:	f7ff f8b2 	bl	8004124 <OneStep>
					stepMotor1.stepNumb--;
 8004fc0:	4b14      	ldr	r3, [pc, #80]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004fc2:	885b      	ldrh	r3, [r3, #2]
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	4b12      	ldr	r3, [pc, #72]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004fcc:	805a      	strh	r2, [r3, #2]
					sensor_X += (stepMotor1.direction == CLOCKWISE)?(1):(-1);
 8004fce:	4b11      	ldr	r3, [pc, #68]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004fd0:	799b      	ldrb	r3, [r3, #6]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d101      	bne.n	8004fdc <HAL_TIM_PeriodElapsedCallback+0x270>
 8004fd8:	2201      	movs	r2, #1
 8004fda:	e001      	b.n	8004fe0 <HAL_TIM_PeriodElapsedCallback+0x274>
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	4b18      	ldr	r3, [pc, #96]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	4a17      	ldr	r2, [pc, #92]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004fe8:	6013      	str	r3, [r2, #0]
					if (sensor_X <0 ) sensor_X = 0;
 8004fea:	4b16      	ldr	r3, [pc, #88]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f280 8120 	bge.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
 8004ff4:	4b13      	ldr	r3, [pc, #76]	; (8005044 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]
}
 8004ffa:	e11b      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
 8004ffc:	2000438c 	.word	0x2000438c
 8005000:	2000044c 	.word	0x2000044c
 8005004:	200017d8 	.word	0x200017d8
 8005008:	20000418 	.word	0x20000418
 800500c:	20001b2e 	.word	0x20001b2e
 8005010:	20000440 	.word	0x20000440
 8005014:	200043cc 	.word	0x200043cc
 8005018:	20001b2c 	.word	0x20001b2c
 800501c:	200017d4 	.word	0x200017d4
 8005020:	20000446 	.word	0x20000446
 8005024:	20001bf4 	.word	0x20001bf4
 8005028:	200043e4 	.word	0x200043e4
 800502c:	20001bb0 	.word	0x20001bb0
 8005030:	20000442 	.word	0x20000442
 8005034:	20001c34 	.word	0x20001c34
 8005038:	20004348 	.word	0x20004348
 800503c:	40000400 	.word	0x40000400
 8005040:	20000444 	.word	0x20000444
 8005044:	20001bf0 	.word	0x20001bf0
 8005048:	20000428 	.word	0x20000428
 800504c:	20001998 	.word	0x20001998
 8005050:	2000042a 	.word	0x2000042a
 8005054:	20001990 	.word	0x20001990
 8005058:	20004388 	.word	0x20004388
			HAL_GPIO_WritePin(stepMotor1.Port, stepMotor1.pin1, 0);
 800505c:	4b77      	ldr	r3, [pc, #476]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 800505e:	68d8      	ldr	r0, [r3, #12]
 8005060:	4b76      	ldr	r3, [pc, #472]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8005062:	8a1b      	ldrh	r3, [r3, #16]
 8005064:	2200      	movs	r2, #0
 8005066:	4619      	mov	r1, r3
 8005068:	f7fc faf8 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor1.Port, stepMotor1.pin2, 0);
 800506c:	4b73      	ldr	r3, [pc, #460]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 800506e:	68d8      	ldr	r0, [r3, #12]
 8005070:	4b72      	ldr	r3, [pc, #456]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8005072:	8a5b      	ldrh	r3, [r3, #18]
 8005074:	2200      	movs	r2, #0
 8005076:	4619      	mov	r1, r3
 8005078:	f7fc faf0 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor1.Port, stepMotor1.pin3, 0);
 800507c:	4b6f      	ldr	r3, [pc, #444]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 800507e:	68d8      	ldr	r0, [r3, #12]
 8005080:	4b6e      	ldr	r3, [pc, #440]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8005082:	8a9b      	ldrh	r3, [r3, #20]
 8005084:	2200      	movs	r2, #0
 8005086:	4619      	mov	r1, r3
 8005088:	f7fc fae8 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor1.Port, stepMotor1.pin4, 0);
 800508c:	4b6b      	ldr	r3, [pc, #428]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 800508e:	68d8      	ldr	r0, [r3, #12]
 8005090:	4b6a      	ldr	r3, [pc, #424]	; (800523c <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8005092:	8adb      	ldrh	r3, [r3, #22]
 8005094:	2200      	movs	r2, #0
 8005096:	4619      	mov	r1, r3
 8005098:	f7fc fae0 	bl	800165c <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim3);
 800509c:	4868      	ldr	r0, [pc, #416]	; (8005240 <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 800509e:	f7fc ffa6 	bl	8001fee <HAL_TIM_Base_Stop_IT>
}
 80050a2:	e0c7      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
	else if (htim->Instance == TIM4)					//Interrupt from Timer 4 (Control motor2)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a66      	ldr	r2, [pc, #408]	; (8005244 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	f040 80c2 	bne.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
		if (stepMotor2.startStop == 1)
 80050b0:	4b65      	ldr	r3, [pc, #404]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80050b2:	79db      	ldrb	r3, [r3, #7]
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	f040 8098 	bne.w	80051ec <HAL_TIM_PeriodElapsedCallback+0x480>
			if (MODE == HANDLE_MODE)
 80050bc:	4b63      	ldr	r3, [pc, #396]	; (800524c <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 80050be:	881b      	ldrh	r3, [r3, #0]
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d12b      	bne.n	800511e <HAL_TIM_PeriodElapsedCallback+0x3b2>
				OneStep(&stepMotor2);
 80050c6:	4860      	ldr	r0, [pc, #384]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80050c8:	f7ff f82c 	bl	8004124 <OneStep>
				stepMotor2.stepNumb--;
 80050cc:	4b5e      	ldr	r3, [pc, #376]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80050ce:	885b      	ldrh	r3, [r3, #2]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	4b5c      	ldr	r3, [pc, #368]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80050d8:	805a      	strh	r2, [r3, #2]
				sensor_Y += (stepMotor2.direction == CLOCKWISE)?(1):(-1);
 80050da:	4b5b      	ldr	r3, [pc, #364]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80050dc:	799b      	ldrb	r3, [r3, #6]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d101      	bne.n	80050e8 <HAL_TIM_PeriodElapsedCallback+0x37c>
 80050e4:	2201      	movs	r2, #1
 80050e6:	e001      	b.n	80050ec <HAL_TIM_PeriodElapsedCallback+0x380>
 80050e8:	f04f 32ff 	mov.w	r2, #4294967295
 80050ec:	4b58      	ldr	r3, [pc, #352]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4413      	add	r3, r2
 80050f2:	4a57      	ldr	r2, [pc, #348]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80050f4:	6013      	str	r3, [r2, #0]
				if (sensor_Y <0 ) sensor_Y = 0;
 80050f6:	4b56      	ldr	r3, [pc, #344]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	da02      	bge.n	8005104 <HAL_TIM_PeriodElapsedCallback+0x398>
 80050fe:	4b54      	ldr	r3, [pc, #336]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8005100:	2200      	movs	r2, #0
 8005102:	601a      	str	r2, [r3, #0]
				if (stepMotor2.stepNumb == 0)
 8005104:	4b50      	ldr	r3, [pc, #320]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005106:	885b      	ldrh	r3, [r3, #2]
 8005108:	b29b      	uxth	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	f040 8092 	bne.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
					stepMotor2.startStop = 0;
 8005110:	4b4d      	ldr	r3, [pc, #308]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005112:	2200      	movs	r2, #0
 8005114:	71da      	strb	r2, [r3, #7]
					stepMotor2.state = NOT_RUNNING;			//Motor finishes its own work
 8005116:	4b4c      	ldr	r3, [pc, #304]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005118:	2201      	movs	r2, #1
 800511a:	721a      	strb	r2, [r3, #8]
}
 800511c:	e08a      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
			else if (MODE == AUTO_MODE)
 800511e:	4b4b      	ldr	r3, [pc, #300]	; (800524c <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8005120:	881b      	ldrh	r3, [r3, #0]
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b01      	cmp	r3, #1
 8005126:	f040 8085 	bne.w	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
				if ( (stepMotor2.stepNumb == 0) || (sensor_Y == Yk) || (Yk == temp_coordY))
 800512a:	4b47      	ldr	r3, [pc, #284]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 800512c:	885b      	ldrh	r3, [r3, #2]
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00d      	beq.n	8005150 <HAL_TIM_PeriodElapsedCallback+0x3e4>
 8005134:	4b47      	ldr	r3, [pc, #284]	; (8005254 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	461a      	mov	r2, r3
 800513a:	4b45      	ldr	r3, [pc, #276]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	429a      	cmp	r2, r3
 8005140:	d006      	beq.n	8005150 <HAL_TIM_PeriodElapsedCallback+0x3e4>
 8005142:	4b44      	ldr	r3, [pc, #272]	; (8005254 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8005144:	881a      	ldrh	r2, [r3, #0]
 8005146:	4b44      	ldr	r3, [pc, #272]	; (8005258 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8005148:	881b      	ldrh	r3, [r3, #0]
 800514a:	b29b      	uxth	r3, r3
 800514c:	429a      	cmp	r2, r3
 800514e:	d106      	bne.n	800515e <HAL_TIM_PeriodElapsedCallback+0x3f2>
					stepMotor2.startStop = 0;
 8005150:	4b3d      	ldr	r3, [pc, #244]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005152:	2200      	movs	r2, #0
 8005154:	71da      	strb	r2, [r3, #7]
					stepMotor2.state = NOT_RUNNING;			//Motor finishes its own work
 8005156:	4b3c      	ldr	r3, [pc, #240]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005158:	2201      	movs	r2, #1
 800515a:	721a      	strb	r2, [r3, #8]
 800515c:	e06a      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
				else if ( abs((sensor_X - temp_coordX)*(Yk -temp_coordY)) >= abs((Xk - temp_coordX)*(sensor_Y -temp_coordY)))
 800515e:	4b3f      	ldr	r3, [pc, #252]	; (800525c <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a3f      	ldr	r2, [pc, #252]	; (8005260 <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8005164:	8812      	ldrh	r2, [r2, #0]
 8005166:	b292      	uxth	r2, r2
 8005168:	1a9b      	subs	r3, r3, r2
 800516a:	4a3a      	ldr	r2, [pc, #232]	; (8005254 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 800516c:	8812      	ldrh	r2, [r2, #0]
 800516e:	4611      	mov	r1, r2
 8005170:	4a39      	ldr	r2, [pc, #228]	; (8005258 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8005172:	8812      	ldrh	r2, [r2, #0]
 8005174:	b292      	uxth	r2, r2
 8005176:	1a8a      	subs	r2, r1, r2
 8005178:	fb02 f303 	mul.w	r3, r2, r3
 800517c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8005180:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8005184:	4b37      	ldr	r3, [pc, #220]	; (8005264 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	4619      	mov	r1, r3
 800518a:	4b35      	ldr	r3, [pc, #212]	; (8005260 <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 800518c:	881b      	ldrh	r3, [r3, #0]
 800518e:	b29b      	uxth	r3, r3
 8005190:	1acb      	subs	r3, r1, r3
 8005192:	492f      	ldr	r1, [pc, #188]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8005194:	6809      	ldr	r1, [r1, #0]
 8005196:	4830      	ldr	r0, [pc, #192]	; (8005258 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8005198:	8800      	ldrh	r0, [r0, #0]
 800519a:	b280      	uxth	r0, r0
 800519c:	1a09      	subs	r1, r1, r0
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bfb8      	it	lt
 80051a6:	425b      	neglt	r3, r3
 80051a8:	429a      	cmp	r2, r3
 80051aa:	db43      	blt.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
					OneStep(&stepMotor2);
 80051ac:	4826      	ldr	r0, [pc, #152]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051ae:	f7fe ffb9 	bl	8004124 <OneStep>
					stepMotor2.stepNumb--;
 80051b2:	4b25      	ldr	r3, [pc, #148]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051b4:	885b      	ldrh	r3, [r3, #2]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	4b22      	ldr	r3, [pc, #136]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051be:	805a      	strh	r2, [r3, #2]
					sensor_Y += (stepMotor2.direction == CLOCKWISE)?(1):(-1);
 80051c0:	4b21      	ldr	r3, [pc, #132]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051c2:	799b      	ldrb	r3, [r3, #6]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <HAL_TIM_PeriodElapsedCallback+0x462>
 80051ca:	2201      	movs	r2, #1
 80051cc:	e001      	b.n	80051d2 <HAL_TIM_PeriodElapsedCallback+0x466>
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	4b1f      	ldr	r3, [pc, #124]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4413      	add	r3, r2
 80051d8:	4a1d      	ldr	r2, [pc, #116]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80051da:	6013      	str	r3, [r2, #0]
					if (sensor_Y <0 ) sensor_Y = 0;
 80051dc:	4b1c      	ldr	r3, [pc, #112]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	da27      	bge.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
 80051e4:	4b1a      	ldr	r3, [pc, #104]	; (8005250 <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	601a      	str	r2, [r3, #0]
}
 80051ea:	e023      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
			HAL_GPIO_WritePin(stepMotor2.Port, stepMotor2.pin1, 0);
 80051ec:	4b16      	ldr	r3, [pc, #88]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051ee:	68d8      	ldr	r0, [r3, #12]
 80051f0:	4b15      	ldr	r3, [pc, #84]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051f2:	8a1b      	ldrh	r3, [r3, #16]
 80051f4:	2200      	movs	r2, #0
 80051f6:	4619      	mov	r1, r3
 80051f8:	f7fc fa30 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor2.Port, stepMotor2.pin2, 0);
 80051fc:	4b12      	ldr	r3, [pc, #72]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 80051fe:	68d8      	ldr	r0, [r3, #12]
 8005200:	4b11      	ldr	r3, [pc, #68]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005202:	8a5b      	ldrh	r3, [r3, #18]
 8005204:	2200      	movs	r2, #0
 8005206:	4619      	mov	r1, r3
 8005208:	f7fc fa28 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor2.Port, stepMotor2.pin3, 0);
 800520c:	4b0e      	ldr	r3, [pc, #56]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 800520e:	68d8      	ldr	r0, [r3, #12]
 8005210:	4b0d      	ldr	r3, [pc, #52]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005212:	8a9b      	ldrh	r3, [r3, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	4619      	mov	r1, r3
 8005218:	f7fc fa20 	bl	800165c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(stepMotor2.Port, stepMotor2.pin4, 0);
 800521c:	4b0a      	ldr	r3, [pc, #40]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 800521e:	68d8      	ldr	r0, [r3, #12]
 8005220:	4b09      	ldr	r3, [pc, #36]	; (8005248 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8005222:	8adb      	ldrh	r3, [r3, #22]
 8005224:	2200      	movs	r2, #0
 8005226:	4619      	mov	r1, r3
 8005228:	f7fc fa18 	bl	800165c <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim4);
 800522c:	480e      	ldr	r0, [pc, #56]	; (8005268 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 800522e:	f7fc fede 	bl	8001fee <HAL_TIM_Base_Stop_IT>
}
 8005232:	e7ff      	b.n	8005234 <HAL_TIM_PeriodElapsedCallback+0x4c8>
 8005234:	bf00      	nop
 8005236:	3708      	adds	r7, #8
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	200043cc 	.word	0x200043cc
 8005240:	20001bf4 	.word	0x20001bf4
 8005244:	40000800 	.word	0x40000800
 8005248:	200043e4 	.word	0x200043e4
 800524c:	20000444 	.word	0x20000444
 8005250:	20004388 	.word	0x20004388
 8005254:	2000042a 	.word	0x2000042a
 8005258:	20001990 	.word	0x20001990
 800525c:	20001bf0 	.word	0x20001bf0
 8005260:	20001998 	.word	0x20001998
 8005264:	20000428 	.word	0x20000428
 8005268:	20001bb0 	.word	0x20001bb0

0800526c <Lcd_display_parameter>:
	 }
 }


 void Lcd_display_parameter(Lcd_HandleTypeDef* lcd)
 {
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
	  Lcd_clear(lcd);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f7fe fc41 	bl	8003afc <Lcd_clear>
	  Lcd_cursor(lcd, 0, 6);
 800527a:	2206      	movs	r2, #6
 800527c:	2100      	movs	r1, #0
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7fe fc22 	bl	8003ac8 <Lcd_cursor>
	  Lcd_string(lcd, "G01 ");
 8005284:	4956      	ldr	r1, [pc, #344]	; (80053e0 <Lcd_display_parameter+0x174>)
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7fe fc00 	bl	8003a8c <Lcd_string>

	  Lcd_cursor(lcd, 1, 0);
 800528c:	2200      	movs	r2, #0
 800528e:	2101      	movs	r1, #1
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f7fe fc19 	bl	8003ac8 <Lcd_cursor>
	  Lcd_string(lcd, "X");
 8005296:	4953      	ldr	r1, [pc, #332]	; (80053e4 <Lcd_display_parameter+0x178>)
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fe fbf7 	bl	8003a8c <Lcd_string>
	  Lcd_int(lcd, (int)display_coordX/100);
 800529e:	4b52      	ldr	r3, [pc, #328]	; (80053e8 <Lcd_display_parameter+0x17c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a52      	ldr	r2, [pc, #328]	; (80053ec <Lcd_display_parameter+0x180>)
 80052a4:	fb82 1203 	smull	r1, r2, r2, r3
 80052a8:	1152      	asrs	r2, r2, #5
 80052aa:	17db      	asrs	r3, r3, #31
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7fe fbd3 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)(display_coordX/10)%10);
 80052b6:	4b4c      	ldr	r3, [pc, #304]	; (80053e8 <Lcd_display_parameter+0x17c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a4d      	ldr	r2, [pc, #308]	; (80053f0 <Lcd_display_parameter+0x184>)
 80052bc:	fb82 1203 	smull	r1, r2, r2, r3
 80052c0:	1092      	asrs	r2, r2, #2
 80052c2:	17db      	asrs	r3, r3, #31
 80052c4:	1ad2      	subs	r2, r2, r3
 80052c6:	4b4a      	ldr	r3, [pc, #296]	; (80053f0 <Lcd_display_parameter+0x184>)
 80052c8:	fb83 1302 	smull	r1, r3, r3, r2
 80052cc:	1099      	asrs	r1, r3, #2
 80052ce:	17d3      	asrs	r3, r2, #31
 80052d0:	1ac9      	subs	r1, r1, r3
 80052d2:	460b      	mov	r3, r1
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	1ad1      	subs	r1, r2, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7fe fbbd 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)display_coordX%10);
 80052e2:	4b41      	ldr	r3, [pc, #260]	; (80053e8 <Lcd_display_parameter+0x17c>)
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	4b42      	ldr	r3, [pc, #264]	; (80053f0 <Lcd_display_parameter+0x184>)
 80052e8:	fb83 1302 	smull	r1, r3, r3, r2
 80052ec:	1099      	asrs	r1, r3, #2
 80052ee:	17d3      	asrs	r3, r2, #31
 80052f0:	1ac9      	subs	r1, r1, r3
 80052f2:	460b      	mov	r3, r1
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	440b      	add	r3, r1
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	1ad1      	subs	r1, r2, r3
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f7fe fbad 	bl	8003a5c <Lcd_int>
	  Lcd_string(lcd, " ");
 8005302:	493c      	ldr	r1, [pc, #240]	; (80053f4 <Lcd_display_parameter+0x188>)
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7fe fbc1 	bl	8003a8c <Lcd_string>

	  Lcd_string(lcd, "Y");
 800530a:	493b      	ldr	r1, [pc, #236]	; (80053f8 <Lcd_display_parameter+0x18c>)
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7fe fbbd 	bl	8003a8c <Lcd_string>
	  Lcd_int(lcd, (int)display_coordY/100);
 8005312:	4b3a      	ldr	r3, [pc, #232]	; (80053fc <Lcd_display_parameter+0x190>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a35      	ldr	r2, [pc, #212]	; (80053ec <Lcd_display_parameter+0x180>)
 8005318:	fb82 1203 	smull	r1, r2, r2, r3
 800531c:	1152      	asrs	r2, r2, #5
 800531e:	17db      	asrs	r3, r3, #31
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	4619      	mov	r1, r3
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f7fe fb99 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)(display_coordY/10)%10);
 800532a:	4b34      	ldr	r3, [pc, #208]	; (80053fc <Lcd_display_parameter+0x190>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a30      	ldr	r2, [pc, #192]	; (80053f0 <Lcd_display_parameter+0x184>)
 8005330:	fb82 1203 	smull	r1, r2, r2, r3
 8005334:	1092      	asrs	r2, r2, #2
 8005336:	17db      	asrs	r3, r3, #31
 8005338:	1ad2      	subs	r2, r2, r3
 800533a:	4b2d      	ldr	r3, [pc, #180]	; (80053f0 <Lcd_display_parameter+0x184>)
 800533c:	fb83 1302 	smull	r1, r3, r3, r2
 8005340:	1099      	asrs	r1, r3, #2
 8005342:	17d3      	asrs	r3, r2, #31
 8005344:	1ac9      	subs	r1, r1, r3
 8005346:	460b      	mov	r3, r1
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	005b      	lsls	r3, r3, #1
 800534e:	1ad1      	subs	r1, r2, r3
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f7fe fb83 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)display_coordY%10);
 8005356:	4b29      	ldr	r3, [pc, #164]	; (80053fc <Lcd_display_parameter+0x190>)
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	4b25      	ldr	r3, [pc, #148]	; (80053f0 <Lcd_display_parameter+0x184>)
 800535c:	fb83 1302 	smull	r1, r3, r3, r2
 8005360:	1099      	asrs	r1, r3, #2
 8005362:	17d3      	asrs	r3, r2, #31
 8005364:	1ac9      	subs	r1, r1, r3
 8005366:	460b      	mov	r3, r1
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	440b      	add	r3, r1
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	1ad1      	subs	r1, r2, r3
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f7fe fb73 	bl	8003a5c <Lcd_int>
	  Lcd_string(lcd, " ");
 8005376:	491f      	ldr	r1, [pc, #124]	; (80053f4 <Lcd_display_parameter+0x188>)
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7fe fb87 	bl	8003a8c <Lcd_string>

	  Lcd_string(lcd, "F");
 800537e:	4920      	ldr	r1, [pc, #128]	; (8005400 <Lcd_display_parameter+0x194>)
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f7fe fb83 	bl	8003a8c <Lcd_string>
	  Lcd_int(lcd, (int)display_speed_ref/100);
 8005386:	4b1f      	ldr	r3, [pc, #124]	; (8005404 <Lcd_display_parameter+0x198>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a18      	ldr	r2, [pc, #96]	; (80053ec <Lcd_display_parameter+0x180>)
 800538c:	fb82 1203 	smull	r1, r2, r2, r3
 8005390:	1152      	asrs	r2, r2, #5
 8005392:	17db      	asrs	r3, r3, #31
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	4619      	mov	r1, r3
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7fe fb5f 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)display_speed_ref/10);
 800539e:	4b19      	ldr	r3, [pc, #100]	; (8005404 <Lcd_display_parameter+0x198>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a13      	ldr	r2, [pc, #76]	; (80053f0 <Lcd_display_parameter+0x184>)
 80053a4:	fb82 1203 	smull	r1, r2, r2, r3
 80053a8:	1092      	asrs	r2, r2, #2
 80053aa:	17db      	asrs	r3, r3, #31
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	4619      	mov	r1, r3
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7fe fb53 	bl	8003a5c <Lcd_int>
	  Lcd_int(lcd, (int)display_speed_ref%10);
 80053b6:	4b13      	ldr	r3, [pc, #76]	; (8005404 <Lcd_display_parameter+0x198>)
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <Lcd_display_parameter+0x184>)
 80053bc:	fb83 1302 	smull	r1, r3, r3, r2
 80053c0:	1099      	asrs	r1, r3, #2
 80053c2:	17d3      	asrs	r3, r2, #31
 80053c4:	1ac9      	subs	r1, r1, r3
 80053c6:	460b      	mov	r3, r1
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	440b      	add	r3, r1
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	1ad1      	subs	r1, r2, r3
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7fe fb43 	bl	8003a5c <Lcd_int>
 }
 80053d6:	bf00      	nop
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	0800a0a0 	.word	0x0800a0a0
 80053e4:	0800a0a8 	.word	0x0800a0a8
 80053e8:	2000041c 	.word	0x2000041c
 80053ec:	51eb851f 	.word	0x51eb851f
 80053f0:	66666667 	.word	0x66666667
 80053f4:	0800a0ac 	.word	0x0800a0ac
 80053f8:	0800a0b0 	.word	0x0800a0b0
 80053fc:	20000420 	.word	0x20000420
 8005400:	0800a0b4 	.word	0x0800a0b4
 8005404:	20000424 	.word	0x20000424

08005408 <Process_GCode>:

 void Process_GCode(volatile uint16_t* g_code_string)
 {
 8005408:	b580      	push	{r7, lr}
 800540a:	f5ad 5d1d 	sub.w	sp, sp, #10048	; 0x2740
 800540e:	b082      	sub	sp, #8
 8005410:	af04      	add	r7, sp, #16
 8005412:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005416:	3b34      	subs	r3, #52	; 0x34
 8005418:	6018      	str	r0, [r3, #0]
	 char s[5000];
	 G_Code.totalNumbOfLineGCode = 0;
 800541a:	4b8d      	ldr	r3, [pc, #564]	; (8005650 <Process_GCode+0x248>)
 800541c:	2200      	movs	r2, #0
 800541e:	801a      	strh	r2, [r3, #0]
	 for (int i= 0; i< 5000;i++)
 8005420:	2300      	movs	r3, #0
 8005422:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005426:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800542a:	6013      	str	r3, [r2, #0]
 800542c:	e03a      	b.n	80054a4 <Process_GCode+0x9c>
	 {
		 if(g_code_string[i] == 'G')
 800542e:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 8005432:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	005a      	lsls	r2, r3, #1
 800543a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800543e:	3b34      	subs	r3, #52	; 0x34
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4413      	add	r3, r2
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	b29b      	uxth	r3, r3
 8005448:	2b47      	cmp	r3, #71	; 0x47
 800544a:	d105      	bne.n	8005458 <Process_GCode+0x50>
		 {
			 ++G_Code.totalNumbOfLineGCode;
 800544c:	4b80      	ldr	r3, [pc, #512]	; (8005650 <Process_GCode+0x248>)
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	3301      	adds	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	4b7e      	ldr	r3, [pc, #504]	; (8005650 <Process_GCode+0x248>)
 8005456:	801a      	strh	r2, [r3, #0]
		 }

		 s[i] = (char)g_code_string[i];
 8005458:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 800545c:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	005a      	lsls	r2, r3, #1
 8005464:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005468:	3b34      	subs	r3, #52	; 0x34
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4413      	add	r3, r2
 800546e:	881b      	ldrh	r3, [r3, #0]
 8005470:	b29b      	uxth	r3, r3
 8005472:	b2d9      	uxtb	r1, r3
 8005474:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8005478:	f103 0318 	add.w	r3, r3, #24
 800547c:	3b14      	subs	r3, #20
 800547e:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005482:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	4413      	add	r3, r2
 800548a:	460a      	mov	r2, r1
 800548c:	701a      	strb	r2, [r3, #0]
	 for (int i= 0; i< 5000;i++)
 800548e:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 8005492:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3301      	adds	r3, #1
 800549a:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 800549e:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80054a2:	6013      	str	r3, [r2, #0]
 80054a4:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 80054a8:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f241 3287 	movw	r2, #4999	; 0x1387
 80054b2:	4293      	cmp	r3, r2
 80054b4:	ddbb      	ble.n	800542e <Process_GCode+0x26>

	 }

	 for (int i = 0; i<G_Code.totalNumbOfLineGCode; i++)
 80054b6:	2300      	movs	r3, #0
 80054b8:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 80054bc:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	e0b4      	b.n	800562e <Process_GCode+0x226>
	 {
		 float i1, i2, i3, i4;
		 char buff_s[5000];
		 memset(buff_s,0,5000);
 80054c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80054c8:	3b2c      	subs	r3, #44	; 0x2c
 80054ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ce:	2100      	movs	r1, #0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 fc33 	bl	8005d3c <memset>
		 sscanf(s, "%*[^0123456789]%f %*[^0123456789]%f %*[^0123456789]%f %*[^0123456789]%f %[^\0]",
 80054d6:	f507 519d 	add.w	r1, r7, #5024	; 0x13a0
 80054da:	f101 0118 	add.w	r1, r1, #24
 80054de:	391c      	subs	r1, #28
 80054e0:	f507 529d 	add.w	r2, r7, #5024	; 0x13a0
 80054e4:	f102 0218 	add.w	r2, r2, #24
 80054e8:	3a18      	subs	r2, #24
 80054ea:	f507 509d 	add.w	r0, r7, #5024	; 0x13a0
 80054ee:	f100 0018 	add.w	r0, r0, #24
 80054f2:	3814      	subs	r0, #20
 80054f4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80054f8:	3b2c      	subs	r3, #44	; 0x2c
 80054fa:	9302      	str	r3, [sp, #8]
 80054fc:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 8005500:	f103 0318 	add.w	r3, r3, #24
 8005504:	3b04      	subs	r3, #4
 8005506:	9301      	str	r3, [sp, #4]
 8005508:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 800550c:	f103 0318 	add.w	r3, r3, #24
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	460b      	mov	r3, r1
 8005514:	494f      	ldr	r1, [pc, #316]	; (8005654 <Process_GCode+0x24c>)
 8005516:	f001 fa7d 	bl	8006a14 <siscanf>
		                 &i2,
		                 &i3,
		 				 &i4,
						 buff_s);

		 for (int i=0; i<sizeof(buff_s); i++)
 800551a:	2300      	movs	r3, #0
 800551c:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005520:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	e021      	b.n	800556c <Process_GCode+0x164>
		 {
			 s[i] = buff_s[i];
 8005528:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800552c:	3b2c      	subs	r3, #44	; 0x2c
 800552e:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005532:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005536:	6812      	ldr	r2, [r2, #0]
 8005538:	4413      	add	r3, r2
 800553a:	7819      	ldrb	r1, [r3, #0]
 800553c:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8005540:	f103 0318 	add.w	r3, r3, #24
 8005544:	3b14      	subs	r3, #20
 8005546:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 800554a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	4413      	add	r3, r2
 8005552:	460a      	mov	r2, r1
 8005554:	701a      	strb	r2, [r3, #0]
		 for (int i=0; i<sizeof(buff_s); i++)
 8005556:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 800555a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	3301      	adds	r3, #1
 8005562:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005566:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 8005570:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f241 3287 	movw	r2, #4999	; 0x1387
 800557a:	4293      	cmp	r3, r2
 800557c:	d9d4      	bls.n	8005528 <Process_GCode+0x120>
		 }

		 G_Code.G_Line[i].coordX     = (uint16_t)i2;
 800557e:	f507 539d 	add.w	r3, r7, #5024	; 0x13a0
 8005582:	f103 0318 	add.w	r3, r3, #24
 8005586:	3b1c      	subs	r3, #28
 8005588:	edd3 7a00 	vldr	s15, [r3]
 800558c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005590:	ee17 3a90 	vmov	r3, s15
 8005594:	b298      	uxth	r0, r3
 8005596:	492e      	ldr	r1, [pc, #184]	; (8005650 <Process_GCode+0x248>)
 8005598:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 800559c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	4613      	mov	r3, r2
 80055a4:	005b      	lsls	r3, r3, #1
 80055a6:	4413      	add	r3, r2
 80055a8:	005b      	lsls	r3, r3, #1
 80055aa:	440b      	add	r3, r1
 80055ac:	3302      	adds	r3, #2
 80055ae:	4602      	mov	r2, r0
 80055b0:	801a      	strh	r2, [r3, #0]
		 G_Code.G_Line[i].coordY 	 = (uint16_t)i3;
 80055b2:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 80055b6:	f103 0318 	add.w	r3, r3, #24
 80055ba:	edd3 7a00 	vldr	s15, [r3]
 80055be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055c2:	ee17 3a90 	vmov	r3, s15
 80055c6:	b298      	uxth	r0, r3
 80055c8:	4921      	ldr	r1, [pc, #132]	; (8005650 <Process_GCode+0x248>)
 80055ca:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 80055ce:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	4413      	add	r3, r2
 80055da:	005b      	lsls	r3, r3, #1
 80055dc:	440b      	add	r3, r1
 80055de:	3304      	adds	r3, #4
 80055e0:	4602      	mov	r2, r0
 80055e2:	801a      	strh	r2, [r3, #0]
		 G_Code.G_Line[i].speed_ref  = (uint16_t)i4;
 80055e4:	f507 539c 	add.w	r3, r7, #4992	; 0x1380
 80055e8:	f103 0318 	add.w	r3, r3, #24
 80055ec:	3b04      	subs	r3, #4
 80055ee:	edd3 7a00 	vldr	s15, [r3]
 80055f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055f6:	ee17 3a90 	vmov	r3, s15
 80055fa:	b298      	uxth	r0, r3
 80055fc:	4914      	ldr	r1, [pc, #80]	; (8005650 <Process_GCode+0x248>)
 80055fe:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 8005602:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	4613      	mov	r3, r2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	4413      	add	r3, r2
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	440b      	add	r3, r1
 8005612:	3306      	adds	r3, #6
 8005614:	4602      	mov	r2, r0
 8005616:	801a      	strh	r2, [r3, #0]
	 for (int i = 0; i<G_Code.totalNumbOfLineGCode; i++)
 8005618:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 800561c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	3301      	adds	r3, #1
 8005624:	f507 521c 	add.w	r2, r7, #9984	; 0x2700
 8005628:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	4b08      	ldr	r3, [pc, #32]	; (8005650 <Process_GCode+0x248>)
 8005630:	881b      	ldrh	r3, [r3, #0]
 8005632:	461a      	mov	r2, r3
 8005634:	f507 531c 	add.w	r3, r7, #9984	; 0x2700
 8005638:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4293      	cmp	r3, r2
 8005640:	f6ff af40 	blt.w	80054c4 <Process_GCode+0xbc>
	 }

 }
 8005644:	bf00      	nop
 8005646:	f507 571c 	add.w	r7, r7, #9984	; 0x2700
 800564a:	3738      	adds	r7, #56	; 0x38
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	20001b34 	.word	0x20001b34
 8005654:	0800a0b8 	.word	0x0800a0b8

08005658 <Start_Motors_ByGCode>:

 void Start_Motors_ByGCode()
 {
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0

	 for (int i=0; i<G_Code.totalNumbOfLineGCode; i++)
 800565e:	2300      	movs	r3, #0
 8005660:	607b      	str	r3, [r7, #4]
 8005662:	e0ff      	b.n	8005864 <Start_Motors_ByGCode+0x20c>
	 {

		 if (stepMotor1.state == NOT_RUNNING)
 8005664:	4b85      	ldr	r3, [pc, #532]	; (800587c <Start_Motors_ByGCode+0x224>)
 8005666:	7a1b      	ldrb	r3, [r3, #8]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d167      	bne.n	800573c <Start_Motors_ByGCode+0xe4>
		 {
			stepMotor1.state = RUNNING;
 800566c:	4b83      	ldr	r3, [pc, #524]	; (800587c <Start_Motors_ByGCode+0x224>)
 800566e:	2200      	movs	r2, #0
 8005670:	721a      	strb	r2, [r3, #8]
			Xk = G_Code.G_Line[i].coordX*10;
 8005672:	4983      	ldr	r1, [pc, #524]	; (8005880 <Start_Motors_ByGCode+0x228>)
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	4613      	mov	r3, r2
 8005678:	005b      	lsls	r3, r3, #1
 800567a:	4413      	add	r3, r2
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	440b      	add	r3, r1
 8005680:	3302      	adds	r3, #2
 8005682:	881b      	ldrh	r3, [r3, #0]
 8005684:	461a      	mov	r2, r3
 8005686:	0092      	lsls	r2, r2, #2
 8005688:	4413      	add	r3, r2
 800568a:	005b      	lsls	r3, r3, #1
 800568c:	b29a      	uxth	r2, r3
 800568e:	4b7d      	ldr	r3, [pc, #500]	; (8005884 <Start_Motors_ByGCode+0x22c>)
 8005690:	801a      	strh	r2, [r3, #0]
			stepMotor1.stepNumb  = (Xk == temp_coordX)? 0: abs((Xk - temp_coordX));   		//multiple by 10
 8005692:	4b7c      	ldr	r3, [pc, #496]	; (8005884 <Start_Motors_ByGCode+0x22c>)
 8005694:	881a      	ldrh	r2, [r3, #0]
 8005696:	4b7c      	ldr	r3, [pc, #496]	; (8005888 <Start_Motors_ByGCode+0x230>)
 8005698:	881b      	ldrh	r3, [r3, #0]
 800569a:	b29b      	uxth	r3, r3
 800569c:	429a      	cmp	r2, r3
 800569e:	d00b      	beq.n	80056b8 <Start_Motors_ByGCode+0x60>
 80056a0:	4b78      	ldr	r3, [pc, #480]	; (8005884 <Start_Motors_ByGCode+0x22c>)
 80056a2:	881b      	ldrh	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	4b78      	ldr	r3, [pc, #480]	; (8005888 <Start_Motors_ByGCode+0x230>)
 80056a8:	881b      	ldrh	r3, [r3, #0]
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bfb8      	it	lt
 80056b2:	425b      	neglt	r3, r3
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	e000      	b.n	80056ba <Start_Motors_ByGCode+0x62>
 80056b8:	2300      	movs	r3, #0
 80056ba:	4a70      	ldr	r2, [pc, #448]	; (800587c <Start_Motors_ByGCode+0x224>)
 80056bc:	8053      	strh	r3, [r2, #2]
			stepMotor1.speed     = (uint8_t)(G_Code.G_Line[i].speed_ref/1000);
 80056be:	4970      	ldr	r1, [pc, #448]	; (8005880 <Start_Motors_ByGCode+0x228>)
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	4613      	mov	r3, r2
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	4413      	add	r3, r2
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	440b      	add	r3, r1
 80056cc:	3306      	adds	r3, #6
 80056ce:	881b      	ldrh	r3, [r3, #0]
 80056d0:	4a6e      	ldr	r2, [pc, #440]	; (800588c <Start_Motors_ByGCode+0x234>)
 80056d2:	fba2 2303 	umull	r2, r3, r2, r3
 80056d6:	099b      	lsrs	r3, r3, #6
 80056d8:	b29b      	uxth	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	b29a      	uxth	r2, r3
 80056de:	4b67      	ldr	r3, [pc, #412]	; (800587c <Start_Motors_ByGCode+0x224>)
 80056e0:	809a      	strh	r2, [r3, #4]
			stepMotor1.direction = (Xk >= temp_coordX)? CLOCKWISE : ANTICLOCKWISE;
 80056e2:	4b68      	ldr	r3, [pc, #416]	; (8005884 <Start_Motors_ByGCode+0x22c>)
 80056e4:	881a      	ldrh	r2, [r3, #0]
 80056e6:	4b68      	ldr	r3, [pc, #416]	; (8005888 <Start_Motors_ByGCode+0x230>)
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	429a      	cmp	r2, r3
 80056ee:	bf2c      	ite	cs
 80056f0:	2301      	movcs	r3, #1
 80056f2:	2300      	movcc	r3, #0
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	461a      	mov	r2, r3
 80056f8:	4b60      	ldr	r3, [pc, #384]	; (800587c <Start_Motors_ByGCode+0x224>)
 80056fa:	719a      	strb	r2, [r3, #6]
			stepMotor1.startStop = 1;			//make it run
 80056fc:	4b5f      	ldr	r3, [pc, #380]	; (800587c <Start_Motors_ByGCode+0x224>)
 80056fe:	2201      	movs	r2, #1
 8005700:	71da      	strb	r2, [r3, #7]
			__HAL_TIM_SET_AUTORELOAD(&htim3, stepMotor1.speed*100);
 8005702:	4b5e      	ldr	r3, [pc, #376]	; (800587c <Start_Motors_ByGCode+0x224>)
 8005704:	889b      	ldrh	r3, [r3, #4]
 8005706:	b29b      	uxth	r3, r3
 8005708:	461a      	mov	r2, r3
 800570a:	2364      	movs	r3, #100	; 0x64
 800570c:	fb03 f202 	mul.w	r2, r3, r2
 8005710:	4b5f      	ldr	r3, [pc, #380]	; (8005890 <Start_Motors_ByGCode+0x238>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	62da      	str	r2, [r3, #44]	; 0x2c
 8005716:	4b59      	ldr	r3, [pc, #356]	; (800587c <Start_Motors_ByGCode+0x224>)
 8005718:	889b      	ldrh	r3, [r3, #4]
 800571a:	b29b      	uxth	r3, r3
 800571c:	461a      	mov	r2, r3
 800571e:	2364      	movs	r3, #100	; 0x64
 8005720:	fb03 f302 	mul.w	r3, r3, r2
 8005724:	461a      	mov	r2, r3
 8005726:	4b5a      	ldr	r3, [pc, #360]	; (8005890 <Start_Motors_ByGCode+0x238>)
 8005728:	60da      	str	r2, [r3, #12]

			 if (htim3.State == HAL_TIM_STATE_READY) 		//Start timer3 to control motor1
 800572a:	4b59      	ldr	r3, [pc, #356]	; (8005890 <Start_Motors_ByGCode+0x238>)
 800572c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005730:	b2db      	uxtb	r3, r3
 8005732:	2b01      	cmp	r3, #1
 8005734:	d102      	bne.n	800573c <Start_Motors_ByGCode+0xe4>
			 {
				HAL_TIM_Base_Start_IT(&htim3);
 8005736:	4856      	ldr	r0, [pc, #344]	; (8005890 <Start_Motors_ByGCode+0x238>)
 8005738:	f7fc fc35 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
			 }

		 }

		 if (stepMotor2.state == NOT_RUNNING)
 800573c:	4b55      	ldr	r3, [pc, #340]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 800573e:	7a1b      	ldrb	r3, [r3, #8]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d167      	bne.n	8005814 <Start_Motors_ByGCode+0x1bc>
		 {
			stepMotor2.state = RUNNING;
 8005744:	4b53      	ldr	r3, [pc, #332]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 8005746:	2200      	movs	r2, #0
 8005748:	721a      	strb	r2, [r3, #8]
			Yk = G_Code.G_Line[i].coordY*10;
 800574a:	494d      	ldr	r1, [pc, #308]	; (8005880 <Start_Motors_ByGCode+0x228>)
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	4613      	mov	r3, r2
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	4413      	add	r3, r2
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	440b      	add	r3, r1
 8005758:	3304      	adds	r3, #4
 800575a:	881b      	ldrh	r3, [r3, #0]
 800575c:	461a      	mov	r2, r3
 800575e:	0092      	lsls	r2, r2, #2
 8005760:	4413      	add	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	4b4c      	ldr	r3, [pc, #304]	; (8005898 <Start_Motors_ByGCode+0x240>)
 8005768:	801a      	strh	r2, [r3, #0]
			stepMotor2.stepNumb  = (Yk == temp_coordY)? 0: abs((Yk - temp_coordY));
 800576a:	4b4b      	ldr	r3, [pc, #300]	; (8005898 <Start_Motors_ByGCode+0x240>)
 800576c:	881a      	ldrh	r2, [r3, #0]
 800576e:	4b4b      	ldr	r3, [pc, #300]	; (800589c <Start_Motors_ByGCode+0x244>)
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	b29b      	uxth	r3, r3
 8005774:	429a      	cmp	r2, r3
 8005776:	d00b      	beq.n	8005790 <Start_Motors_ByGCode+0x138>
 8005778:	4b47      	ldr	r3, [pc, #284]	; (8005898 <Start_Motors_ByGCode+0x240>)
 800577a:	881b      	ldrh	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	4b47      	ldr	r3, [pc, #284]	; (800589c <Start_Motors_ByGCode+0x244>)
 8005780:	881b      	ldrh	r3, [r3, #0]
 8005782:	b29b      	uxth	r3, r3
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	bfb8      	it	lt
 800578a:	425b      	neglt	r3, r3
 800578c:	b29b      	uxth	r3, r3
 800578e:	e000      	b.n	8005792 <Start_Motors_ByGCode+0x13a>
 8005790:	2300      	movs	r3, #0
 8005792:	4a40      	ldr	r2, [pc, #256]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 8005794:	8053      	strh	r3, [r2, #2]
			stepMotor2.speed     = (uint8_t)(G_Code.G_Line[i].speed_ref/1000);
 8005796:	493a      	ldr	r1, [pc, #232]	; (8005880 <Start_Motors_ByGCode+0x228>)
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	4613      	mov	r3, r2
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	4413      	add	r3, r2
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	440b      	add	r3, r1
 80057a4:	3306      	adds	r3, #6
 80057a6:	881b      	ldrh	r3, [r3, #0]
 80057a8:	4a38      	ldr	r2, [pc, #224]	; (800588c <Start_Motors_ByGCode+0x234>)
 80057aa:	fba2 2303 	umull	r2, r3, r2, r3
 80057ae:	099b      	lsrs	r3, r3, #6
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	4b37      	ldr	r3, [pc, #220]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 80057b8:	809a      	strh	r2, [r3, #4]
			stepMotor2.direction = (Yk >= temp_coordY)?CLOCKWISE : ANTICLOCKWISE;
 80057ba:	4b37      	ldr	r3, [pc, #220]	; (8005898 <Start_Motors_ByGCode+0x240>)
 80057bc:	881a      	ldrh	r2, [r3, #0]
 80057be:	4b37      	ldr	r3, [pc, #220]	; (800589c <Start_Motors_ByGCode+0x244>)
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	429a      	cmp	r2, r3
 80057c6:	bf2c      	ite	cs
 80057c8:	2301      	movcs	r3, #1
 80057ca:	2300      	movcc	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	461a      	mov	r2, r3
 80057d0:	4b30      	ldr	r3, [pc, #192]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 80057d2:	719a      	strb	r2, [r3, #6]
			stepMotor2.startStop = 1; 			//make it run
 80057d4:	4b2f      	ldr	r3, [pc, #188]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 80057d6:	2201      	movs	r2, #1
 80057d8:	71da      	strb	r2, [r3, #7]
			__HAL_TIM_SET_AUTORELOAD(&htim4, stepMotor2.speed*100);
 80057da:	4b2e      	ldr	r3, [pc, #184]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 80057dc:	889b      	ldrh	r3, [r3, #4]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	461a      	mov	r2, r3
 80057e2:	2364      	movs	r3, #100	; 0x64
 80057e4:	fb03 f202 	mul.w	r2, r3, r2
 80057e8:	4b2d      	ldr	r3, [pc, #180]	; (80058a0 <Start_Motors_ByGCode+0x248>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80057ee:	4b29      	ldr	r3, [pc, #164]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 80057f0:	889b      	ldrh	r3, [r3, #4]
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	2364      	movs	r3, #100	; 0x64
 80057f8:	fb03 f302 	mul.w	r3, r3, r2
 80057fc:	461a      	mov	r2, r3
 80057fe:	4b28      	ldr	r3, [pc, #160]	; (80058a0 <Start_Motors_ByGCode+0x248>)
 8005800:	60da      	str	r2, [r3, #12]


			  if (htim4.State == HAL_TIM_STATE_READY)		//Start timer4 to control motor2
 8005802:	4b27      	ldr	r3, [pc, #156]	; (80058a0 <Start_Motors_ByGCode+0x248>)
 8005804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005808:	b2db      	uxtb	r3, r3
 800580a:	2b01      	cmp	r3, #1
 800580c:	d102      	bne.n	8005814 <Start_Motors_ByGCode+0x1bc>
			  {
				  HAL_TIM_Base_Start_IT(&htim4);
 800580e:	4824      	ldr	r0, [pc, #144]	; (80058a0 <Start_Motors_ByGCode+0x248>)
 8005810:	f7fc fbc9 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
			  }

		 }

		 while ((stepMotor1.state == RUNNING)||(stepMotor2.state == RUNNING)){};
 8005814:	bf00      	nop
 8005816:	4b19      	ldr	r3, [pc, #100]	; (800587c <Start_Motors_ByGCode+0x224>)
 8005818:	7a1b      	ldrb	r3, [r3, #8]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0fb      	beq.n	8005816 <Start_Motors_ByGCode+0x1be>
 800581e:	4b1d      	ldr	r3, [pc, #116]	; (8005894 <Start_Motors_ByGCode+0x23c>)
 8005820:	7a1b      	ldrb	r3, [r3, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d0f7      	beq.n	8005816 <Start_Motors_ByGCode+0x1be>
		 temp_coordX = Xk;
 8005826:	4b17      	ldr	r3, [pc, #92]	; (8005884 <Start_Motors_ByGCode+0x22c>)
 8005828:	881a      	ldrh	r2, [r3, #0]
 800582a:	4b17      	ldr	r3, [pc, #92]	; (8005888 <Start_Motors_ByGCode+0x230>)
 800582c:	801a      	strh	r2, [r3, #0]
		 temp_coordY = Yk;
 800582e:	4b1a      	ldr	r3, [pc, #104]	; (8005898 <Start_Motors_ByGCode+0x240>)
 8005830:	881a      	ldrh	r2, [r3, #0]
 8005832:	4b1a      	ldr	r3, [pc, #104]	; (800589c <Start_Motors_ByGCode+0x244>)
 8005834:	801a      	strh	r2, [r3, #0]

		 if (i!= G_Code.totalNumbOfLineGCode -1)
 8005836:	4b12      	ldr	r3, [pc, #72]	; (8005880 <Start_Motors_ByGCode+0x228>)
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	3b01      	subs	r3, #1
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	429a      	cmp	r2, r3
 8005840:	d00d      	beq.n	800585e <Start_Motors_ByGCode+0x206>
		 {
			 isDrilling = 1;
 8005842:	4b18      	ldr	r3, [pc, #96]	; (80058a4 <Start_Motors_ByGCode+0x24c>)
 8005844:	2201      	movs	r2, #1
 8005846:	801a      	strh	r2, [r3, #0]
			 HAL_Delay(1000);						// Do anything desired
 8005848:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800584c:	f7fb fc16 	bl	800107c <HAL_Delay>
			 isDrilling = 0;
 8005850:	4b14      	ldr	r3, [pc, #80]	; (80058a4 <Start_Motors_ByGCode+0x24c>)
 8005852:	2200      	movs	r2, #0
 8005854:	801a      	strh	r2, [r3, #0]
			 HAL_Delay(500);
 8005856:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800585a:	f7fb fc0f 	bl	800107c <HAL_Delay>
	 for (int i=0; i<G_Code.totalNumbOfLineGCode; i++)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3301      	adds	r3, #1
 8005862:	607b      	str	r3, [r7, #4]
 8005864:	4b06      	ldr	r3, [pc, #24]	; (8005880 <Start_Motors_ByGCode+0x228>)
 8005866:	881b      	ldrh	r3, [r3, #0]
 8005868:	461a      	mov	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4293      	cmp	r3, r2
 800586e:	f6ff aef9 	blt.w	8005664 <Start_Motors_ByGCode+0xc>
		 }
	 }

 }
 8005872:	bf00      	nop
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	200043cc 	.word	0x200043cc
 8005880:	20001b34 	.word	0x20001b34
 8005884:	20000428 	.word	0x20000428
 8005888:	20001998 	.word	0x20001998
 800588c:	10624dd3 	.word	0x10624dd3
 8005890:	20001bf4 	.word	0x20001bf4
 8005894:	200043e4 	.word	0x200043e4
 8005898:	2000042a 	.word	0x2000042a
 800589c:	20001990 	.word	0x20001990
 80058a0:	20001bb0 	.word	0x20001bb0
 80058a4:	2000044a 	.word	0x2000044a

080058a8 <runMotor>:

 void runMotor(stepMotor_typeDef* motor, uint16_t steps, uint8_t dir)
 {
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	807b      	strh	r3, [r7, #2]
 80058b4:	4613      	mov	r3, r2
 80058b6:	707b      	strb	r3, [r7, #1]

		 while ((motor->state == RUNNING)){};
 80058b8:	bf00      	nop
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	7a1b      	ldrb	r3, [r3, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0fb      	beq.n	80058ba <runMotor+0x12>
		 if (motor->state == NOT_RUNNING)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	7a1b      	ldrb	r3, [r3, #8]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d15a      	bne.n	8005980 <runMotor+0xd8>
		 {
			 motor->stepNumb  = steps ;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	887a      	ldrh	r2, [r7, #2]
 80058ce:	805a      	strh	r2, [r3, #2]
			 motor->speed     = 2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	809a      	strh	r2, [r3, #4]
			 motor->direction = dir;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	787a      	ldrb	r2, [r7, #1]
 80058da:	719a      	strb	r2, [r3, #6]
			 motor->startStop = 1;			//make it run
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	71da      	strb	r2, [r3, #7]


			 if (motor == &stepMotor1)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a28      	ldr	r2, [pc, #160]	; (8005988 <runMotor+0xe0>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d123      	bne.n	8005932 <runMotor+0x8a>
			 {
				__HAL_TIM_SET_AUTORELOAD(&htim3, stepMotor1.speed*100);
 80058ea:	4b27      	ldr	r3, [pc, #156]	; (8005988 <runMotor+0xe0>)
 80058ec:	889b      	ldrh	r3, [r3, #4]
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	461a      	mov	r2, r3
 80058f2:	2364      	movs	r3, #100	; 0x64
 80058f4:	fb03 f202 	mul.w	r2, r3, r2
 80058f8:	4b24      	ldr	r3, [pc, #144]	; (800598c <runMotor+0xe4>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80058fe:	4b22      	ldr	r3, [pc, #136]	; (8005988 <runMotor+0xe0>)
 8005900:	889b      	ldrh	r3, [r3, #4]
 8005902:	b29b      	uxth	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	2364      	movs	r3, #100	; 0x64
 8005908:	fb03 f302 	mul.w	r3, r3, r2
 800590c:	461a      	mov	r2, r3
 800590e:	4b1f      	ldr	r3, [pc, #124]	; (800598c <runMotor+0xe4>)
 8005910:	60da      	str	r2, [r3, #12]
				temp_coordX = 0;
 8005912:	4b1f      	ldr	r3, [pc, #124]	; (8005990 <runMotor+0xe8>)
 8005914:	2200      	movs	r2, #0
 8005916:	801a      	strh	r2, [r3, #0]

				 if (htim3.State == HAL_TIM_STATE_READY) 		//Start timer3 to control motor1
 8005918:	4b1c      	ldr	r3, [pc, #112]	; (800598c <runMotor+0xe4>)
 800591a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	d102      	bne.n	800592a <runMotor+0x82>
				 {
					HAL_TIM_Base_Start_IT(&htim3);
 8005924:	4819      	ldr	r0, [pc, #100]	; (800598c <runMotor+0xe4>)
 8005926:	f7fc fb3e 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
				 }
				 stepMotor1.state = RUNNING;
 800592a:	4b17      	ldr	r3, [pc, #92]	; (8005988 <runMotor+0xe0>)
 800592c:	2200      	movs	r2, #0
 800592e:	721a      	strb	r2, [r3, #8]
					  HAL_TIM_Base_Start_IT(&htim4);
				  }
				  stepMotor2.state = RUNNING;
			 }
		 }
 }
 8005930:	e026      	b.n	8005980 <runMotor+0xd8>
			 else if (motor == &stepMotor2 )
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a17      	ldr	r2, [pc, #92]	; (8005994 <runMotor+0xec>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d122      	bne.n	8005980 <runMotor+0xd8>
				__HAL_TIM_SET_AUTORELOAD(&htim4, stepMotor2.speed*100);
 800593a:	4b16      	ldr	r3, [pc, #88]	; (8005994 <runMotor+0xec>)
 800593c:	889b      	ldrh	r3, [r3, #4]
 800593e:	b29b      	uxth	r3, r3
 8005940:	461a      	mov	r2, r3
 8005942:	2364      	movs	r3, #100	; 0x64
 8005944:	fb03 f202 	mul.w	r2, r3, r2
 8005948:	4b13      	ldr	r3, [pc, #76]	; (8005998 <runMotor+0xf0>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	62da      	str	r2, [r3, #44]	; 0x2c
 800594e:	4b11      	ldr	r3, [pc, #68]	; (8005994 <runMotor+0xec>)
 8005950:	889b      	ldrh	r3, [r3, #4]
 8005952:	b29b      	uxth	r3, r3
 8005954:	461a      	mov	r2, r3
 8005956:	2364      	movs	r3, #100	; 0x64
 8005958:	fb03 f302 	mul.w	r3, r3, r2
 800595c:	461a      	mov	r2, r3
 800595e:	4b0e      	ldr	r3, [pc, #56]	; (8005998 <runMotor+0xf0>)
 8005960:	60da      	str	r2, [r3, #12]
				temp_coordY = 0;
 8005962:	4b0e      	ldr	r3, [pc, #56]	; (800599c <runMotor+0xf4>)
 8005964:	2200      	movs	r2, #0
 8005966:	801a      	strh	r2, [r3, #0]
				  if (htim4.State == HAL_TIM_STATE_READY)		//Start timer4 to control motor2
 8005968:	4b0b      	ldr	r3, [pc, #44]	; (8005998 <runMotor+0xf0>)
 800596a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	d102      	bne.n	800597a <runMotor+0xd2>
					  HAL_TIM_Base_Start_IT(&htim4);
 8005974:	4808      	ldr	r0, [pc, #32]	; (8005998 <runMotor+0xf0>)
 8005976:	f7fc fb16 	bl	8001fa6 <HAL_TIM_Base_Start_IT>
				  stepMotor2.state = RUNNING;
 800597a:	4b06      	ldr	r3, [pc, #24]	; (8005994 <runMotor+0xec>)
 800597c:	2200      	movs	r2, #0
 800597e:	721a      	strb	r2, [r3, #8]
 }
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	200043cc 	.word	0x200043cc
 800598c:	20001bf4 	.word	0x20001bf4
 8005990:	20001998 	.word	0x20001998
 8005994:	200043e4 	.word	0x200043e4
 8005998:	20001bb0 	.word	0x20001bb0
 800599c:	20001990 	.word	0x20001990

080059a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80059a4:	bf00      	nop
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
	...

080059b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059b6:	2300      	movs	r3, #0
 80059b8:	607b      	str	r3, [r7, #4]
 80059ba:	4b10      	ldr	r3, [pc, #64]	; (80059fc <HAL_MspInit+0x4c>)
 80059bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059be:	4a0f      	ldr	r2, [pc, #60]	; (80059fc <HAL_MspInit+0x4c>)
 80059c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059c4:	6453      	str	r3, [r2, #68]	; 0x44
 80059c6:	4b0d      	ldr	r3, [pc, #52]	; (80059fc <HAL_MspInit+0x4c>)
 80059c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059ce:	607b      	str	r3, [r7, #4]
 80059d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80059d2:	2300      	movs	r3, #0
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	4b09      	ldr	r3, [pc, #36]	; (80059fc <HAL_MspInit+0x4c>)
 80059d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059da:	4a08      	ldr	r2, [pc, #32]	; (80059fc <HAL_MspInit+0x4c>)
 80059dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e0:	6413      	str	r3, [r2, #64]	; 0x40
 80059e2:	4b06      	ldr	r3, [pc, #24]	; (80059fc <HAL_MspInit+0x4c>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059ea:	603b      	str	r3, [r7, #0]
 80059ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40023800 	.word	0x40023800

08005a00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a10:	d116      	bne.n	8005a40 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005a12:	2300      	movs	r3, #0
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	4b28      	ldr	r3, [pc, #160]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	4a27      	ldr	r2, [pc, #156]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6413      	str	r3, [r2, #64]	; 0x40
 8005a22:	4b25      	ldr	r3, [pc, #148]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005a2e:	2200      	movs	r2, #0
 8005a30:	2100      	movs	r1, #0
 8005a32:	201c      	movs	r0, #28
 8005a34:	f7fb fc1f 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005a38:	201c      	movs	r0, #28
 8005a3a:	f7fb fc38 	bl	80012ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005a3e:	e036      	b.n	8005aae <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a1d      	ldr	r2, [pc, #116]	; (8005abc <HAL_TIM_Base_MspInit+0xbc>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d116      	bne.n	8005a78 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	613b      	str	r3, [r7, #16]
 8005a4e:	4b1a      	ldr	r3, [pc, #104]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	4a19      	ldr	r2, [pc, #100]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a54:	f043 0302 	orr.w	r3, r3, #2
 8005a58:	6413      	str	r3, [r2, #64]	; 0x40
 8005a5a:	4b17      	ldr	r3, [pc, #92]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	613b      	str	r3, [r7, #16]
 8005a64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005a66:	2200      	movs	r2, #0
 8005a68:	2100      	movs	r1, #0
 8005a6a:	201d      	movs	r0, #29
 8005a6c:	f7fb fc03 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005a70:	201d      	movs	r0, #29
 8005a72:	f7fb fc1c 	bl	80012ae <HAL_NVIC_EnableIRQ>
}
 8005a76:	e01a      	b.n	8005aae <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a10      	ldr	r2, [pc, #64]	; (8005ac0 <HAL_TIM_Base_MspInit+0xc0>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d115      	bne.n	8005aae <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a82:	2300      	movs	r3, #0
 8005a84:	60fb      	str	r3, [r7, #12]
 8005a86:	4b0c      	ldr	r3, [pc, #48]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	4a0b      	ldr	r2, [pc, #44]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a8c:	f043 0304 	orr.w	r3, r3, #4
 8005a90:	6413      	str	r3, [r2, #64]	; 0x40
 8005a92:	4b09      	ldr	r3, [pc, #36]	; (8005ab8 <HAL_TIM_Base_MspInit+0xb8>)
 8005a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	60fb      	str	r3, [r7, #12]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	201e      	movs	r0, #30
 8005aa4:	f7fb fbe7 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005aa8:	201e      	movs	r0, #30
 8005aaa:	f7fb fc00 	bl	80012ae <HAL_NVIC_EnableIRQ>
}
 8005aae:	bf00      	nop
 8005ab0:	3718      	adds	r7, #24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	40000400 	.word	0x40000400
 8005ac0:	40000800 	.word	0x40000800

08005ac4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	; 0x28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005acc:	f107 0314 	add.w	r3, r7, #20
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	605a      	str	r2, [r3, #4]
 8005ad6:	609a      	str	r2, [r3, #8]
 8005ad8:	60da      	str	r2, [r3, #12]
 8005ada:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a1d      	ldr	r2, [pc, #116]	; (8005b58 <HAL_UART_MspInit+0x94>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d133      	bne.n	8005b4e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	4b1c      	ldr	r3, [pc, #112]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	4a1b      	ldr	r2, [pc, #108]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005af0:	f043 0320 	orr.w	r3, r3, #32
 8005af4:	6453      	str	r3, [r2, #68]	; 0x44
 8005af6:	4b19      	ldr	r3, [pc, #100]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afa:	f003 0320 	and.w	r3, r3, #32
 8005afe:	613b      	str	r3, [r7, #16]
 8005b00:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
 8005b06:	4b15      	ldr	r3, [pc, #84]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b0a:	4a14      	ldr	r2, [pc, #80]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005b0c:	f043 0304 	orr.w	r3, r3, #4
 8005b10:	6313      	str	r3, [r2, #48]	; 0x30
 8005b12:	4b12      	ldr	r3, [pc, #72]	; (8005b5c <HAL_UART_MspInit+0x98>)
 8005b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005b1e:	23c0      	movs	r3, #192	; 0xc0
 8005b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b22:	2302      	movs	r3, #2
 8005b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b26:	2300      	movs	r3, #0
 8005b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005b2e:	2308      	movs	r3, #8
 8005b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b32:	f107 0314 	add.w	r3, r7, #20
 8005b36:	4619      	mov	r1, r3
 8005b38:	4809      	ldr	r0, [pc, #36]	; (8005b60 <HAL_UART_MspInit+0x9c>)
 8005b3a:	f7fb fbf5 	bl	8001328 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005b3e:	2200      	movs	r2, #0
 8005b40:	2100      	movs	r1, #0
 8005b42:	2047      	movs	r0, #71	; 0x47
 8005b44:	f7fb fb97 	bl	8001276 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005b48:	2047      	movs	r0, #71	; 0x47
 8005b4a:	f7fb fbb0 	bl	80012ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005b4e:	bf00      	nop
 8005b50:	3728      	adds	r7, #40	; 0x28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	40011400 	.word	0x40011400
 8005b5c:	40023800 	.word	0x40023800
 8005b60:	40020800 	.word	0x40020800

08005b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b64:	b480      	push	{r7}
 8005b66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005b68:	bf00      	nop
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b72:	b480      	push	{r7}
 8005b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b76:	e7fe      	b.n	8005b76 <HardFault_Handler+0x4>

08005b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b7c:	e7fe      	b.n	8005b7c <MemManage_Handler+0x4>

08005b7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b82:	e7fe      	b.n	8005b82 <BusFault_Handler+0x4>

08005b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b84:	b480      	push	{r7}
 8005b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b88:	e7fe      	b.n	8005b88 <UsageFault_Handler+0x4>

08005b8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b8e:	bf00      	nop
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b9c:	bf00      	nop
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr

08005ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005baa:	bf00      	nop
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005bb8:	f7fb fa40 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005bbc:	bf00      	nop
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005bc4:	4802      	ldr	r0, [pc, #8]	; (8005bd0 <TIM2_IRQHandler+0x10>)
 8005bc6:	f7fc fa3d 	bl	8002044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005bca:	bf00      	nop
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	2000438c 	.word	0x2000438c

08005bd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005bd8:	4802      	ldr	r0, [pc, #8]	; (8005be4 <TIM3_IRQHandler+0x10>)
 8005bda:	f7fc fa33 	bl	8002044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005bde:	bf00      	nop
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	20001bf4 	.word	0x20001bf4

08005be8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005bec:	4802      	ldr	r0, [pc, #8]	; (8005bf8 <TIM4_IRQHandler+0x10>)
 8005bee:	f7fc fa29 	bl	8002044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005bf2:	bf00      	nop
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20001bb0 	.word	0x20001bb0

08005bfc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005c00:	4802      	ldr	r0, [pc, #8]	; (8005c0c <USART6_IRQHandler+0x10>)
 8005c02:	f7fc fedf 	bl	80029c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */


  /* USER CODE END USART6_IRQn 1 */
}
 8005c06:	bf00      	nop
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	20004348 	.word	0x20004348

08005c10 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005c18:	4b11      	ldr	r3, [pc, #68]	; (8005c60 <_sbrk+0x50>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d102      	bne.n	8005c26 <_sbrk+0x16>
		heap_end = &end;
 8005c20:	4b0f      	ldr	r3, [pc, #60]	; (8005c60 <_sbrk+0x50>)
 8005c22:	4a10      	ldr	r2, [pc, #64]	; (8005c64 <_sbrk+0x54>)
 8005c24:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005c26:	4b0e      	ldr	r3, [pc, #56]	; (8005c60 <_sbrk+0x50>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005c2c:	4b0c      	ldr	r3, [pc, #48]	; (8005c60 <_sbrk+0x50>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4413      	add	r3, r2
 8005c34:	466a      	mov	r2, sp
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d907      	bls.n	8005c4a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005c3a:	f000 f855 	bl	8005ce8 <__errno>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	230c      	movs	r3, #12
 8005c42:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005c44:	f04f 33ff 	mov.w	r3, #4294967295
 8005c48:	e006      	b.n	8005c58 <_sbrk+0x48>
	}

	heap_end += incr;
 8005c4a:	4b05      	ldr	r3, [pc, #20]	; (8005c60 <_sbrk+0x50>)
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4413      	add	r3, r2
 8005c52:	4a03      	ldr	r2, [pc, #12]	; (8005c60 <_sbrk+0x50>)
 8005c54:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005c56:	68fb      	ldr	r3, [r7, #12]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	20000430 	.word	0x20000430
 8005c64:	20004400 	.word	0x20004400

08005c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c6c:	4b08      	ldr	r3, [pc, #32]	; (8005c90 <SystemInit+0x28>)
 8005c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c72:	4a07      	ldr	r2, [pc, #28]	; (8005c90 <SystemInit+0x28>)
 8005c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005c7c:	4b04      	ldr	r3, [pc, #16]	; (8005c90 <SystemInit+0x28>)
 8005c7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005c82:	609a      	str	r2, [r3, #8]
#endif
}
 8005c84:	bf00      	nop
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	e000ed00 	.word	0xe000ed00

08005c94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005c94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005ccc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005c98:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005c9a:	e003      	b.n	8005ca4 <LoopCopyDataInit>

08005c9c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005c9c:	4b0c      	ldr	r3, [pc, #48]	; (8005cd0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005c9e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005ca0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005ca2:	3104      	adds	r1, #4

08005ca4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005ca4:	480b      	ldr	r0, [pc, #44]	; (8005cd4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005ca6:	4b0c      	ldr	r3, [pc, #48]	; (8005cd8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005ca8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005caa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005cac:	d3f6      	bcc.n	8005c9c <CopyDataInit>
  ldr  r2, =_sbss
 8005cae:	4a0b      	ldr	r2, [pc, #44]	; (8005cdc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005cb0:	e002      	b.n	8005cb8 <LoopFillZerobss>

08005cb2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005cb2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005cb4:	f842 3b04 	str.w	r3, [r2], #4

08005cb8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005cb8:	4b09      	ldr	r3, [pc, #36]	; (8005ce0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005cba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005cbc:	d3f9      	bcc.n	8005cb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005cbe:	f7ff ffd3 	bl	8005c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005cc2:	f000 f817 	bl	8005cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005cc6:	f7fe fab5 	bl	8004234 <main>
  bx  lr    
 8005cca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005ccc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005cd0:	0800a47c 	.word	0x0800a47c
  ldr  r0, =_sdata
 8005cd4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005cd8:	200003fc 	.word	0x200003fc
  ldr  r2, =_sbss
 8005cdc:	200003fc 	.word	0x200003fc
  ldr  r3, = _ebss
 8005ce0:	20004400 	.word	0x20004400

08005ce4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005ce4:	e7fe      	b.n	8005ce4 <ADC_IRQHandler>
	...

08005ce8 <__errno>:
 8005ce8:	4b01      	ldr	r3, [pc, #4]	; (8005cf0 <__errno+0x8>)
 8005cea:	6818      	ldr	r0, [r3, #0]
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	2000022c 	.word	0x2000022c

08005cf4 <__libc_init_array>:
 8005cf4:	b570      	push	{r4, r5, r6, lr}
 8005cf6:	4e0d      	ldr	r6, [pc, #52]	; (8005d2c <__libc_init_array+0x38>)
 8005cf8:	4c0d      	ldr	r4, [pc, #52]	; (8005d30 <__libc_init_array+0x3c>)
 8005cfa:	1ba4      	subs	r4, r4, r6
 8005cfc:	10a4      	asrs	r4, r4, #2
 8005cfe:	2500      	movs	r5, #0
 8005d00:	42a5      	cmp	r5, r4
 8005d02:	d109      	bne.n	8005d18 <__libc_init_array+0x24>
 8005d04:	4e0b      	ldr	r6, [pc, #44]	; (8005d34 <__libc_init_array+0x40>)
 8005d06:	4c0c      	ldr	r4, [pc, #48]	; (8005d38 <__libc_init_array+0x44>)
 8005d08:	f004 f98c 	bl	800a024 <_init>
 8005d0c:	1ba4      	subs	r4, r4, r6
 8005d0e:	10a4      	asrs	r4, r4, #2
 8005d10:	2500      	movs	r5, #0
 8005d12:	42a5      	cmp	r5, r4
 8005d14:	d105      	bne.n	8005d22 <__libc_init_array+0x2e>
 8005d16:	bd70      	pop	{r4, r5, r6, pc}
 8005d18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d1c:	4798      	blx	r3
 8005d1e:	3501      	adds	r5, #1
 8005d20:	e7ee      	b.n	8005d00 <__libc_init_array+0xc>
 8005d22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d26:	4798      	blx	r3
 8005d28:	3501      	adds	r5, #1
 8005d2a:	e7f2      	b.n	8005d12 <__libc_init_array+0x1e>
 8005d2c:	0800a474 	.word	0x0800a474
 8005d30:	0800a474 	.word	0x0800a474
 8005d34:	0800a474 	.word	0x0800a474
 8005d38:	0800a478 	.word	0x0800a478

08005d3c <memset>:
 8005d3c:	4402      	add	r2, r0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d100      	bne.n	8005d46 <memset+0xa>
 8005d44:	4770      	bx	lr
 8005d46:	f803 1b01 	strb.w	r1, [r3], #1
 8005d4a:	e7f9      	b.n	8005d40 <memset+0x4>

08005d4c <__cvt>:
 8005d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d50:	ec55 4b10 	vmov	r4, r5, d0
 8005d54:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005d56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d5a:	2d00      	cmp	r5, #0
 8005d5c:	460e      	mov	r6, r1
 8005d5e:	4691      	mov	r9, r2
 8005d60:	4619      	mov	r1, r3
 8005d62:	bfb8      	it	lt
 8005d64:	4622      	movlt	r2, r4
 8005d66:	462b      	mov	r3, r5
 8005d68:	f027 0720 	bic.w	r7, r7, #32
 8005d6c:	bfbb      	ittet	lt
 8005d6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d72:	461d      	movlt	r5, r3
 8005d74:	2300      	movge	r3, #0
 8005d76:	232d      	movlt	r3, #45	; 0x2d
 8005d78:	bfb8      	it	lt
 8005d7a:	4614      	movlt	r4, r2
 8005d7c:	2f46      	cmp	r7, #70	; 0x46
 8005d7e:	700b      	strb	r3, [r1, #0]
 8005d80:	d004      	beq.n	8005d8c <__cvt+0x40>
 8005d82:	2f45      	cmp	r7, #69	; 0x45
 8005d84:	d100      	bne.n	8005d88 <__cvt+0x3c>
 8005d86:	3601      	adds	r6, #1
 8005d88:	2102      	movs	r1, #2
 8005d8a:	e000      	b.n	8005d8e <__cvt+0x42>
 8005d8c:	2103      	movs	r1, #3
 8005d8e:	ab03      	add	r3, sp, #12
 8005d90:	9301      	str	r3, [sp, #4]
 8005d92:	ab02      	add	r3, sp, #8
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	4632      	mov	r2, r6
 8005d98:	4653      	mov	r3, sl
 8005d9a:	ec45 4b10 	vmov	d0, r4, r5
 8005d9e:	f001 fda3 	bl	80078e8 <_dtoa_r>
 8005da2:	2f47      	cmp	r7, #71	; 0x47
 8005da4:	4680      	mov	r8, r0
 8005da6:	d102      	bne.n	8005dae <__cvt+0x62>
 8005da8:	f019 0f01 	tst.w	r9, #1
 8005dac:	d026      	beq.n	8005dfc <__cvt+0xb0>
 8005dae:	2f46      	cmp	r7, #70	; 0x46
 8005db0:	eb08 0906 	add.w	r9, r8, r6
 8005db4:	d111      	bne.n	8005dda <__cvt+0x8e>
 8005db6:	f898 3000 	ldrb.w	r3, [r8]
 8005dba:	2b30      	cmp	r3, #48	; 0x30
 8005dbc:	d10a      	bne.n	8005dd4 <__cvt+0x88>
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	f7fa fe87 	bl	8000ad8 <__aeabi_dcmpeq>
 8005dca:	b918      	cbnz	r0, 8005dd4 <__cvt+0x88>
 8005dcc:	f1c6 0601 	rsb	r6, r6, #1
 8005dd0:	f8ca 6000 	str.w	r6, [sl]
 8005dd4:	f8da 3000 	ldr.w	r3, [sl]
 8005dd8:	4499      	add	r9, r3
 8005dda:	2200      	movs	r2, #0
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4620      	mov	r0, r4
 8005de0:	4629      	mov	r1, r5
 8005de2:	f7fa fe79 	bl	8000ad8 <__aeabi_dcmpeq>
 8005de6:	b938      	cbnz	r0, 8005df8 <__cvt+0xac>
 8005de8:	2230      	movs	r2, #48	; 0x30
 8005dea:	9b03      	ldr	r3, [sp, #12]
 8005dec:	454b      	cmp	r3, r9
 8005dee:	d205      	bcs.n	8005dfc <__cvt+0xb0>
 8005df0:	1c59      	adds	r1, r3, #1
 8005df2:	9103      	str	r1, [sp, #12]
 8005df4:	701a      	strb	r2, [r3, #0]
 8005df6:	e7f8      	b.n	8005dea <__cvt+0x9e>
 8005df8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dfc:	9b03      	ldr	r3, [sp, #12]
 8005dfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e00:	eba3 0308 	sub.w	r3, r3, r8
 8005e04:	4640      	mov	r0, r8
 8005e06:	6013      	str	r3, [r2, #0]
 8005e08:	b004      	add	sp, #16
 8005e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005e0e <__exponent>:
 8005e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e10:	2900      	cmp	r1, #0
 8005e12:	4604      	mov	r4, r0
 8005e14:	bfba      	itte	lt
 8005e16:	4249      	neglt	r1, r1
 8005e18:	232d      	movlt	r3, #45	; 0x2d
 8005e1a:	232b      	movge	r3, #43	; 0x2b
 8005e1c:	2909      	cmp	r1, #9
 8005e1e:	f804 2b02 	strb.w	r2, [r4], #2
 8005e22:	7043      	strb	r3, [r0, #1]
 8005e24:	dd20      	ble.n	8005e68 <__exponent+0x5a>
 8005e26:	f10d 0307 	add.w	r3, sp, #7
 8005e2a:	461f      	mov	r7, r3
 8005e2c:	260a      	movs	r6, #10
 8005e2e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e32:	fb06 1115 	mls	r1, r6, r5, r1
 8005e36:	3130      	adds	r1, #48	; 0x30
 8005e38:	2d09      	cmp	r5, #9
 8005e3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e3e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005e42:	4629      	mov	r1, r5
 8005e44:	dc09      	bgt.n	8005e5a <__exponent+0x4c>
 8005e46:	3130      	adds	r1, #48	; 0x30
 8005e48:	3b02      	subs	r3, #2
 8005e4a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005e4e:	42bb      	cmp	r3, r7
 8005e50:	4622      	mov	r2, r4
 8005e52:	d304      	bcc.n	8005e5e <__exponent+0x50>
 8005e54:	1a10      	subs	r0, r2, r0
 8005e56:	b003      	add	sp, #12
 8005e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	e7e7      	b.n	8005e2e <__exponent+0x20>
 8005e5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e62:	f804 2b01 	strb.w	r2, [r4], #1
 8005e66:	e7f2      	b.n	8005e4e <__exponent+0x40>
 8005e68:	2330      	movs	r3, #48	; 0x30
 8005e6a:	4419      	add	r1, r3
 8005e6c:	7083      	strb	r3, [r0, #2]
 8005e6e:	1d02      	adds	r2, r0, #4
 8005e70:	70c1      	strb	r1, [r0, #3]
 8005e72:	e7ef      	b.n	8005e54 <__exponent+0x46>

08005e74 <_printf_float>:
 8005e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e78:	b08d      	sub	sp, #52	; 0x34
 8005e7a:	460c      	mov	r4, r1
 8005e7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005e80:	4616      	mov	r6, r2
 8005e82:	461f      	mov	r7, r3
 8005e84:	4605      	mov	r5, r0
 8005e86:	f002 fe21 	bl	8008acc <_localeconv_r>
 8005e8a:	6803      	ldr	r3, [r0, #0]
 8005e8c:	9304      	str	r3, [sp, #16]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fa f9a6 	bl	80001e0 <strlen>
 8005e94:	2300      	movs	r3, #0
 8005e96:	930a      	str	r3, [sp, #40]	; 0x28
 8005e98:	f8d8 3000 	ldr.w	r3, [r8]
 8005e9c:	9005      	str	r0, [sp, #20]
 8005e9e:	3307      	adds	r3, #7
 8005ea0:	f023 0307 	bic.w	r3, r3, #7
 8005ea4:	f103 0208 	add.w	r2, r3, #8
 8005ea8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005eac:	f8d4 b000 	ldr.w	fp, [r4]
 8005eb0:	f8c8 2000 	str.w	r2, [r8]
 8005eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ebc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005ec0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005ec4:	9307      	str	r3, [sp, #28]
 8005ec6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	4ba7      	ldr	r3, [pc, #668]	; (800616c <_printf_float+0x2f8>)
 8005ed0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ed4:	f7fa fe32 	bl	8000b3c <__aeabi_dcmpun>
 8005ed8:	bb70      	cbnz	r0, 8005f38 <_printf_float+0xc4>
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	4ba3      	ldr	r3, [pc, #652]	; (800616c <_printf_float+0x2f8>)
 8005ee0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee4:	f7fa fe0c 	bl	8000b00 <__aeabi_dcmple>
 8005ee8:	bb30      	cbnz	r0, 8005f38 <_printf_float+0xc4>
 8005eea:	2200      	movs	r2, #0
 8005eec:	2300      	movs	r3, #0
 8005eee:	4640      	mov	r0, r8
 8005ef0:	4649      	mov	r1, r9
 8005ef2:	f7fa fdfb 	bl	8000aec <__aeabi_dcmplt>
 8005ef6:	b110      	cbz	r0, 8005efe <_printf_float+0x8a>
 8005ef8:	232d      	movs	r3, #45	; 0x2d
 8005efa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005efe:	4a9c      	ldr	r2, [pc, #624]	; (8006170 <_printf_float+0x2fc>)
 8005f00:	4b9c      	ldr	r3, [pc, #624]	; (8006174 <_printf_float+0x300>)
 8005f02:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005f06:	bf8c      	ite	hi
 8005f08:	4690      	movhi	r8, r2
 8005f0a:	4698      	movls	r8, r3
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	f02b 0204 	bic.w	r2, fp, #4
 8005f12:	6123      	str	r3, [r4, #16]
 8005f14:	6022      	str	r2, [r4, #0]
 8005f16:	f04f 0900 	mov.w	r9, #0
 8005f1a:	9700      	str	r7, [sp, #0]
 8005f1c:	4633      	mov	r3, r6
 8005f1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f20:	4621      	mov	r1, r4
 8005f22:	4628      	mov	r0, r5
 8005f24:	f000 f9e6 	bl	80062f4 <_printf_common>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	f040 808d 	bne.w	8006048 <_printf_float+0x1d4>
 8005f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f32:	b00d      	add	sp, #52	; 0x34
 8005f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	4640      	mov	r0, r8
 8005f3e:	4649      	mov	r1, r9
 8005f40:	f7fa fdfc 	bl	8000b3c <__aeabi_dcmpun>
 8005f44:	b110      	cbz	r0, 8005f4c <_printf_float+0xd8>
 8005f46:	4a8c      	ldr	r2, [pc, #560]	; (8006178 <_printf_float+0x304>)
 8005f48:	4b8c      	ldr	r3, [pc, #560]	; (800617c <_printf_float+0x308>)
 8005f4a:	e7da      	b.n	8005f02 <_printf_float+0x8e>
 8005f4c:	6861      	ldr	r1, [r4, #4]
 8005f4e:	1c4b      	adds	r3, r1, #1
 8005f50:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005f54:	a80a      	add	r0, sp, #40	; 0x28
 8005f56:	d13e      	bne.n	8005fd6 <_printf_float+0x162>
 8005f58:	2306      	movs	r3, #6
 8005f5a:	6063      	str	r3, [r4, #4]
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005f62:	ab09      	add	r3, sp, #36	; 0x24
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	ec49 8b10 	vmov	d0, r8, r9
 8005f6a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f6e:	6022      	str	r2, [r4, #0]
 8005f70:	f8cd a004 	str.w	sl, [sp, #4]
 8005f74:	6861      	ldr	r1, [r4, #4]
 8005f76:	4628      	mov	r0, r5
 8005f78:	f7ff fee8 	bl	8005d4c <__cvt>
 8005f7c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005f80:	2b47      	cmp	r3, #71	; 0x47
 8005f82:	4680      	mov	r8, r0
 8005f84:	d109      	bne.n	8005f9a <_printf_float+0x126>
 8005f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f88:	1cd8      	adds	r0, r3, #3
 8005f8a:	db02      	blt.n	8005f92 <_printf_float+0x11e>
 8005f8c:	6862      	ldr	r2, [r4, #4]
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	dd47      	ble.n	8006022 <_printf_float+0x1ae>
 8005f92:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f96:	fa5f fa8a 	uxtb.w	sl, sl
 8005f9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005f9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fa0:	d824      	bhi.n	8005fec <_printf_float+0x178>
 8005fa2:	3901      	subs	r1, #1
 8005fa4:	4652      	mov	r2, sl
 8005fa6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005faa:	9109      	str	r1, [sp, #36]	; 0x24
 8005fac:	f7ff ff2f 	bl	8005e0e <__exponent>
 8005fb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fb2:	1813      	adds	r3, r2, r0
 8005fb4:	2a01      	cmp	r2, #1
 8005fb6:	4681      	mov	r9, r0
 8005fb8:	6123      	str	r3, [r4, #16]
 8005fba:	dc02      	bgt.n	8005fc2 <_printf_float+0x14e>
 8005fbc:	6822      	ldr	r2, [r4, #0]
 8005fbe:	07d1      	lsls	r1, r2, #31
 8005fc0:	d501      	bpl.n	8005fc6 <_printf_float+0x152>
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	6123      	str	r3, [r4, #16]
 8005fc6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d0a5      	beq.n	8005f1a <_printf_float+0xa6>
 8005fce:	232d      	movs	r3, #45	; 0x2d
 8005fd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fd4:	e7a1      	b.n	8005f1a <_printf_float+0xa6>
 8005fd6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005fda:	f000 8177 	beq.w	80062cc <_printf_float+0x458>
 8005fde:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005fe2:	d1bb      	bne.n	8005f5c <_printf_float+0xe8>
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d1b9      	bne.n	8005f5c <_printf_float+0xe8>
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e7b6      	b.n	8005f5a <_printf_float+0xe6>
 8005fec:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005ff0:	d119      	bne.n	8006026 <_printf_float+0x1b2>
 8005ff2:	2900      	cmp	r1, #0
 8005ff4:	6863      	ldr	r3, [r4, #4]
 8005ff6:	dd0c      	ble.n	8006012 <_printf_float+0x19e>
 8005ff8:	6121      	str	r1, [r4, #16]
 8005ffa:	b913      	cbnz	r3, 8006002 <_printf_float+0x18e>
 8005ffc:	6822      	ldr	r2, [r4, #0]
 8005ffe:	07d2      	lsls	r2, r2, #31
 8006000:	d502      	bpl.n	8006008 <_printf_float+0x194>
 8006002:	3301      	adds	r3, #1
 8006004:	440b      	add	r3, r1
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800600a:	65a3      	str	r3, [r4, #88]	; 0x58
 800600c:	f04f 0900 	mov.w	r9, #0
 8006010:	e7d9      	b.n	8005fc6 <_printf_float+0x152>
 8006012:	b913      	cbnz	r3, 800601a <_printf_float+0x1a6>
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	07d0      	lsls	r0, r2, #31
 8006018:	d501      	bpl.n	800601e <_printf_float+0x1aa>
 800601a:	3302      	adds	r3, #2
 800601c:	e7f3      	b.n	8006006 <_printf_float+0x192>
 800601e:	2301      	movs	r3, #1
 8006020:	e7f1      	b.n	8006006 <_printf_float+0x192>
 8006022:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006026:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800602a:	4293      	cmp	r3, r2
 800602c:	db05      	blt.n	800603a <_printf_float+0x1c6>
 800602e:	6822      	ldr	r2, [r4, #0]
 8006030:	6123      	str	r3, [r4, #16]
 8006032:	07d1      	lsls	r1, r2, #31
 8006034:	d5e8      	bpl.n	8006008 <_printf_float+0x194>
 8006036:	3301      	adds	r3, #1
 8006038:	e7e5      	b.n	8006006 <_printf_float+0x192>
 800603a:	2b00      	cmp	r3, #0
 800603c:	bfd4      	ite	le
 800603e:	f1c3 0302 	rsble	r3, r3, #2
 8006042:	2301      	movgt	r3, #1
 8006044:	4413      	add	r3, r2
 8006046:	e7de      	b.n	8006006 <_printf_float+0x192>
 8006048:	6823      	ldr	r3, [r4, #0]
 800604a:	055a      	lsls	r2, r3, #21
 800604c:	d407      	bmi.n	800605e <_printf_float+0x1ea>
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	4642      	mov	r2, r8
 8006052:	4631      	mov	r1, r6
 8006054:	4628      	mov	r0, r5
 8006056:	47b8      	blx	r7
 8006058:	3001      	adds	r0, #1
 800605a:	d12b      	bne.n	80060b4 <_printf_float+0x240>
 800605c:	e767      	b.n	8005f2e <_printf_float+0xba>
 800605e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006062:	f240 80dc 	bls.w	800621e <_printf_float+0x3aa>
 8006066:	2200      	movs	r2, #0
 8006068:	2300      	movs	r3, #0
 800606a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800606e:	f7fa fd33 	bl	8000ad8 <__aeabi_dcmpeq>
 8006072:	2800      	cmp	r0, #0
 8006074:	d033      	beq.n	80060de <_printf_float+0x26a>
 8006076:	2301      	movs	r3, #1
 8006078:	4a41      	ldr	r2, [pc, #260]	; (8006180 <_printf_float+0x30c>)
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	f43f af54 	beq.w	8005f2e <_printf_float+0xba>
 8006086:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800608a:	429a      	cmp	r2, r3
 800608c:	db02      	blt.n	8006094 <_printf_float+0x220>
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	07d8      	lsls	r0, r3, #31
 8006092:	d50f      	bpl.n	80060b4 <_printf_float+0x240>
 8006094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006098:	4631      	mov	r1, r6
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	f43f af45 	beq.w	8005f2e <_printf_float+0xba>
 80060a4:	f04f 0800 	mov.w	r8, #0
 80060a8:	f104 091a 	add.w	r9, r4, #26
 80060ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ae:	3b01      	subs	r3, #1
 80060b0:	4543      	cmp	r3, r8
 80060b2:	dc09      	bgt.n	80060c8 <_printf_float+0x254>
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	079b      	lsls	r3, r3, #30
 80060b8:	f100 8103 	bmi.w	80062c2 <_printf_float+0x44e>
 80060bc:	68e0      	ldr	r0, [r4, #12]
 80060be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060c0:	4298      	cmp	r0, r3
 80060c2:	bfb8      	it	lt
 80060c4:	4618      	movlt	r0, r3
 80060c6:	e734      	b.n	8005f32 <_printf_float+0xbe>
 80060c8:	2301      	movs	r3, #1
 80060ca:	464a      	mov	r2, r9
 80060cc:	4631      	mov	r1, r6
 80060ce:	4628      	mov	r0, r5
 80060d0:	47b8      	blx	r7
 80060d2:	3001      	adds	r0, #1
 80060d4:	f43f af2b 	beq.w	8005f2e <_printf_float+0xba>
 80060d8:	f108 0801 	add.w	r8, r8, #1
 80060dc:	e7e6      	b.n	80060ac <_printf_float+0x238>
 80060de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	dc2b      	bgt.n	800613c <_printf_float+0x2c8>
 80060e4:	2301      	movs	r3, #1
 80060e6:	4a26      	ldr	r2, [pc, #152]	; (8006180 <_printf_float+0x30c>)
 80060e8:	4631      	mov	r1, r6
 80060ea:	4628      	mov	r0, r5
 80060ec:	47b8      	blx	r7
 80060ee:	3001      	adds	r0, #1
 80060f0:	f43f af1d 	beq.w	8005f2e <_printf_float+0xba>
 80060f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060f6:	b923      	cbnz	r3, 8006102 <_printf_float+0x28e>
 80060f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060fa:	b913      	cbnz	r3, 8006102 <_printf_float+0x28e>
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	07d9      	lsls	r1, r3, #31
 8006100:	d5d8      	bpl.n	80060b4 <_printf_float+0x240>
 8006102:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006106:	4631      	mov	r1, r6
 8006108:	4628      	mov	r0, r5
 800610a:	47b8      	blx	r7
 800610c:	3001      	adds	r0, #1
 800610e:	f43f af0e 	beq.w	8005f2e <_printf_float+0xba>
 8006112:	f04f 0900 	mov.w	r9, #0
 8006116:	f104 0a1a 	add.w	sl, r4, #26
 800611a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800611c:	425b      	negs	r3, r3
 800611e:	454b      	cmp	r3, r9
 8006120:	dc01      	bgt.n	8006126 <_printf_float+0x2b2>
 8006122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006124:	e794      	b.n	8006050 <_printf_float+0x1dc>
 8006126:	2301      	movs	r3, #1
 8006128:	4652      	mov	r2, sl
 800612a:	4631      	mov	r1, r6
 800612c:	4628      	mov	r0, r5
 800612e:	47b8      	blx	r7
 8006130:	3001      	adds	r0, #1
 8006132:	f43f aefc 	beq.w	8005f2e <_printf_float+0xba>
 8006136:	f109 0901 	add.w	r9, r9, #1
 800613a:	e7ee      	b.n	800611a <_printf_float+0x2a6>
 800613c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800613e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006140:	429a      	cmp	r2, r3
 8006142:	bfa8      	it	ge
 8006144:	461a      	movge	r2, r3
 8006146:	2a00      	cmp	r2, #0
 8006148:	4691      	mov	r9, r2
 800614a:	dd07      	ble.n	800615c <_printf_float+0x2e8>
 800614c:	4613      	mov	r3, r2
 800614e:	4631      	mov	r1, r6
 8006150:	4642      	mov	r2, r8
 8006152:	4628      	mov	r0, r5
 8006154:	47b8      	blx	r7
 8006156:	3001      	adds	r0, #1
 8006158:	f43f aee9 	beq.w	8005f2e <_printf_float+0xba>
 800615c:	f104 031a 	add.w	r3, r4, #26
 8006160:	f04f 0b00 	mov.w	fp, #0
 8006164:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006168:	9306      	str	r3, [sp, #24]
 800616a:	e015      	b.n	8006198 <_printf_float+0x324>
 800616c:	7fefffff 	.word	0x7fefffff
 8006170:	0800a144 	.word	0x0800a144
 8006174:	0800a140 	.word	0x0800a140
 8006178:	0800a14c 	.word	0x0800a14c
 800617c:	0800a148 	.word	0x0800a148
 8006180:	0800a303 	.word	0x0800a303
 8006184:	2301      	movs	r3, #1
 8006186:	9a06      	ldr	r2, [sp, #24]
 8006188:	4631      	mov	r1, r6
 800618a:	4628      	mov	r0, r5
 800618c:	47b8      	blx	r7
 800618e:	3001      	adds	r0, #1
 8006190:	f43f aecd 	beq.w	8005f2e <_printf_float+0xba>
 8006194:	f10b 0b01 	add.w	fp, fp, #1
 8006198:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800619c:	ebaa 0309 	sub.w	r3, sl, r9
 80061a0:	455b      	cmp	r3, fp
 80061a2:	dcef      	bgt.n	8006184 <_printf_float+0x310>
 80061a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061a8:	429a      	cmp	r2, r3
 80061aa:	44d0      	add	r8, sl
 80061ac:	db15      	blt.n	80061da <_printf_float+0x366>
 80061ae:	6823      	ldr	r3, [r4, #0]
 80061b0:	07da      	lsls	r2, r3, #31
 80061b2:	d412      	bmi.n	80061da <_printf_float+0x366>
 80061b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061b8:	eba3 020a 	sub.w	r2, r3, sl
 80061bc:	eba3 0a01 	sub.w	sl, r3, r1
 80061c0:	4592      	cmp	sl, r2
 80061c2:	bfa8      	it	ge
 80061c4:	4692      	movge	sl, r2
 80061c6:	f1ba 0f00 	cmp.w	sl, #0
 80061ca:	dc0e      	bgt.n	80061ea <_printf_float+0x376>
 80061cc:	f04f 0800 	mov.w	r8, #0
 80061d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061d4:	f104 091a 	add.w	r9, r4, #26
 80061d8:	e019      	b.n	800620e <_printf_float+0x39a>
 80061da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061de:	4631      	mov	r1, r6
 80061e0:	4628      	mov	r0, r5
 80061e2:	47b8      	blx	r7
 80061e4:	3001      	adds	r0, #1
 80061e6:	d1e5      	bne.n	80061b4 <_printf_float+0x340>
 80061e8:	e6a1      	b.n	8005f2e <_printf_float+0xba>
 80061ea:	4653      	mov	r3, sl
 80061ec:	4642      	mov	r2, r8
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b8      	blx	r7
 80061f4:	3001      	adds	r0, #1
 80061f6:	d1e9      	bne.n	80061cc <_printf_float+0x358>
 80061f8:	e699      	b.n	8005f2e <_printf_float+0xba>
 80061fa:	2301      	movs	r3, #1
 80061fc:	464a      	mov	r2, r9
 80061fe:	4631      	mov	r1, r6
 8006200:	4628      	mov	r0, r5
 8006202:	47b8      	blx	r7
 8006204:	3001      	adds	r0, #1
 8006206:	f43f ae92 	beq.w	8005f2e <_printf_float+0xba>
 800620a:	f108 0801 	add.w	r8, r8, #1
 800620e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006212:	1a9b      	subs	r3, r3, r2
 8006214:	eba3 030a 	sub.w	r3, r3, sl
 8006218:	4543      	cmp	r3, r8
 800621a:	dcee      	bgt.n	80061fa <_printf_float+0x386>
 800621c:	e74a      	b.n	80060b4 <_printf_float+0x240>
 800621e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006220:	2a01      	cmp	r2, #1
 8006222:	dc01      	bgt.n	8006228 <_printf_float+0x3b4>
 8006224:	07db      	lsls	r3, r3, #31
 8006226:	d53a      	bpl.n	800629e <_printf_float+0x42a>
 8006228:	2301      	movs	r3, #1
 800622a:	4642      	mov	r2, r8
 800622c:	4631      	mov	r1, r6
 800622e:	4628      	mov	r0, r5
 8006230:	47b8      	blx	r7
 8006232:	3001      	adds	r0, #1
 8006234:	f43f ae7b 	beq.w	8005f2e <_printf_float+0xba>
 8006238:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800623c:	4631      	mov	r1, r6
 800623e:	4628      	mov	r0, r5
 8006240:	47b8      	blx	r7
 8006242:	3001      	adds	r0, #1
 8006244:	f108 0801 	add.w	r8, r8, #1
 8006248:	f43f ae71 	beq.w	8005f2e <_printf_float+0xba>
 800624c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800624e:	2200      	movs	r2, #0
 8006250:	f103 3aff 	add.w	sl, r3, #4294967295
 8006254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006258:	2300      	movs	r3, #0
 800625a:	f7fa fc3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800625e:	b9c8      	cbnz	r0, 8006294 <_printf_float+0x420>
 8006260:	4653      	mov	r3, sl
 8006262:	4642      	mov	r2, r8
 8006264:	4631      	mov	r1, r6
 8006266:	4628      	mov	r0, r5
 8006268:	47b8      	blx	r7
 800626a:	3001      	adds	r0, #1
 800626c:	d10e      	bne.n	800628c <_printf_float+0x418>
 800626e:	e65e      	b.n	8005f2e <_printf_float+0xba>
 8006270:	2301      	movs	r3, #1
 8006272:	4652      	mov	r2, sl
 8006274:	4631      	mov	r1, r6
 8006276:	4628      	mov	r0, r5
 8006278:	47b8      	blx	r7
 800627a:	3001      	adds	r0, #1
 800627c:	f43f ae57 	beq.w	8005f2e <_printf_float+0xba>
 8006280:	f108 0801 	add.w	r8, r8, #1
 8006284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006286:	3b01      	subs	r3, #1
 8006288:	4543      	cmp	r3, r8
 800628a:	dcf1      	bgt.n	8006270 <_printf_float+0x3fc>
 800628c:	464b      	mov	r3, r9
 800628e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006292:	e6de      	b.n	8006052 <_printf_float+0x1de>
 8006294:	f04f 0800 	mov.w	r8, #0
 8006298:	f104 0a1a 	add.w	sl, r4, #26
 800629c:	e7f2      	b.n	8006284 <_printf_float+0x410>
 800629e:	2301      	movs	r3, #1
 80062a0:	e7df      	b.n	8006262 <_printf_float+0x3ee>
 80062a2:	2301      	movs	r3, #1
 80062a4:	464a      	mov	r2, r9
 80062a6:	4631      	mov	r1, r6
 80062a8:	4628      	mov	r0, r5
 80062aa:	47b8      	blx	r7
 80062ac:	3001      	adds	r0, #1
 80062ae:	f43f ae3e 	beq.w	8005f2e <_printf_float+0xba>
 80062b2:	f108 0801 	add.w	r8, r8, #1
 80062b6:	68e3      	ldr	r3, [r4, #12]
 80062b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80062ba:	1a9b      	subs	r3, r3, r2
 80062bc:	4543      	cmp	r3, r8
 80062be:	dcf0      	bgt.n	80062a2 <_printf_float+0x42e>
 80062c0:	e6fc      	b.n	80060bc <_printf_float+0x248>
 80062c2:	f04f 0800 	mov.w	r8, #0
 80062c6:	f104 0919 	add.w	r9, r4, #25
 80062ca:	e7f4      	b.n	80062b6 <_printf_float+0x442>
 80062cc:	2900      	cmp	r1, #0
 80062ce:	f43f ae8b 	beq.w	8005fe8 <_printf_float+0x174>
 80062d2:	2300      	movs	r3, #0
 80062d4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80062d8:	ab09      	add	r3, sp, #36	; 0x24
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	ec49 8b10 	vmov	d0, r8, r9
 80062e0:	6022      	str	r2, [r4, #0]
 80062e2:	f8cd a004 	str.w	sl, [sp, #4]
 80062e6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80062ea:	4628      	mov	r0, r5
 80062ec:	f7ff fd2e 	bl	8005d4c <__cvt>
 80062f0:	4680      	mov	r8, r0
 80062f2:	e648      	b.n	8005f86 <_printf_float+0x112>

080062f4 <_printf_common>:
 80062f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062f8:	4691      	mov	r9, r2
 80062fa:	461f      	mov	r7, r3
 80062fc:	688a      	ldr	r2, [r1, #8]
 80062fe:	690b      	ldr	r3, [r1, #16]
 8006300:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006304:	4293      	cmp	r3, r2
 8006306:	bfb8      	it	lt
 8006308:	4613      	movlt	r3, r2
 800630a:	f8c9 3000 	str.w	r3, [r9]
 800630e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006312:	4606      	mov	r6, r0
 8006314:	460c      	mov	r4, r1
 8006316:	b112      	cbz	r2, 800631e <_printf_common+0x2a>
 8006318:	3301      	adds	r3, #1
 800631a:	f8c9 3000 	str.w	r3, [r9]
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	0699      	lsls	r1, r3, #26
 8006322:	bf42      	ittt	mi
 8006324:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006328:	3302      	addmi	r3, #2
 800632a:	f8c9 3000 	strmi.w	r3, [r9]
 800632e:	6825      	ldr	r5, [r4, #0]
 8006330:	f015 0506 	ands.w	r5, r5, #6
 8006334:	d107      	bne.n	8006346 <_printf_common+0x52>
 8006336:	f104 0a19 	add.w	sl, r4, #25
 800633a:	68e3      	ldr	r3, [r4, #12]
 800633c:	f8d9 2000 	ldr.w	r2, [r9]
 8006340:	1a9b      	subs	r3, r3, r2
 8006342:	42ab      	cmp	r3, r5
 8006344:	dc28      	bgt.n	8006398 <_printf_common+0xa4>
 8006346:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800634a:	6822      	ldr	r2, [r4, #0]
 800634c:	3300      	adds	r3, #0
 800634e:	bf18      	it	ne
 8006350:	2301      	movne	r3, #1
 8006352:	0692      	lsls	r2, r2, #26
 8006354:	d42d      	bmi.n	80063b2 <_printf_common+0xbe>
 8006356:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800635a:	4639      	mov	r1, r7
 800635c:	4630      	mov	r0, r6
 800635e:	47c0      	blx	r8
 8006360:	3001      	adds	r0, #1
 8006362:	d020      	beq.n	80063a6 <_printf_common+0xb2>
 8006364:	6823      	ldr	r3, [r4, #0]
 8006366:	68e5      	ldr	r5, [r4, #12]
 8006368:	f8d9 2000 	ldr.w	r2, [r9]
 800636c:	f003 0306 	and.w	r3, r3, #6
 8006370:	2b04      	cmp	r3, #4
 8006372:	bf08      	it	eq
 8006374:	1aad      	subeq	r5, r5, r2
 8006376:	68a3      	ldr	r3, [r4, #8]
 8006378:	6922      	ldr	r2, [r4, #16]
 800637a:	bf0c      	ite	eq
 800637c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006380:	2500      	movne	r5, #0
 8006382:	4293      	cmp	r3, r2
 8006384:	bfc4      	itt	gt
 8006386:	1a9b      	subgt	r3, r3, r2
 8006388:	18ed      	addgt	r5, r5, r3
 800638a:	f04f 0900 	mov.w	r9, #0
 800638e:	341a      	adds	r4, #26
 8006390:	454d      	cmp	r5, r9
 8006392:	d11a      	bne.n	80063ca <_printf_common+0xd6>
 8006394:	2000      	movs	r0, #0
 8006396:	e008      	b.n	80063aa <_printf_common+0xb6>
 8006398:	2301      	movs	r3, #1
 800639a:	4652      	mov	r2, sl
 800639c:	4639      	mov	r1, r7
 800639e:	4630      	mov	r0, r6
 80063a0:	47c0      	blx	r8
 80063a2:	3001      	adds	r0, #1
 80063a4:	d103      	bne.n	80063ae <_printf_common+0xba>
 80063a6:	f04f 30ff 	mov.w	r0, #4294967295
 80063aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ae:	3501      	adds	r5, #1
 80063b0:	e7c3      	b.n	800633a <_printf_common+0x46>
 80063b2:	18e1      	adds	r1, r4, r3
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	2030      	movs	r0, #48	; 0x30
 80063b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063bc:	4422      	add	r2, r4
 80063be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063c6:	3302      	adds	r3, #2
 80063c8:	e7c5      	b.n	8006356 <_printf_common+0x62>
 80063ca:	2301      	movs	r3, #1
 80063cc:	4622      	mov	r2, r4
 80063ce:	4639      	mov	r1, r7
 80063d0:	4630      	mov	r0, r6
 80063d2:	47c0      	blx	r8
 80063d4:	3001      	adds	r0, #1
 80063d6:	d0e6      	beq.n	80063a6 <_printf_common+0xb2>
 80063d8:	f109 0901 	add.w	r9, r9, #1
 80063dc:	e7d8      	b.n	8006390 <_printf_common+0x9c>
	...

080063e0 <_printf_i>:
 80063e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80063e8:	460c      	mov	r4, r1
 80063ea:	7e09      	ldrb	r1, [r1, #24]
 80063ec:	b085      	sub	sp, #20
 80063ee:	296e      	cmp	r1, #110	; 0x6e
 80063f0:	4617      	mov	r7, r2
 80063f2:	4606      	mov	r6, r0
 80063f4:	4698      	mov	r8, r3
 80063f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063f8:	f000 80b3 	beq.w	8006562 <_printf_i+0x182>
 80063fc:	d822      	bhi.n	8006444 <_printf_i+0x64>
 80063fe:	2963      	cmp	r1, #99	; 0x63
 8006400:	d036      	beq.n	8006470 <_printf_i+0x90>
 8006402:	d80a      	bhi.n	800641a <_printf_i+0x3a>
 8006404:	2900      	cmp	r1, #0
 8006406:	f000 80b9 	beq.w	800657c <_printf_i+0x19c>
 800640a:	2958      	cmp	r1, #88	; 0x58
 800640c:	f000 8083 	beq.w	8006516 <_printf_i+0x136>
 8006410:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006414:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006418:	e032      	b.n	8006480 <_printf_i+0xa0>
 800641a:	2964      	cmp	r1, #100	; 0x64
 800641c:	d001      	beq.n	8006422 <_printf_i+0x42>
 800641e:	2969      	cmp	r1, #105	; 0x69
 8006420:	d1f6      	bne.n	8006410 <_printf_i+0x30>
 8006422:	6820      	ldr	r0, [r4, #0]
 8006424:	6813      	ldr	r3, [r2, #0]
 8006426:	0605      	lsls	r5, r0, #24
 8006428:	f103 0104 	add.w	r1, r3, #4
 800642c:	d52a      	bpl.n	8006484 <_printf_i+0xa4>
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	6011      	str	r1, [r2, #0]
 8006432:	2b00      	cmp	r3, #0
 8006434:	da03      	bge.n	800643e <_printf_i+0x5e>
 8006436:	222d      	movs	r2, #45	; 0x2d
 8006438:	425b      	negs	r3, r3
 800643a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800643e:	486f      	ldr	r0, [pc, #444]	; (80065fc <_printf_i+0x21c>)
 8006440:	220a      	movs	r2, #10
 8006442:	e039      	b.n	80064b8 <_printf_i+0xd8>
 8006444:	2973      	cmp	r1, #115	; 0x73
 8006446:	f000 809d 	beq.w	8006584 <_printf_i+0x1a4>
 800644a:	d808      	bhi.n	800645e <_printf_i+0x7e>
 800644c:	296f      	cmp	r1, #111	; 0x6f
 800644e:	d020      	beq.n	8006492 <_printf_i+0xb2>
 8006450:	2970      	cmp	r1, #112	; 0x70
 8006452:	d1dd      	bne.n	8006410 <_printf_i+0x30>
 8006454:	6823      	ldr	r3, [r4, #0]
 8006456:	f043 0320 	orr.w	r3, r3, #32
 800645a:	6023      	str	r3, [r4, #0]
 800645c:	e003      	b.n	8006466 <_printf_i+0x86>
 800645e:	2975      	cmp	r1, #117	; 0x75
 8006460:	d017      	beq.n	8006492 <_printf_i+0xb2>
 8006462:	2978      	cmp	r1, #120	; 0x78
 8006464:	d1d4      	bne.n	8006410 <_printf_i+0x30>
 8006466:	2378      	movs	r3, #120	; 0x78
 8006468:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800646c:	4864      	ldr	r0, [pc, #400]	; (8006600 <_printf_i+0x220>)
 800646e:	e055      	b.n	800651c <_printf_i+0x13c>
 8006470:	6813      	ldr	r3, [r2, #0]
 8006472:	1d19      	adds	r1, r3, #4
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6011      	str	r1, [r2, #0]
 8006478:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800647c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006480:	2301      	movs	r3, #1
 8006482:	e08c      	b.n	800659e <_printf_i+0x1be>
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	6011      	str	r1, [r2, #0]
 8006488:	f010 0f40 	tst.w	r0, #64	; 0x40
 800648c:	bf18      	it	ne
 800648e:	b21b      	sxthne	r3, r3
 8006490:	e7cf      	b.n	8006432 <_printf_i+0x52>
 8006492:	6813      	ldr	r3, [r2, #0]
 8006494:	6825      	ldr	r5, [r4, #0]
 8006496:	1d18      	adds	r0, r3, #4
 8006498:	6010      	str	r0, [r2, #0]
 800649a:	0628      	lsls	r0, r5, #24
 800649c:	d501      	bpl.n	80064a2 <_printf_i+0xc2>
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	e002      	b.n	80064a8 <_printf_i+0xc8>
 80064a2:	0668      	lsls	r0, r5, #25
 80064a4:	d5fb      	bpl.n	800649e <_printf_i+0xbe>
 80064a6:	881b      	ldrh	r3, [r3, #0]
 80064a8:	4854      	ldr	r0, [pc, #336]	; (80065fc <_printf_i+0x21c>)
 80064aa:	296f      	cmp	r1, #111	; 0x6f
 80064ac:	bf14      	ite	ne
 80064ae:	220a      	movne	r2, #10
 80064b0:	2208      	moveq	r2, #8
 80064b2:	2100      	movs	r1, #0
 80064b4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064b8:	6865      	ldr	r5, [r4, #4]
 80064ba:	60a5      	str	r5, [r4, #8]
 80064bc:	2d00      	cmp	r5, #0
 80064be:	f2c0 8095 	blt.w	80065ec <_printf_i+0x20c>
 80064c2:	6821      	ldr	r1, [r4, #0]
 80064c4:	f021 0104 	bic.w	r1, r1, #4
 80064c8:	6021      	str	r1, [r4, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d13d      	bne.n	800654a <_printf_i+0x16a>
 80064ce:	2d00      	cmp	r5, #0
 80064d0:	f040 808e 	bne.w	80065f0 <_printf_i+0x210>
 80064d4:	4665      	mov	r5, ip
 80064d6:	2a08      	cmp	r2, #8
 80064d8:	d10b      	bne.n	80064f2 <_printf_i+0x112>
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	07db      	lsls	r3, r3, #31
 80064de:	d508      	bpl.n	80064f2 <_printf_i+0x112>
 80064e0:	6923      	ldr	r3, [r4, #16]
 80064e2:	6862      	ldr	r2, [r4, #4]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	bfde      	ittt	le
 80064e8:	2330      	movle	r3, #48	; 0x30
 80064ea:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064ee:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064f2:	ebac 0305 	sub.w	r3, ip, r5
 80064f6:	6123      	str	r3, [r4, #16]
 80064f8:	f8cd 8000 	str.w	r8, [sp]
 80064fc:	463b      	mov	r3, r7
 80064fe:	aa03      	add	r2, sp, #12
 8006500:	4621      	mov	r1, r4
 8006502:	4630      	mov	r0, r6
 8006504:	f7ff fef6 	bl	80062f4 <_printf_common>
 8006508:	3001      	adds	r0, #1
 800650a:	d14d      	bne.n	80065a8 <_printf_i+0x1c8>
 800650c:	f04f 30ff 	mov.w	r0, #4294967295
 8006510:	b005      	add	sp, #20
 8006512:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006516:	4839      	ldr	r0, [pc, #228]	; (80065fc <_printf_i+0x21c>)
 8006518:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800651c:	6813      	ldr	r3, [r2, #0]
 800651e:	6821      	ldr	r1, [r4, #0]
 8006520:	1d1d      	adds	r5, r3, #4
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6015      	str	r5, [r2, #0]
 8006526:	060a      	lsls	r2, r1, #24
 8006528:	d50b      	bpl.n	8006542 <_printf_i+0x162>
 800652a:	07ca      	lsls	r2, r1, #31
 800652c:	bf44      	itt	mi
 800652e:	f041 0120 	orrmi.w	r1, r1, #32
 8006532:	6021      	strmi	r1, [r4, #0]
 8006534:	b91b      	cbnz	r3, 800653e <_printf_i+0x15e>
 8006536:	6822      	ldr	r2, [r4, #0]
 8006538:	f022 0220 	bic.w	r2, r2, #32
 800653c:	6022      	str	r2, [r4, #0]
 800653e:	2210      	movs	r2, #16
 8006540:	e7b7      	b.n	80064b2 <_printf_i+0xd2>
 8006542:	064d      	lsls	r5, r1, #25
 8006544:	bf48      	it	mi
 8006546:	b29b      	uxthmi	r3, r3
 8006548:	e7ef      	b.n	800652a <_printf_i+0x14a>
 800654a:	4665      	mov	r5, ip
 800654c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006550:	fb02 3311 	mls	r3, r2, r1, r3
 8006554:	5cc3      	ldrb	r3, [r0, r3]
 8006556:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800655a:	460b      	mov	r3, r1
 800655c:	2900      	cmp	r1, #0
 800655e:	d1f5      	bne.n	800654c <_printf_i+0x16c>
 8006560:	e7b9      	b.n	80064d6 <_printf_i+0xf6>
 8006562:	6813      	ldr	r3, [r2, #0]
 8006564:	6825      	ldr	r5, [r4, #0]
 8006566:	6961      	ldr	r1, [r4, #20]
 8006568:	1d18      	adds	r0, r3, #4
 800656a:	6010      	str	r0, [r2, #0]
 800656c:	0628      	lsls	r0, r5, #24
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	d501      	bpl.n	8006576 <_printf_i+0x196>
 8006572:	6019      	str	r1, [r3, #0]
 8006574:	e002      	b.n	800657c <_printf_i+0x19c>
 8006576:	066a      	lsls	r2, r5, #25
 8006578:	d5fb      	bpl.n	8006572 <_printf_i+0x192>
 800657a:	8019      	strh	r1, [r3, #0]
 800657c:	2300      	movs	r3, #0
 800657e:	6123      	str	r3, [r4, #16]
 8006580:	4665      	mov	r5, ip
 8006582:	e7b9      	b.n	80064f8 <_printf_i+0x118>
 8006584:	6813      	ldr	r3, [r2, #0]
 8006586:	1d19      	adds	r1, r3, #4
 8006588:	6011      	str	r1, [r2, #0]
 800658a:	681d      	ldr	r5, [r3, #0]
 800658c:	6862      	ldr	r2, [r4, #4]
 800658e:	2100      	movs	r1, #0
 8006590:	4628      	mov	r0, r5
 8006592:	f7f9 fe2d 	bl	80001f0 <memchr>
 8006596:	b108      	cbz	r0, 800659c <_printf_i+0x1bc>
 8006598:	1b40      	subs	r0, r0, r5
 800659a:	6060      	str	r0, [r4, #4]
 800659c:	6863      	ldr	r3, [r4, #4]
 800659e:	6123      	str	r3, [r4, #16]
 80065a0:	2300      	movs	r3, #0
 80065a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065a6:	e7a7      	b.n	80064f8 <_printf_i+0x118>
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	462a      	mov	r2, r5
 80065ac:	4639      	mov	r1, r7
 80065ae:	4630      	mov	r0, r6
 80065b0:	47c0      	blx	r8
 80065b2:	3001      	adds	r0, #1
 80065b4:	d0aa      	beq.n	800650c <_printf_i+0x12c>
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	079b      	lsls	r3, r3, #30
 80065ba:	d413      	bmi.n	80065e4 <_printf_i+0x204>
 80065bc:	68e0      	ldr	r0, [r4, #12]
 80065be:	9b03      	ldr	r3, [sp, #12]
 80065c0:	4298      	cmp	r0, r3
 80065c2:	bfb8      	it	lt
 80065c4:	4618      	movlt	r0, r3
 80065c6:	e7a3      	b.n	8006510 <_printf_i+0x130>
 80065c8:	2301      	movs	r3, #1
 80065ca:	464a      	mov	r2, r9
 80065cc:	4639      	mov	r1, r7
 80065ce:	4630      	mov	r0, r6
 80065d0:	47c0      	blx	r8
 80065d2:	3001      	adds	r0, #1
 80065d4:	d09a      	beq.n	800650c <_printf_i+0x12c>
 80065d6:	3501      	adds	r5, #1
 80065d8:	68e3      	ldr	r3, [r4, #12]
 80065da:	9a03      	ldr	r2, [sp, #12]
 80065dc:	1a9b      	subs	r3, r3, r2
 80065de:	42ab      	cmp	r3, r5
 80065e0:	dcf2      	bgt.n	80065c8 <_printf_i+0x1e8>
 80065e2:	e7eb      	b.n	80065bc <_printf_i+0x1dc>
 80065e4:	2500      	movs	r5, #0
 80065e6:	f104 0919 	add.w	r9, r4, #25
 80065ea:	e7f5      	b.n	80065d8 <_printf_i+0x1f8>
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1ac      	bne.n	800654a <_printf_i+0x16a>
 80065f0:	7803      	ldrb	r3, [r0, #0]
 80065f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065f6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065fa:	e76c      	b.n	80064d6 <_printf_i+0xf6>
 80065fc:	0800a150 	.word	0x0800a150
 8006600:	0800a161 	.word	0x0800a161

08006604 <_scanf_float>:
 8006604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006608:	469a      	mov	sl, r3
 800660a:	688b      	ldr	r3, [r1, #8]
 800660c:	4616      	mov	r6, r2
 800660e:	1e5a      	subs	r2, r3, #1
 8006610:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006614:	b087      	sub	sp, #28
 8006616:	bf83      	ittte	hi
 8006618:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800661c:	189b      	addhi	r3, r3, r2
 800661e:	9301      	strhi	r3, [sp, #4]
 8006620:	2300      	movls	r3, #0
 8006622:	bf86      	itte	hi
 8006624:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006628:	608b      	strhi	r3, [r1, #8]
 800662a:	9301      	strls	r3, [sp, #4]
 800662c:	680b      	ldr	r3, [r1, #0]
 800662e:	4688      	mov	r8, r1
 8006630:	f04f 0b00 	mov.w	fp, #0
 8006634:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006638:	f848 3b1c 	str.w	r3, [r8], #28
 800663c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006640:	4607      	mov	r7, r0
 8006642:	460c      	mov	r4, r1
 8006644:	4645      	mov	r5, r8
 8006646:	465a      	mov	r2, fp
 8006648:	46d9      	mov	r9, fp
 800664a:	f8cd b008 	str.w	fp, [sp, #8]
 800664e:	68a1      	ldr	r1, [r4, #8]
 8006650:	b181      	cbz	r1, 8006674 <_scanf_float+0x70>
 8006652:	6833      	ldr	r3, [r6, #0]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	2b49      	cmp	r3, #73	; 0x49
 8006658:	d071      	beq.n	800673e <_scanf_float+0x13a>
 800665a:	d84d      	bhi.n	80066f8 <_scanf_float+0xf4>
 800665c:	2b39      	cmp	r3, #57	; 0x39
 800665e:	d840      	bhi.n	80066e2 <_scanf_float+0xde>
 8006660:	2b31      	cmp	r3, #49	; 0x31
 8006662:	f080 8088 	bcs.w	8006776 <_scanf_float+0x172>
 8006666:	2b2d      	cmp	r3, #45	; 0x2d
 8006668:	f000 8090 	beq.w	800678c <_scanf_float+0x188>
 800666c:	d815      	bhi.n	800669a <_scanf_float+0x96>
 800666e:	2b2b      	cmp	r3, #43	; 0x2b
 8006670:	f000 808c 	beq.w	800678c <_scanf_float+0x188>
 8006674:	f1b9 0f00 	cmp.w	r9, #0
 8006678:	d003      	beq.n	8006682 <_scanf_float+0x7e>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	3a01      	subs	r2, #1
 8006684:	2a01      	cmp	r2, #1
 8006686:	f200 80ea 	bhi.w	800685e <_scanf_float+0x25a>
 800668a:	4545      	cmp	r5, r8
 800668c:	f200 80dc 	bhi.w	8006848 <_scanf_float+0x244>
 8006690:	2601      	movs	r6, #1
 8006692:	4630      	mov	r0, r6
 8006694:	b007      	add	sp, #28
 8006696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800669a:	2b2e      	cmp	r3, #46	; 0x2e
 800669c:	f000 809f 	beq.w	80067de <_scanf_float+0x1da>
 80066a0:	2b30      	cmp	r3, #48	; 0x30
 80066a2:	d1e7      	bne.n	8006674 <_scanf_float+0x70>
 80066a4:	6820      	ldr	r0, [r4, #0]
 80066a6:	f410 7f80 	tst.w	r0, #256	; 0x100
 80066aa:	d064      	beq.n	8006776 <_scanf_float+0x172>
 80066ac:	9b01      	ldr	r3, [sp, #4]
 80066ae:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80066b2:	6020      	str	r0, [r4, #0]
 80066b4:	f109 0901 	add.w	r9, r9, #1
 80066b8:	b11b      	cbz	r3, 80066c2 <_scanf_float+0xbe>
 80066ba:	3b01      	subs	r3, #1
 80066bc:	3101      	adds	r1, #1
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	60a1      	str	r1, [r4, #8]
 80066c2:	68a3      	ldr	r3, [r4, #8]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	60a3      	str	r3, [r4, #8]
 80066c8:	6923      	ldr	r3, [r4, #16]
 80066ca:	3301      	adds	r3, #1
 80066cc:	6123      	str	r3, [r4, #16]
 80066ce:	6873      	ldr	r3, [r6, #4]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	6073      	str	r3, [r6, #4]
 80066d6:	f340 80ac 	ble.w	8006832 <_scanf_float+0x22e>
 80066da:	6833      	ldr	r3, [r6, #0]
 80066dc:	3301      	adds	r3, #1
 80066de:	6033      	str	r3, [r6, #0]
 80066e0:	e7b5      	b.n	800664e <_scanf_float+0x4a>
 80066e2:	2b45      	cmp	r3, #69	; 0x45
 80066e4:	f000 8085 	beq.w	80067f2 <_scanf_float+0x1ee>
 80066e8:	2b46      	cmp	r3, #70	; 0x46
 80066ea:	d06a      	beq.n	80067c2 <_scanf_float+0x1be>
 80066ec:	2b41      	cmp	r3, #65	; 0x41
 80066ee:	d1c1      	bne.n	8006674 <_scanf_float+0x70>
 80066f0:	2a01      	cmp	r2, #1
 80066f2:	d1bf      	bne.n	8006674 <_scanf_float+0x70>
 80066f4:	2202      	movs	r2, #2
 80066f6:	e046      	b.n	8006786 <_scanf_float+0x182>
 80066f8:	2b65      	cmp	r3, #101	; 0x65
 80066fa:	d07a      	beq.n	80067f2 <_scanf_float+0x1ee>
 80066fc:	d818      	bhi.n	8006730 <_scanf_float+0x12c>
 80066fe:	2b54      	cmp	r3, #84	; 0x54
 8006700:	d066      	beq.n	80067d0 <_scanf_float+0x1cc>
 8006702:	d811      	bhi.n	8006728 <_scanf_float+0x124>
 8006704:	2b4e      	cmp	r3, #78	; 0x4e
 8006706:	d1b5      	bne.n	8006674 <_scanf_float+0x70>
 8006708:	2a00      	cmp	r2, #0
 800670a:	d146      	bne.n	800679a <_scanf_float+0x196>
 800670c:	f1b9 0f00 	cmp.w	r9, #0
 8006710:	d145      	bne.n	800679e <_scanf_float+0x19a>
 8006712:	6821      	ldr	r1, [r4, #0]
 8006714:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006718:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800671c:	d13f      	bne.n	800679e <_scanf_float+0x19a>
 800671e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006722:	6021      	str	r1, [r4, #0]
 8006724:	2201      	movs	r2, #1
 8006726:	e02e      	b.n	8006786 <_scanf_float+0x182>
 8006728:	2b59      	cmp	r3, #89	; 0x59
 800672a:	d01e      	beq.n	800676a <_scanf_float+0x166>
 800672c:	2b61      	cmp	r3, #97	; 0x61
 800672e:	e7de      	b.n	80066ee <_scanf_float+0xea>
 8006730:	2b6e      	cmp	r3, #110	; 0x6e
 8006732:	d0e9      	beq.n	8006708 <_scanf_float+0x104>
 8006734:	d815      	bhi.n	8006762 <_scanf_float+0x15e>
 8006736:	2b66      	cmp	r3, #102	; 0x66
 8006738:	d043      	beq.n	80067c2 <_scanf_float+0x1be>
 800673a:	2b69      	cmp	r3, #105	; 0x69
 800673c:	d19a      	bne.n	8006674 <_scanf_float+0x70>
 800673e:	f1bb 0f00 	cmp.w	fp, #0
 8006742:	d138      	bne.n	80067b6 <_scanf_float+0x1b2>
 8006744:	f1b9 0f00 	cmp.w	r9, #0
 8006748:	d197      	bne.n	800667a <_scanf_float+0x76>
 800674a:	6821      	ldr	r1, [r4, #0]
 800674c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006750:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006754:	d195      	bne.n	8006682 <_scanf_float+0x7e>
 8006756:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800675a:	6021      	str	r1, [r4, #0]
 800675c:	f04f 0b01 	mov.w	fp, #1
 8006760:	e011      	b.n	8006786 <_scanf_float+0x182>
 8006762:	2b74      	cmp	r3, #116	; 0x74
 8006764:	d034      	beq.n	80067d0 <_scanf_float+0x1cc>
 8006766:	2b79      	cmp	r3, #121	; 0x79
 8006768:	d184      	bne.n	8006674 <_scanf_float+0x70>
 800676a:	f1bb 0f07 	cmp.w	fp, #7
 800676e:	d181      	bne.n	8006674 <_scanf_float+0x70>
 8006770:	f04f 0b08 	mov.w	fp, #8
 8006774:	e007      	b.n	8006786 <_scanf_float+0x182>
 8006776:	eb12 0f0b 	cmn.w	r2, fp
 800677a:	f47f af7b 	bne.w	8006674 <_scanf_float+0x70>
 800677e:	6821      	ldr	r1, [r4, #0]
 8006780:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006784:	6021      	str	r1, [r4, #0]
 8006786:	702b      	strb	r3, [r5, #0]
 8006788:	3501      	adds	r5, #1
 800678a:	e79a      	b.n	80066c2 <_scanf_float+0xbe>
 800678c:	6821      	ldr	r1, [r4, #0]
 800678e:	0608      	lsls	r0, r1, #24
 8006790:	f57f af70 	bpl.w	8006674 <_scanf_float+0x70>
 8006794:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006798:	e7f4      	b.n	8006784 <_scanf_float+0x180>
 800679a:	2a02      	cmp	r2, #2
 800679c:	d047      	beq.n	800682e <_scanf_float+0x22a>
 800679e:	f1bb 0f01 	cmp.w	fp, #1
 80067a2:	d003      	beq.n	80067ac <_scanf_float+0x1a8>
 80067a4:	f1bb 0f04 	cmp.w	fp, #4
 80067a8:	f47f af64 	bne.w	8006674 <_scanf_float+0x70>
 80067ac:	f10b 0b01 	add.w	fp, fp, #1
 80067b0:	fa5f fb8b 	uxtb.w	fp, fp
 80067b4:	e7e7      	b.n	8006786 <_scanf_float+0x182>
 80067b6:	f1bb 0f03 	cmp.w	fp, #3
 80067ba:	d0f7      	beq.n	80067ac <_scanf_float+0x1a8>
 80067bc:	f1bb 0f05 	cmp.w	fp, #5
 80067c0:	e7f2      	b.n	80067a8 <_scanf_float+0x1a4>
 80067c2:	f1bb 0f02 	cmp.w	fp, #2
 80067c6:	f47f af55 	bne.w	8006674 <_scanf_float+0x70>
 80067ca:	f04f 0b03 	mov.w	fp, #3
 80067ce:	e7da      	b.n	8006786 <_scanf_float+0x182>
 80067d0:	f1bb 0f06 	cmp.w	fp, #6
 80067d4:	f47f af4e 	bne.w	8006674 <_scanf_float+0x70>
 80067d8:	f04f 0b07 	mov.w	fp, #7
 80067dc:	e7d3      	b.n	8006786 <_scanf_float+0x182>
 80067de:	6821      	ldr	r1, [r4, #0]
 80067e0:	0588      	lsls	r0, r1, #22
 80067e2:	f57f af47 	bpl.w	8006674 <_scanf_float+0x70>
 80067e6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80067ea:	6021      	str	r1, [r4, #0]
 80067ec:	f8cd 9008 	str.w	r9, [sp, #8]
 80067f0:	e7c9      	b.n	8006786 <_scanf_float+0x182>
 80067f2:	6821      	ldr	r1, [r4, #0]
 80067f4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80067f8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80067fc:	d006      	beq.n	800680c <_scanf_float+0x208>
 80067fe:	0548      	lsls	r0, r1, #21
 8006800:	f57f af38 	bpl.w	8006674 <_scanf_float+0x70>
 8006804:	f1b9 0f00 	cmp.w	r9, #0
 8006808:	f43f af3b 	beq.w	8006682 <_scanf_float+0x7e>
 800680c:	0588      	lsls	r0, r1, #22
 800680e:	bf58      	it	pl
 8006810:	9802      	ldrpl	r0, [sp, #8]
 8006812:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006816:	bf58      	it	pl
 8006818:	eba9 0000 	subpl.w	r0, r9, r0
 800681c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006820:	bf58      	it	pl
 8006822:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006826:	6021      	str	r1, [r4, #0]
 8006828:	f04f 0900 	mov.w	r9, #0
 800682c:	e7ab      	b.n	8006786 <_scanf_float+0x182>
 800682e:	2203      	movs	r2, #3
 8006830:	e7a9      	b.n	8006786 <_scanf_float+0x182>
 8006832:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006836:	9205      	str	r2, [sp, #20]
 8006838:	4631      	mov	r1, r6
 800683a:	4638      	mov	r0, r7
 800683c:	4798      	blx	r3
 800683e:	9a05      	ldr	r2, [sp, #20]
 8006840:	2800      	cmp	r0, #0
 8006842:	f43f af04 	beq.w	800664e <_scanf_float+0x4a>
 8006846:	e715      	b.n	8006674 <_scanf_float+0x70>
 8006848:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800684c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006850:	4632      	mov	r2, r6
 8006852:	4638      	mov	r0, r7
 8006854:	4798      	blx	r3
 8006856:	6923      	ldr	r3, [r4, #16]
 8006858:	3b01      	subs	r3, #1
 800685a:	6123      	str	r3, [r4, #16]
 800685c:	e715      	b.n	800668a <_scanf_float+0x86>
 800685e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006862:	2b06      	cmp	r3, #6
 8006864:	d80a      	bhi.n	800687c <_scanf_float+0x278>
 8006866:	f1bb 0f02 	cmp.w	fp, #2
 800686a:	d968      	bls.n	800693e <_scanf_float+0x33a>
 800686c:	f1ab 0b03 	sub.w	fp, fp, #3
 8006870:	fa5f fb8b 	uxtb.w	fp, fp
 8006874:	eba5 0b0b 	sub.w	fp, r5, fp
 8006878:	455d      	cmp	r5, fp
 800687a:	d14b      	bne.n	8006914 <_scanf_float+0x310>
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	05da      	lsls	r2, r3, #23
 8006880:	d51f      	bpl.n	80068c2 <_scanf_float+0x2be>
 8006882:	055b      	lsls	r3, r3, #21
 8006884:	d468      	bmi.n	8006958 <_scanf_float+0x354>
 8006886:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800688a:	6923      	ldr	r3, [r4, #16]
 800688c:	2965      	cmp	r1, #101	; 0x65
 800688e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006892:	f105 3bff 	add.w	fp, r5, #4294967295
 8006896:	6123      	str	r3, [r4, #16]
 8006898:	d00d      	beq.n	80068b6 <_scanf_float+0x2b2>
 800689a:	2945      	cmp	r1, #69	; 0x45
 800689c:	d00b      	beq.n	80068b6 <_scanf_float+0x2b2>
 800689e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068a2:	4632      	mov	r2, r6
 80068a4:	4638      	mov	r0, r7
 80068a6:	4798      	blx	r3
 80068a8:	6923      	ldr	r3, [r4, #16]
 80068aa:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80068ae:	3b01      	subs	r3, #1
 80068b0:	f1a5 0b02 	sub.w	fp, r5, #2
 80068b4:	6123      	str	r3, [r4, #16]
 80068b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068ba:	4632      	mov	r2, r6
 80068bc:	4638      	mov	r0, r7
 80068be:	4798      	blx	r3
 80068c0:	465d      	mov	r5, fp
 80068c2:	6826      	ldr	r6, [r4, #0]
 80068c4:	f016 0610 	ands.w	r6, r6, #16
 80068c8:	d17a      	bne.n	80069c0 <_scanf_float+0x3bc>
 80068ca:	702e      	strb	r6, [r5, #0]
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80068d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068d6:	d142      	bne.n	800695e <_scanf_float+0x35a>
 80068d8:	9b02      	ldr	r3, [sp, #8]
 80068da:	eba9 0303 	sub.w	r3, r9, r3
 80068de:	425a      	negs	r2, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d149      	bne.n	8006978 <_scanf_float+0x374>
 80068e4:	2200      	movs	r2, #0
 80068e6:	4641      	mov	r1, r8
 80068e8:	4638      	mov	r0, r7
 80068ea:	f000 fed1 	bl	8007690 <_strtod_r>
 80068ee:	6825      	ldr	r5, [r4, #0]
 80068f0:	f8da 3000 	ldr.w	r3, [sl]
 80068f4:	f015 0f02 	tst.w	r5, #2
 80068f8:	f103 0204 	add.w	r2, r3, #4
 80068fc:	ec59 8b10 	vmov	r8, r9, d0
 8006900:	f8ca 2000 	str.w	r2, [sl]
 8006904:	d043      	beq.n	800698e <_scanf_float+0x38a>
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	e9c3 8900 	strd	r8, r9, [r3]
 800690c:	68e3      	ldr	r3, [r4, #12]
 800690e:	3301      	adds	r3, #1
 8006910:	60e3      	str	r3, [r4, #12]
 8006912:	e6be      	b.n	8006692 <_scanf_float+0x8e>
 8006914:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006918:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800691c:	4632      	mov	r2, r6
 800691e:	4638      	mov	r0, r7
 8006920:	4798      	blx	r3
 8006922:	6923      	ldr	r3, [r4, #16]
 8006924:	3b01      	subs	r3, #1
 8006926:	6123      	str	r3, [r4, #16]
 8006928:	e7a6      	b.n	8006878 <_scanf_float+0x274>
 800692a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800692e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006932:	4632      	mov	r2, r6
 8006934:	4638      	mov	r0, r7
 8006936:	4798      	blx	r3
 8006938:	6923      	ldr	r3, [r4, #16]
 800693a:	3b01      	subs	r3, #1
 800693c:	6123      	str	r3, [r4, #16]
 800693e:	4545      	cmp	r5, r8
 8006940:	d8f3      	bhi.n	800692a <_scanf_float+0x326>
 8006942:	e6a5      	b.n	8006690 <_scanf_float+0x8c>
 8006944:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006948:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800694c:	4632      	mov	r2, r6
 800694e:	4638      	mov	r0, r7
 8006950:	4798      	blx	r3
 8006952:	6923      	ldr	r3, [r4, #16]
 8006954:	3b01      	subs	r3, #1
 8006956:	6123      	str	r3, [r4, #16]
 8006958:	4545      	cmp	r5, r8
 800695a:	d8f3      	bhi.n	8006944 <_scanf_float+0x340>
 800695c:	e698      	b.n	8006690 <_scanf_float+0x8c>
 800695e:	9b03      	ldr	r3, [sp, #12]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0bf      	beq.n	80068e4 <_scanf_float+0x2e0>
 8006964:	9904      	ldr	r1, [sp, #16]
 8006966:	230a      	movs	r3, #10
 8006968:	4632      	mov	r2, r6
 800696a:	3101      	adds	r1, #1
 800696c:	4638      	mov	r0, r7
 800696e:	f000 ff1b 	bl	80077a8 <_strtol_r>
 8006972:	9b03      	ldr	r3, [sp, #12]
 8006974:	9d04      	ldr	r5, [sp, #16]
 8006976:	1ac2      	subs	r2, r0, r3
 8006978:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800697c:	429d      	cmp	r5, r3
 800697e:	bf28      	it	cs
 8006980:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006984:	490f      	ldr	r1, [pc, #60]	; (80069c4 <_scanf_float+0x3c0>)
 8006986:	4628      	mov	r0, r5
 8006988:	f000 f824 	bl	80069d4 <siprintf>
 800698c:	e7aa      	b.n	80068e4 <_scanf_float+0x2e0>
 800698e:	f015 0504 	ands.w	r5, r5, #4
 8006992:	d1b8      	bne.n	8006906 <_scanf_float+0x302>
 8006994:	681f      	ldr	r7, [r3, #0]
 8006996:	ee10 2a10 	vmov	r2, s0
 800699a:	464b      	mov	r3, r9
 800699c:	ee10 0a10 	vmov	r0, s0
 80069a0:	4649      	mov	r1, r9
 80069a2:	f7fa f8cb 	bl	8000b3c <__aeabi_dcmpun>
 80069a6:	b128      	cbz	r0, 80069b4 <_scanf_float+0x3b0>
 80069a8:	4628      	mov	r0, r5
 80069aa:	f000 f80d 	bl	80069c8 <nanf>
 80069ae:	ed87 0a00 	vstr	s0, [r7]
 80069b2:	e7ab      	b.n	800690c <_scanf_float+0x308>
 80069b4:	4640      	mov	r0, r8
 80069b6:	4649      	mov	r1, r9
 80069b8:	f7fa f91e 	bl	8000bf8 <__aeabi_d2f>
 80069bc:	6038      	str	r0, [r7, #0]
 80069be:	e7a5      	b.n	800690c <_scanf_float+0x308>
 80069c0:	2600      	movs	r6, #0
 80069c2:	e666      	b.n	8006692 <_scanf_float+0x8e>
 80069c4:	0800a172 	.word	0x0800a172

080069c8 <nanf>:
 80069c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80069d0 <nanf+0x8>
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	7fc00000 	.word	0x7fc00000

080069d4 <siprintf>:
 80069d4:	b40e      	push	{r1, r2, r3}
 80069d6:	b500      	push	{lr}
 80069d8:	b09c      	sub	sp, #112	; 0x70
 80069da:	ab1d      	add	r3, sp, #116	; 0x74
 80069dc:	9002      	str	r0, [sp, #8]
 80069de:	9006      	str	r0, [sp, #24]
 80069e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069e4:	4809      	ldr	r0, [pc, #36]	; (8006a0c <siprintf+0x38>)
 80069e6:	9107      	str	r1, [sp, #28]
 80069e8:	9104      	str	r1, [sp, #16]
 80069ea:	4909      	ldr	r1, [pc, #36]	; (8006a10 <siprintf+0x3c>)
 80069ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f0:	9105      	str	r1, [sp, #20]
 80069f2:	6800      	ldr	r0, [r0, #0]
 80069f4:	9301      	str	r3, [sp, #4]
 80069f6:	a902      	add	r1, sp, #8
 80069f8:	f002 fdaa 	bl	8009550 <_svfiprintf_r>
 80069fc:	9b02      	ldr	r3, [sp, #8]
 80069fe:	2200      	movs	r2, #0
 8006a00:	701a      	strb	r2, [r3, #0]
 8006a02:	b01c      	add	sp, #112	; 0x70
 8006a04:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a08:	b003      	add	sp, #12
 8006a0a:	4770      	bx	lr
 8006a0c:	2000022c 	.word	0x2000022c
 8006a10:	ffff0208 	.word	0xffff0208

08006a14 <siscanf>:
 8006a14:	b40e      	push	{r1, r2, r3}
 8006a16:	b530      	push	{r4, r5, lr}
 8006a18:	b09c      	sub	sp, #112	; 0x70
 8006a1a:	ac1f      	add	r4, sp, #124	; 0x7c
 8006a1c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006a20:	f854 5b04 	ldr.w	r5, [r4], #4
 8006a24:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006a28:	9002      	str	r0, [sp, #8]
 8006a2a:	9006      	str	r0, [sp, #24]
 8006a2c:	f7f9 fbd8 	bl	80001e0 <strlen>
 8006a30:	4b0b      	ldr	r3, [pc, #44]	; (8006a60 <siscanf+0x4c>)
 8006a32:	9003      	str	r0, [sp, #12]
 8006a34:	9007      	str	r0, [sp, #28]
 8006a36:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a38:	480a      	ldr	r0, [pc, #40]	; (8006a64 <siscanf+0x50>)
 8006a3a:	9401      	str	r4, [sp, #4]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a40:	9314      	str	r3, [sp, #80]	; 0x50
 8006a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a4a:	462a      	mov	r2, r5
 8006a4c:	4623      	mov	r3, r4
 8006a4e:	a902      	add	r1, sp, #8
 8006a50:	6800      	ldr	r0, [r0, #0]
 8006a52:	f002 fecf 	bl	80097f4 <__ssvfiscanf_r>
 8006a56:	b01c      	add	sp, #112	; 0x70
 8006a58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a5c:	b003      	add	sp, #12
 8006a5e:	4770      	bx	lr
 8006a60:	08006a69 	.word	0x08006a69
 8006a64:	2000022c 	.word	0x2000022c

08006a68 <__seofread>:
 8006a68:	2000      	movs	r0, #0
 8006a6a:	4770      	bx	lr

08006a6c <sulp>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	4604      	mov	r4, r0
 8006a70:	460d      	mov	r5, r1
 8006a72:	ec45 4b10 	vmov	d0, r4, r5
 8006a76:	4616      	mov	r6, r2
 8006a78:	f002 fb26 	bl	80090c8 <__ulp>
 8006a7c:	ec51 0b10 	vmov	r0, r1, d0
 8006a80:	b17e      	cbz	r6, 8006aa2 <sulp+0x36>
 8006a82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a86:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	dd09      	ble.n	8006aa2 <sulp+0x36>
 8006a8e:	051b      	lsls	r3, r3, #20
 8006a90:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a94:	2400      	movs	r4, #0
 8006a96:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a9a:	4622      	mov	r2, r4
 8006a9c:	462b      	mov	r3, r5
 8006a9e:	f7f9 fdb3 	bl	8000608 <__aeabi_dmul>
 8006aa2:	bd70      	pop	{r4, r5, r6, pc}
 8006aa4:	0000      	movs	r0, r0
	...

08006aa8 <_strtod_l>:
 8006aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aac:	461f      	mov	r7, r3
 8006aae:	b0a1      	sub	sp, #132	; 0x84
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	4681      	mov	r9, r0
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	460e      	mov	r6, r1
 8006ab8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006aba:	931c      	str	r3, [sp, #112]	; 0x70
 8006abc:	f002 f804 	bl	8008ac8 <__localeconv_l>
 8006ac0:	4680      	mov	r8, r0
 8006ac2:	6800      	ldr	r0, [r0, #0]
 8006ac4:	f7f9 fb8c 	bl	80001e0 <strlen>
 8006ac8:	f04f 0a00 	mov.w	sl, #0
 8006acc:	4604      	mov	r4, r0
 8006ace:	f04f 0b00 	mov.w	fp, #0
 8006ad2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ad6:	781a      	ldrb	r2, [r3, #0]
 8006ad8:	2a0d      	cmp	r2, #13
 8006ada:	d832      	bhi.n	8006b42 <_strtod_l+0x9a>
 8006adc:	2a09      	cmp	r2, #9
 8006ade:	d236      	bcs.n	8006b4e <_strtod_l+0xa6>
 8006ae0:	2a00      	cmp	r2, #0
 8006ae2:	d03e      	beq.n	8006b62 <_strtod_l+0xba>
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ae8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006aea:	782b      	ldrb	r3, [r5, #0]
 8006aec:	2b30      	cmp	r3, #48	; 0x30
 8006aee:	f040 80ac 	bne.w	8006c4a <_strtod_l+0x1a2>
 8006af2:	786b      	ldrb	r3, [r5, #1]
 8006af4:	2b58      	cmp	r3, #88	; 0x58
 8006af6:	d001      	beq.n	8006afc <_strtod_l+0x54>
 8006af8:	2b78      	cmp	r3, #120	; 0x78
 8006afa:	d167      	bne.n	8006bcc <_strtod_l+0x124>
 8006afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006afe:	9301      	str	r3, [sp, #4]
 8006b00:	ab1c      	add	r3, sp, #112	; 0x70
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	9702      	str	r7, [sp, #8]
 8006b06:	ab1d      	add	r3, sp, #116	; 0x74
 8006b08:	4a88      	ldr	r2, [pc, #544]	; (8006d2c <_strtod_l+0x284>)
 8006b0a:	a91b      	add	r1, sp, #108	; 0x6c
 8006b0c:	4648      	mov	r0, r9
 8006b0e:	f001 fcf2 	bl	80084f6 <__gethex>
 8006b12:	f010 0407 	ands.w	r4, r0, #7
 8006b16:	4606      	mov	r6, r0
 8006b18:	d005      	beq.n	8006b26 <_strtod_l+0x7e>
 8006b1a:	2c06      	cmp	r4, #6
 8006b1c:	d12b      	bne.n	8006b76 <_strtod_l+0xce>
 8006b1e:	3501      	adds	r5, #1
 8006b20:	2300      	movs	r3, #0
 8006b22:	951b      	str	r5, [sp, #108]	; 0x6c
 8006b24:	930d      	str	r3, [sp, #52]	; 0x34
 8006b26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f040 859a 	bne.w	8007662 <_strtod_l+0xbba>
 8006b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b30:	b1e3      	cbz	r3, 8006b6c <_strtod_l+0xc4>
 8006b32:	4652      	mov	r2, sl
 8006b34:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006b38:	ec43 2b10 	vmov	d0, r2, r3
 8006b3c:	b021      	add	sp, #132	; 0x84
 8006b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b42:	2a2b      	cmp	r2, #43	; 0x2b
 8006b44:	d015      	beq.n	8006b72 <_strtod_l+0xca>
 8006b46:	2a2d      	cmp	r2, #45	; 0x2d
 8006b48:	d004      	beq.n	8006b54 <_strtod_l+0xac>
 8006b4a:	2a20      	cmp	r2, #32
 8006b4c:	d1ca      	bne.n	8006ae4 <_strtod_l+0x3c>
 8006b4e:	3301      	adds	r3, #1
 8006b50:	931b      	str	r3, [sp, #108]	; 0x6c
 8006b52:	e7bf      	b.n	8006ad4 <_strtod_l+0x2c>
 8006b54:	2201      	movs	r2, #1
 8006b56:	920d      	str	r2, [sp, #52]	; 0x34
 8006b58:	1c5a      	adds	r2, r3, #1
 8006b5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006b5c:	785b      	ldrb	r3, [r3, #1]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1c2      	bne.n	8006ae8 <_strtod_l+0x40>
 8006b62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b64:	961b      	str	r6, [sp, #108]	; 0x6c
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f040 8579 	bne.w	800765e <_strtod_l+0xbb6>
 8006b6c:	4652      	mov	r2, sl
 8006b6e:	465b      	mov	r3, fp
 8006b70:	e7e2      	b.n	8006b38 <_strtod_l+0x90>
 8006b72:	2200      	movs	r2, #0
 8006b74:	e7ef      	b.n	8006b56 <_strtod_l+0xae>
 8006b76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006b78:	b13a      	cbz	r2, 8006b8a <_strtod_l+0xe2>
 8006b7a:	2135      	movs	r1, #53	; 0x35
 8006b7c:	a81e      	add	r0, sp, #120	; 0x78
 8006b7e:	f002 fb9b 	bl	80092b8 <__copybits>
 8006b82:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006b84:	4648      	mov	r0, r9
 8006b86:	f002 f808 	bl	8008b9a <_Bfree>
 8006b8a:	3c01      	subs	r4, #1
 8006b8c:	2c04      	cmp	r4, #4
 8006b8e:	d806      	bhi.n	8006b9e <_strtod_l+0xf6>
 8006b90:	e8df f004 	tbb	[pc, r4]
 8006b94:	1714030a 	.word	0x1714030a
 8006b98:	0a          	.byte	0x0a
 8006b99:	00          	.byte	0x00
 8006b9a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006b9e:	0730      	lsls	r0, r6, #28
 8006ba0:	d5c1      	bpl.n	8006b26 <_strtod_l+0x7e>
 8006ba2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006ba6:	e7be      	b.n	8006b26 <_strtod_l+0x7e>
 8006ba8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006bac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006bae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006bb2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006bb6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006bba:	e7f0      	b.n	8006b9e <_strtod_l+0xf6>
 8006bbc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006d30 <_strtod_l+0x288>
 8006bc0:	e7ed      	b.n	8006b9e <_strtod_l+0xf6>
 8006bc2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006bc6:	f04f 3aff 	mov.w	sl, #4294967295
 8006bca:	e7e8      	b.n	8006b9e <_strtod_l+0xf6>
 8006bcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006bce:	1c5a      	adds	r2, r3, #1
 8006bd0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006bd2:	785b      	ldrb	r3, [r3, #1]
 8006bd4:	2b30      	cmp	r3, #48	; 0x30
 8006bd6:	d0f9      	beq.n	8006bcc <_strtod_l+0x124>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d0a4      	beq.n	8006b26 <_strtod_l+0x7e>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	2500      	movs	r5, #0
 8006be0:	9306      	str	r3, [sp, #24]
 8006be2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006be4:	9308      	str	r3, [sp, #32]
 8006be6:	9507      	str	r5, [sp, #28]
 8006be8:	9505      	str	r5, [sp, #20]
 8006bea:	220a      	movs	r2, #10
 8006bec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006bee:	7807      	ldrb	r7, [r0, #0]
 8006bf0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006bf4:	b2d9      	uxtb	r1, r3
 8006bf6:	2909      	cmp	r1, #9
 8006bf8:	d929      	bls.n	8006c4e <_strtod_l+0x1a6>
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	f8d8 1000 	ldr.w	r1, [r8]
 8006c00:	f003 f8e2 	bl	8009dc8 <strncmp>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d031      	beq.n	8006c6c <_strtod_l+0x1c4>
 8006c08:	2000      	movs	r0, #0
 8006c0a:	9c05      	ldr	r4, [sp, #20]
 8006c0c:	9004      	str	r0, [sp, #16]
 8006c0e:	463b      	mov	r3, r7
 8006c10:	4602      	mov	r2, r0
 8006c12:	2b65      	cmp	r3, #101	; 0x65
 8006c14:	d001      	beq.n	8006c1a <_strtod_l+0x172>
 8006c16:	2b45      	cmp	r3, #69	; 0x45
 8006c18:	d114      	bne.n	8006c44 <_strtod_l+0x19c>
 8006c1a:	b924      	cbnz	r4, 8006c26 <_strtod_l+0x17e>
 8006c1c:	b910      	cbnz	r0, 8006c24 <_strtod_l+0x17c>
 8006c1e:	9b06      	ldr	r3, [sp, #24]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d09e      	beq.n	8006b62 <_strtod_l+0xba>
 8006c24:	2400      	movs	r4, #0
 8006c26:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006c28:	1c73      	adds	r3, r6, #1
 8006c2a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c2c:	7873      	ldrb	r3, [r6, #1]
 8006c2e:	2b2b      	cmp	r3, #43	; 0x2b
 8006c30:	d078      	beq.n	8006d24 <_strtod_l+0x27c>
 8006c32:	2b2d      	cmp	r3, #45	; 0x2d
 8006c34:	d070      	beq.n	8006d18 <_strtod_l+0x270>
 8006c36:	f04f 0c00 	mov.w	ip, #0
 8006c3a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006c3e:	2f09      	cmp	r7, #9
 8006c40:	d97c      	bls.n	8006d3c <_strtod_l+0x294>
 8006c42:	961b      	str	r6, [sp, #108]	; 0x6c
 8006c44:	f04f 0e00 	mov.w	lr, #0
 8006c48:	e09a      	b.n	8006d80 <_strtod_l+0x2d8>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	e7c7      	b.n	8006bde <_strtod_l+0x136>
 8006c4e:	9905      	ldr	r1, [sp, #20]
 8006c50:	2908      	cmp	r1, #8
 8006c52:	bfdd      	ittte	le
 8006c54:	9907      	ldrle	r1, [sp, #28]
 8006c56:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c5a:	9307      	strle	r3, [sp, #28]
 8006c5c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006c60:	9b05      	ldr	r3, [sp, #20]
 8006c62:	3001      	adds	r0, #1
 8006c64:	3301      	adds	r3, #1
 8006c66:	9305      	str	r3, [sp, #20]
 8006c68:	901b      	str	r0, [sp, #108]	; 0x6c
 8006c6a:	e7bf      	b.n	8006bec <_strtod_l+0x144>
 8006c6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c6e:	191a      	adds	r2, r3, r4
 8006c70:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c72:	9a05      	ldr	r2, [sp, #20]
 8006c74:	5d1b      	ldrb	r3, [r3, r4]
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	d037      	beq.n	8006cea <_strtod_l+0x242>
 8006c7a:	9c05      	ldr	r4, [sp, #20]
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006c82:	2909      	cmp	r1, #9
 8006c84:	d913      	bls.n	8006cae <_strtod_l+0x206>
 8006c86:	2101      	movs	r1, #1
 8006c88:	9104      	str	r1, [sp, #16]
 8006c8a:	e7c2      	b.n	8006c12 <_strtod_l+0x16a>
 8006c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c92:	785b      	ldrb	r3, [r3, #1]
 8006c94:	3001      	adds	r0, #1
 8006c96:	2b30      	cmp	r3, #48	; 0x30
 8006c98:	d0f8      	beq.n	8006c8c <_strtod_l+0x1e4>
 8006c9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006c9e:	2a08      	cmp	r2, #8
 8006ca0:	f200 84e4 	bhi.w	800766c <_strtod_l+0xbc4>
 8006ca4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006ca6:	9208      	str	r2, [sp, #32]
 8006ca8:	4602      	mov	r2, r0
 8006caa:	2000      	movs	r0, #0
 8006cac:	4604      	mov	r4, r0
 8006cae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006cb2:	f100 0101 	add.w	r1, r0, #1
 8006cb6:	d012      	beq.n	8006cde <_strtod_l+0x236>
 8006cb8:	440a      	add	r2, r1
 8006cba:	eb00 0c04 	add.w	ip, r0, r4
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	270a      	movs	r7, #10
 8006cc2:	458c      	cmp	ip, r1
 8006cc4:	d113      	bne.n	8006cee <_strtod_l+0x246>
 8006cc6:	1821      	adds	r1, r4, r0
 8006cc8:	2908      	cmp	r1, #8
 8006cca:	f104 0401 	add.w	r4, r4, #1
 8006cce:	4404      	add	r4, r0
 8006cd0:	dc19      	bgt.n	8006d06 <_strtod_l+0x25e>
 8006cd2:	9b07      	ldr	r3, [sp, #28]
 8006cd4:	210a      	movs	r1, #10
 8006cd6:	fb01 e303 	mla	r3, r1, r3, lr
 8006cda:	9307      	str	r3, [sp, #28]
 8006cdc:	2100      	movs	r1, #0
 8006cde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ce0:	1c58      	adds	r0, r3, #1
 8006ce2:	901b      	str	r0, [sp, #108]	; 0x6c
 8006ce4:	785b      	ldrb	r3, [r3, #1]
 8006ce6:	4608      	mov	r0, r1
 8006ce8:	e7c9      	b.n	8006c7e <_strtod_l+0x1d6>
 8006cea:	9805      	ldr	r0, [sp, #20]
 8006cec:	e7d3      	b.n	8006c96 <_strtod_l+0x1ee>
 8006cee:	2908      	cmp	r1, #8
 8006cf0:	f101 0101 	add.w	r1, r1, #1
 8006cf4:	dc03      	bgt.n	8006cfe <_strtod_l+0x256>
 8006cf6:	9b07      	ldr	r3, [sp, #28]
 8006cf8:	437b      	muls	r3, r7
 8006cfa:	9307      	str	r3, [sp, #28]
 8006cfc:	e7e1      	b.n	8006cc2 <_strtod_l+0x21a>
 8006cfe:	2910      	cmp	r1, #16
 8006d00:	bfd8      	it	le
 8006d02:	437d      	mulle	r5, r7
 8006d04:	e7dd      	b.n	8006cc2 <_strtod_l+0x21a>
 8006d06:	2c10      	cmp	r4, #16
 8006d08:	bfdc      	itt	le
 8006d0a:	210a      	movle	r1, #10
 8006d0c:	fb01 e505 	mlale	r5, r1, r5, lr
 8006d10:	e7e4      	b.n	8006cdc <_strtod_l+0x234>
 8006d12:	2301      	movs	r3, #1
 8006d14:	9304      	str	r3, [sp, #16]
 8006d16:	e781      	b.n	8006c1c <_strtod_l+0x174>
 8006d18:	f04f 0c01 	mov.w	ip, #1
 8006d1c:	1cb3      	adds	r3, r6, #2
 8006d1e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006d20:	78b3      	ldrb	r3, [r6, #2]
 8006d22:	e78a      	b.n	8006c3a <_strtod_l+0x192>
 8006d24:	f04f 0c00 	mov.w	ip, #0
 8006d28:	e7f8      	b.n	8006d1c <_strtod_l+0x274>
 8006d2a:	bf00      	nop
 8006d2c:	0800a178 	.word	0x0800a178
 8006d30:	7ff00000 	.word	0x7ff00000
 8006d34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d36:	1c5f      	adds	r7, r3, #1
 8006d38:	971b      	str	r7, [sp, #108]	; 0x6c
 8006d3a:	785b      	ldrb	r3, [r3, #1]
 8006d3c:	2b30      	cmp	r3, #48	; 0x30
 8006d3e:	d0f9      	beq.n	8006d34 <_strtod_l+0x28c>
 8006d40:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006d44:	2f08      	cmp	r7, #8
 8006d46:	f63f af7d 	bhi.w	8006c44 <_strtod_l+0x19c>
 8006d4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006d4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d50:	930a      	str	r3, [sp, #40]	; 0x28
 8006d52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d54:	1c5f      	adds	r7, r3, #1
 8006d56:	971b      	str	r7, [sp, #108]	; 0x6c
 8006d58:	785b      	ldrb	r3, [r3, #1]
 8006d5a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006d5e:	f1b8 0f09 	cmp.w	r8, #9
 8006d62:	d937      	bls.n	8006dd4 <_strtod_l+0x32c>
 8006d64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d66:	1a7f      	subs	r7, r7, r1
 8006d68:	2f08      	cmp	r7, #8
 8006d6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006d6e:	dc37      	bgt.n	8006de0 <_strtod_l+0x338>
 8006d70:	45be      	cmp	lr, r7
 8006d72:	bfa8      	it	ge
 8006d74:	46be      	movge	lr, r7
 8006d76:	f1bc 0f00 	cmp.w	ip, #0
 8006d7a:	d001      	beq.n	8006d80 <_strtod_l+0x2d8>
 8006d7c:	f1ce 0e00 	rsb	lr, lr, #0
 8006d80:	2c00      	cmp	r4, #0
 8006d82:	d151      	bne.n	8006e28 <_strtod_l+0x380>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	f47f aece 	bne.w	8006b26 <_strtod_l+0x7e>
 8006d8a:	9a06      	ldr	r2, [sp, #24]
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	f47f aeca 	bne.w	8006b26 <_strtod_l+0x7e>
 8006d92:	9a04      	ldr	r2, [sp, #16]
 8006d94:	2a00      	cmp	r2, #0
 8006d96:	f47f aee4 	bne.w	8006b62 <_strtod_l+0xba>
 8006d9a:	2b4e      	cmp	r3, #78	; 0x4e
 8006d9c:	d027      	beq.n	8006dee <_strtod_l+0x346>
 8006d9e:	dc21      	bgt.n	8006de4 <_strtod_l+0x33c>
 8006da0:	2b49      	cmp	r3, #73	; 0x49
 8006da2:	f47f aede 	bne.w	8006b62 <_strtod_l+0xba>
 8006da6:	49a0      	ldr	r1, [pc, #640]	; (8007028 <_strtod_l+0x580>)
 8006da8:	a81b      	add	r0, sp, #108	; 0x6c
 8006daa:	f001 fdd7 	bl	800895c <__match>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f aed7 	beq.w	8006b62 <_strtod_l+0xba>
 8006db4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006db6:	499d      	ldr	r1, [pc, #628]	; (800702c <_strtod_l+0x584>)
 8006db8:	3b01      	subs	r3, #1
 8006dba:	a81b      	add	r0, sp, #108	; 0x6c
 8006dbc:	931b      	str	r3, [sp, #108]	; 0x6c
 8006dbe:	f001 fdcd 	bl	800895c <__match>
 8006dc2:	b910      	cbnz	r0, 8006dca <_strtod_l+0x322>
 8006dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006dca:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007040 <_strtod_l+0x598>
 8006dce:	f04f 0a00 	mov.w	sl, #0
 8006dd2:	e6a8      	b.n	8006b26 <_strtod_l+0x7e>
 8006dd4:	210a      	movs	r1, #10
 8006dd6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006dda:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006dde:	e7b8      	b.n	8006d52 <_strtod_l+0x2aa>
 8006de0:	46be      	mov	lr, r7
 8006de2:	e7c8      	b.n	8006d76 <_strtod_l+0x2ce>
 8006de4:	2b69      	cmp	r3, #105	; 0x69
 8006de6:	d0de      	beq.n	8006da6 <_strtod_l+0x2fe>
 8006de8:	2b6e      	cmp	r3, #110	; 0x6e
 8006dea:	f47f aeba 	bne.w	8006b62 <_strtod_l+0xba>
 8006dee:	4990      	ldr	r1, [pc, #576]	; (8007030 <_strtod_l+0x588>)
 8006df0:	a81b      	add	r0, sp, #108	; 0x6c
 8006df2:	f001 fdb3 	bl	800895c <__match>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f43f aeb3 	beq.w	8006b62 <_strtod_l+0xba>
 8006dfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	2b28      	cmp	r3, #40	; 0x28
 8006e02:	d10e      	bne.n	8006e22 <_strtod_l+0x37a>
 8006e04:	aa1e      	add	r2, sp, #120	; 0x78
 8006e06:	498b      	ldr	r1, [pc, #556]	; (8007034 <_strtod_l+0x58c>)
 8006e08:	a81b      	add	r0, sp, #108	; 0x6c
 8006e0a:	f001 fdbb 	bl	8008984 <__hexnan>
 8006e0e:	2805      	cmp	r0, #5
 8006e10:	d107      	bne.n	8006e22 <_strtod_l+0x37a>
 8006e12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006e14:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006e18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006e1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006e20:	e681      	b.n	8006b26 <_strtod_l+0x7e>
 8006e22:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007048 <_strtod_l+0x5a0>
 8006e26:	e7d2      	b.n	8006dce <_strtod_l+0x326>
 8006e28:	ebae 0302 	sub.w	r3, lr, r2
 8006e2c:	9306      	str	r3, [sp, #24]
 8006e2e:	9b05      	ldr	r3, [sp, #20]
 8006e30:	9807      	ldr	r0, [sp, #28]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	bf08      	it	eq
 8006e36:	4623      	moveq	r3, r4
 8006e38:	2c10      	cmp	r4, #16
 8006e3a:	9305      	str	r3, [sp, #20]
 8006e3c:	46a0      	mov	r8, r4
 8006e3e:	bfa8      	it	ge
 8006e40:	f04f 0810 	movge.w	r8, #16
 8006e44:	f7f9 fb66 	bl	8000514 <__aeabi_ui2d>
 8006e48:	2c09      	cmp	r4, #9
 8006e4a:	4682      	mov	sl, r0
 8006e4c:	468b      	mov	fp, r1
 8006e4e:	dc13      	bgt.n	8006e78 <_strtod_l+0x3d0>
 8006e50:	9b06      	ldr	r3, [sp, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	f43f ae67 	beq.w	8006b26 <_strtod_l+0x7e>
 8006e58:	9b06      	ldr	r3, [sp, #24]
 8006e5a:	dd7a      	ble.n	8006f52 <_strtod_l+0x4aa>
 8006e5c:	2b16      	cmp	r3, #22
 8006e5e:	dc61      	bgt.n	8006f24 <_strtod_l+0x47c>
 8006e60:	4a75      	ldr	r2, [pc, #468]	; (8007038 <_strtod_l+0x590>)
 8006e62:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006e66:	e9de 0100 	ldrd	r0, r1, [lr]
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	465b      	mov	r3, fp
 8006e6e:	f7f9 fbcb 	bl	8000608 <__aeabi_dmul>
 8006e72:	4682      	mov	sl, r0
 8006e74:	468b      	mov	fp, r1
 8006e76:	e656      	b.n	8006b26 <_strtod_l+0x7e>
 8006e78:	4b6f      	ldr	r3, [pc, #444]	; (8007038 <_strtod_l+0x590>)
 8006e7a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006e7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006e82:	f7f9 fbc1 	bl	8000608 <__aeabi_dmul>
 8006e86:	4606      	mov	r6, r0
 8006e88:	4628      	mov	r0, r5
 8006e8a:	460f      	mov	r7, r1
 8006e8c:	f7f9 fb42 	bl	8000514 <__aeabi_ui2d>
 8006e90:	4602      	mov	r2, r0
 8006e92:	460b      	mov	r3, r1
 8006e94:	4630      	mov	r0, r6
 8006e96:	4639      	mov	r1, r7
 8006e98:	f7f9 fa00 	bl	800029c <__adddf3>
 8006e9c:	2c0f      	cmp	r4, #15
 8006e9e:	4682      	mov	sl, r0
 8006ea0:	468b      	mov	fp, r1
 8006ea2:	ddd5      	ble.n	8006e50 <_strtod_l+0x3a8>
 8006ea4:	9b06      	ldr	r3, [sp, #24]
 8006ea6:	eba4 0808 	sub.w	r8, r4, r8
 8006eaa:	4498      	add	r8, r3
 8006eac:	f1b8 0f00 	cmp.w	r8, #0
 8006eb0:	f340 8096 	ble.w	8006fe0 <_strtod_l+0x538>
 8006eb4:	f018 030f 	ands.w	r3, r8, #15
 8006eb8:	d00a      	beq.n	8006ed0 <_strtod_l+0x428>
 8006eba:	495f      	ldr	r1, [pc, #380]	; (8007038 <_strtod_l+0x590>)
 8006ebc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	465b      	mov	r3, fp
 8006ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ec8:	f7f9 fb9e 	bl	8000608 <__aeabi_dmul>
 8006ecc:	4682      	mov	sl, r0
 8006ece:	468b      	mov	fp, r1
 8006ed0:	f038 080f 	bics.w	r8, r8, #15
 8006ed4:	d073      	beq.n	8006fbe <_strtod_l+0x516>
 8006ed6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006eda:	dd47      	ble.n	8006f6c <_strtod_l+0x4c4>
 8006edc:	2400      	movs	r4, #0
 8006ede:	46a0      	mov	r8, r4
 8006ee0:	9407      	str	r4, [sp, #28]
 8006ee2:	9405      	str	r4, [sp, #20]
 8006ee4:	2322      	movs	r3, #34	; 0x22
 8006ee6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007040 <_strtod_l+0x598>
 8006eea:	f8c9 3000 	str.w	r3, [r9]
 8006eee:	f04f 0a00 	mov.w	sl, #0
 8006ef2:	9b07      	ldr	r3, [sp, #28]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f43f ae16 	beq.w	8006b26 <_strtod_l+0x7e>
 8006efa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006efc:	4648      	mov	r0, r9
 8006efe:	f001 fe4c 	bl	8008b9a <_Bfree>
 8006f02:	9905      	ldr	r1, [sp, #20]
 8006f04:	4648      	mov	r0, r9
 8006f06:	f001 fe48 	bl	8008b9a <_Bfree>
 8006f0a:	4641      	mov	r1, r8
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	f001 fe44 	bl	8008b9a <_Bfree>
 8006f12:	9907      	ldr	r1, [sp, #28]
 8006f14:	4648      	mov	r0, r9
 8006f16:	f001 fe40 	bl	8008b9a <_Bfree>
 8006f1a:	4621      	mov	r1, r4
 8006f1c:	4648      	mov	r0, r9
 8006f1e:	f001 fe3c 	bl	8008b9a <_Bfree>
 8006f22:	e600      	b.n	8006b26 <_strtod_l+0x7e>
 8006f24:	9a06      	ldr	r2, [sp, #24]
 8006f26:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	dbba      	blt.n	8006ea4 <_strtod_l+0x3fc>
 8006f2e:	4d42      	ldr	r5, [pc, #264]	; (8007038 <_strtod_l+0x590>)
 8006f30:	f1c4 040f 	rsb	r4, r4, #15
 8006f34:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006f38:	4652      	mov	r2, sl
 8006f3a:	465b      	mov	r3, fp
 8006f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f40:	f7f9 fb62 	bl	8000608 <__aeabi_dmul>
 8006f44:	9b06      	ldr	r3, [sp, #24]
 8006f46:	1b1c      	subs	r4, r3, r4
 8006f48:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006f4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f50:	e78d      	b.n	8006e6e <_strtod_l+0x3c6>
 8006f52:	f113 0f16 	cmn.w	r3, #22
 8006f56:	dba5      	blt.n	8006ea4 <_strtod_l+0x3fc>
 8006f58:	4a37      	ldr	r2, [pc, #220]	; (8007038 <_strtod_l+0x590>)
 8006f5a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006f5e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8006f62:	4650      	mov	r0, sl
 8006f64:	4659      	mov	r1, fp
 8006f66:	f7f9 fc79 	bl	800085c <__aeabi_ddiv>
 8006f6a:	e782      	b.n	8006e72 <_strtod_l+0x3ca>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4e33      	ldr	r6, [pc, #204]	; (800703c <_strtod_l+0x594>)
 8006f70:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f74:	4650      	mov	r0, sl
 8006f76:	4659      	mov	r1, fp
 8006f78:	461d      	mov	r5, r3
 8006f7a:	f1b8 0f01 	cmp.w	r8, #1
 8006f7e:	dc21      	bgt.n	8006fc4 <_strtod_l+0x51c>
 8006f80:	b10b      	cbz	r3, 8006f86 <_strtod_l+0x4de>
 8006f82:	4682      	mov	sl, r0
 8006f84:	468b      	mov	fp, r1
 8006f86:	4b2d      	ldr	r3, [pc, #180]	; (800703c <_strtod_l+0x594>)
 8006f88:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f8c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006f90:	4652      	mov	r2, sl
 8006f92:	465b      	mov	r3, fp
 8006f94:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006f98:	f7f9 fb36 	bl	8000608 <__aeabi_dmul>
 8006f9c:	4b28      	ldr	r3, [pc, #160]	; (8007040 <_strtod_l+0x598>)
 8006f9e:	460a      	mov	r2, r1
 8006fa0:	400b      	ands	r3, r1
 8006fa2:	4928      	ldr	r1, [pc, #160]	; (8007044 <_strtod_l+0x59c>)
 8006fa4:	428b      	cmp	r3, r1
 8006fa6:	4682      	mov	sl, r0
 8006fa8:	d898      	bhi.n	8006edc <_strtod_l+0x434>
 8006faa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006fae:	428b      	cmp	r3, r1
 8006fb0:	bf86      	itte	hi
 8006fb2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800704c <_strtod_l+0x5a4>
 8006fb6:	f04f 3aff 	movhi.w	sl, #4294967295
 8006fba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9304      	str	r3, [sp, #16]
 8006fc2:	e077      	b.n	80070b4 <_strtod_l+0x60c>
 8006fc4:	f018 0f01 	tst.w	r8, #1
 8006fc8:	d006      	beq.n	8006fd8 <_strtod_l+0x530>
 8006fca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd2:	f7f9 fb19 	bl	8000608 <__aeabi_dmul>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	3501      	adds	r5, #1
 8006fda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006fde:	e7cc      	b.n	8006f7a <_strtod_l+0x4d2>
 8006fe0:	d0ed      	beq.n	8006fbe <_strtod_l+0x516>
 8006fe2:	f1c8 0800 	rsb	r8, r8, #0
 8006fe6:	f018 020f 	ands.w	r2, r8, #15
 8006fea:	d00a      	beq.n	8007002 <_strtod_l+0x55a>
 8006fec:	4b12      	ldr	r3, [pc, #72]	; (8007038 <_strtod_l+0x590>)
 8006fee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ff2:	4650      	mov	r0, sl
 8006ff4:	4659      	mov	r1, fp
 8006ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffa:	f7f9 fc2f 	bl	800085c <__aeabi_ddiv>
 8006ffe:	4682      	mov	sl, r0
 8007000:	468b      	mov	fp, r1
 8007002:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007006:	d0da      	beq.n	8006fbe <_strtod_l+0x516>
 8007008:	f1b8 0f1f 	cmp.w	r8, #31
 800700c:	dd20      	ble.n	8007050 <_strtod_l+0x5a8>
 800700e:	2400      	movs	r4, #0
 8007010:	46a0      	mov	r8, r4
 8007012:	9407      	str	r4, [sp, #28]
 8007014:	9405      	str	r4, [sp, #20]
 8007016:	2322      	movs	r3, #34	; 0x22
 8007018:	f04f 0a00 	mov.w	sl, #0
 800701c:	f04f 0b00 	mov.w	fp, #0
 8007020:	f8c9 3000 	str.w	r3, [r9]
 8007024:	e765      	b.n	8006ef2 <_strtod_l+0x44a>
 8007026:	bf00      	nop
 8007028:	0800a145 	.word	0x0800a145
 800702c:	0800a1cb 	.word	0x0800a1cb
 8007030:	0800a14d 	.word	0x0800a14d
 8007034:	0800a18c 	.word	0x0800a18c
 8007038:	0800a208 	.word	0x0800a208
 800703c:	0800a1e0 	.word	0x0800a1e0
 8007040:	7ff00000 	.word	0x7ff00000
 8007044:	7ca00000 	.word	0x7ca00000
 8007048:	fff80000 	.word	0xfff80000
 800704c:	7fefffff 	.word	0x7fefffff
 8007050:	f018 0310 	ands.w	r3, r8, #16
 8007054:	bf18      	it	ne
 8007056:	236a      	movne	r3, #106	; 0x6a
 8007058:	4da0      	ldr	r5, [pc, #640]	; (80072dc <_strtod_l+0x834>)
 800705a:	9304      	str	r3, [sp, #16]
 800705c:	4650      	mov	r0, sl
 800705e:	4659      	mov	r1, fp
 8007060:	2300      	movs	r3, #0
 8007062:	f1b8 0f00 	cmp.w	r8, #0
 8007066:	f300 810a 	bgt.w	800727e <_strtod_l+0x7d6>
 800706a:	b10b      	cbz	r3, 8007070 <_strtod_l+0x5c8>
 800706c:	4682      	mov	sl, r0
 800706e:	468b      	mov	fp, r1
 8007070:	9b04      	ldr	r3, [sp, #16]
 8007072:	b1bb      	cbz	r3, 80070a4 <_strtod_l+0x5fc>
 8007074:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007078:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800707c:	2b00      	cmp	r3, #0
 800707e:	4659      	mov	r1, fp
 8007080:	dd10      	ble.n	80070a4 <_strtod_l+0x5fc>
 8007082:	2b1f      	cmp	r3, #31
 8007084:	f340 8107 	ble.w	8007296 <_strtod_l+0x7ee>
 8007088:	2b34      	cmp	r3, #52	; 0x34
 800708a:	bfde      	ittt	le
 800708c:	3b20      	suble	r3, #32
 800708e:	f04f 32ff 	movle.w	r2, #4294967295
 8007092:	fa02 f303 	lslle.w	r3, r2, r3
 8007096:	f04f 0a00 	mov.w	sl, #0
 800709a:	bfcc      	ite	gt
 800709c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80070a0:	ea03 0b01 	andle.w	fp, r3, r1
 80070a4:	2200      	movs	r2, #0
 80070a6:	2300      	movs	r3, #0
 80070a8:	4650      	mov	r0, sl
 80070aa:	4659      	mov	r1, fp
 80070ac:	f7f9 fd14 	bl	8000ad8 <__aeabi_dcmpeq>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d1ac      	bne.n	800700e <_strtod_l+0x566>
 80070b4:	9b07      	ldr	r3, [sp, #28]
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	9a05      	ldr	r2, [sp, #20]
 80070ba:	9908      	ldr	r1, [sp, #32]
 80070bc:	4623      	mov	r3, r4
 80070be:	4648      	mov	r0, r9
 80070c0:	f001 fdbd 	bl	8008c3e <__s2b>
 80070c4:	9007      	str	r0, [sp, #28]
 80070c6:	2800      	cmp	r0, #0
 80070c8:	f43f af08 	beq.w	8006edc <_strtod_l+0x434>
 80070cc:	9a06      	ldr	r2, [sp, #24]
 80070ce:	9b06      	ldr	r3, [sp, #24]
 80070d0:	2a00      	cmp	r2, #0
 80070d2:	f1c3 0300 	rsb	r3, r3, #0
 80070d6:	bfa8      	it	ge
 80070d8:	2300      	movge	r3, #0
 80070da:	930e      	str	r3, [sp, #56]	; 0x38
 80070dc:	2400      	movs	r4, #0
 80070de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80070e2:	9316      	str	r3, [sp, #88]	; 0x58
 80070e4:	46a0      	mov	r8, r4
 80070e6:	9b07      	ldr	r3, [sp, #28]
 80070e8:	4648      	mov	r0, r9
 80070ea:	6859      	ldr	r1, [r3, #4]
 80070ec:	f001 fd21 	bl	8008b32 <_Balloc>
 80070f0:	9005      	str	r0, [sp, #20]
 80070f2:	2800      	cmp	r0, #0
 80070f4:	f43f aef6 	beq.w	8006ee4 <_strtod_l+0x43c>
 80070f8:	9b07      	ldr	r3, [sp, #28]
 80070fa:	691a      	ldr	r2, [r3, #16]
 80070fc:	3202      	adds	r2, #2
 80070fe:	f103 010c 	add.w	r1, r3, #12
 8007102:	0092      	lsls	r2, r2, #2
 8007104:	300c      	adds	r0, #12
 8007106:	f001 fd09 	bl	8008b1c <memcpy>
 800710a:	aa1e      	add	r2, sp, #120	; 0x78
 800710c:	a91d      	add	r1, sp, #116	; 0x74
 800710e:	ec4b ab10 	vmov	d0, sl, fp
 8007112:	4648      	mov	r0, r9
 8007114:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007118:	f002 f84c 	bl	80091b4 <__d2b>
 800711c:	901c      	str	r0, [sp, #112]	; 0x70
 800711e:	2800      	cmp	r0, #0
 8007120:	f43f aee0 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007124:	2101      	movs	r1, #1
 8007126:	4648      	mov	r0, r9
 8007128:	f001 fe15 	bl	8008d56 <__i2b>
 800712c:	4680      	mov	r8, r0
 800712e:	2800      	cmp	r0, #0
 8007130:	f43f aed8 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007134:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007136:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007138:	2e00      	cmp	r6, #0
 800713a:	bfab      	itete	ge
 800713c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800713e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007140:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007142:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007144:	bfac      	ite	ge
 8007146:	18f7      	addge	r7, r6, r3
 8007148:	1b9d      	sublt	r5, r3, r6
 800714a:	9b04      	ldr	r3, [sp, #16]
 800714c:	1af6      	subs	r6, r6, r3
 800714e:	4416      	add	r6, r2
 8007150:	4b63      	ldr	r3, [pc, #396]	; (80072e0 <_strtod_l+0x838>)
 8007152:	3e01      	subs	r6, #1
 8007154:	429e      	cmp	r6, r3
 8007156:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800715a:	f280 80af 	bge.w	80072bc <_strtod_l+0x814>
 800715e:	1b9b      	subs	r3, r3, r6
 8007160:	2b1f      	cmp	r3, #31
 8007162:	eba2 0203 	sub.w	r2, r2, r3
 8007166:	f04f 0101 	mov.w	r1, #1
 800716a:	f300 809b 	bgt.w	80072a4 <_strtod_l+0x7fc>
 800716e:	fa01 f303 	lsl.w	r3, r1, r3
 8007172:	930f      	str	r3, [sp, #60]	; 0x3c
 8007174:	2300      	movs	r3, #0
 8007176:	930a      	str	r3, [sp, #40]	; 0x28
 8007178:	18be      	adds	r6, r7, r2
 800717a:	9b04      	ldr	r3, [sp, #16]
 800717c:	42b7      	cmp	r7, r6
 800717e:	4415      	add	r5, r2
 8007180:	441d      	add	r5, r3
 8007182:	463b      	mov	r3, r7
 8007184:	bfa8      	it	ge
 8007186:	4633      	movge	r3, r6
 8007188:	42ab      	cmp	r3, r5
 800718a:	bfa8      	it	ge
 800718c:	462b      	movge	r3, r5
 800718e:	2b00      	cmp	r3, #0
 8007190:	bfc2      	ittt	gt
 8007192:	1af6      	subgt	r6, r6, r3
 8007194:	1aed      	subgt	r5, r5, r3
 8007196:	1aff      	subgt	r7, r7, r3
 8007198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800719a:	b1bb      	cbz	r3, 80071cc <_strtod_l+0x724>
 800719c:	4641      	mov	r1, r8
 800719e:	461a      	mov	r2, r3
 80071a0:	4648      	mov	r0, r9
 80071a2:	f001 fe77 	bl	8008e94 <__pow5mult>
 80071a6:	4680      	mov	r8, r0
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f43f ae9b 	beq.w	8006ee4 <_strtod_l+0x43c>
 80071ae:	4601      	mov	r1, r0
 80071b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80071b2:	4648      	mov	r0, r9
 80071b4:	f001 fdd8 	bl	8008d68 <__multiply>
 80071b8:	900c      	str	r0, [sp, #48]	; 0x30
 80071ba:	2800      	cmp	r0, #0
 80071bc:	f43f ae92 	beq.w	8006ee4 <_strtod_l+0x43c>
 80071c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80071c2:	4648      	mov	r0, r9
 80071c4:	f001 fce9 	bl	8008b9a <_Bfree>
 80071c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071ca:	931c      	str	r3, [sp, #112]	; 0x70
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	dc7a      	bgt.n	80072c6 <_strtod_l+0x81e>
 80071d0:	9b06      	ldr	r3, [sp, #24]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	dd08      	ble.n	80071e8 <_strtod_l+0x740>
 80071d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80071d8:	9905      	ldr	r1, [sp, #20]
 80071da:	4648      	mov	r0, r9
 80071dc:	f001 fe5a 	bl	8008e94 <__pow5mult>
 80071e0:	9005      	str	r0, [sp, #20]
 80071e2:	2800      	cmp	r0, #0
 80071e4:	f43f ae7e 	beq.w	8006ee4 <_strtod_l+0x43c>
 80071e8:	2d00      	cmp	r5, #0
 80071ea:	dd08      	ble.n	80071fe <_strtod_l+0x756>
 80071ec:	462a      	mov	r2, r5
 80071ee:	9905      	ldr	r1, [sp, #20]
 80071f0:	4648      	mov	r0, r9
 80071f2:	f001 fe9d 	bl	8008f30 <__lshift>
 80071f6:	9005      	str	r0, [sp, #20]
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f43f ae73 	beq.w	8006ee4 <_strtod_l+0x43c>
 80071fe:	2f00      	cmp	r7, #0
 8007200:	dd08      	ble.n	8007214 <_strtod_l+0x76c>
 8007202:	4641      	mov	r1, r8
 8007204:	463a      	mov	r2, r7
 8007206:	4648      	mov	r0, r9
 8007208:	f001 fe92 	bl	8008f30 <__lshift>
 800720c:	4680      	mov	r8, r0
 800720e:	2800      	cmp	r0, #0
 8007210:	f43f ae68 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007214:	9a05      	ldr	r2, [sp, #20]
 8007216:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007218:	4648      	mov	r0, r9
 800721a:	f001 fef7 	bl	800900c <__mdiff>
 800721e:	4604      	mov	r4, r0
 8007220:	2800      	cmp	r0, #0
 8007222:	f43f ae5f 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007226:	68c3      	ldr	r3, [r0, #12]
 8007228:	930c      	str	r3, [sp, #48]	; 0x30
 800722a:	2300      	movs	r3, #0
 800722c:	60c3      	str	r3, [r0, #12]
 800722e:	4641      	mov	r1, r8
 8007230:	f001 fed2 	bl	8008fd8 <__mcmp>
 8007234:	2800      	cmp	r0, #0
 8007236:	da55      	bge.n	80072e4 <_strtod_l+0x83c>
 8007238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800723a:	b9e3      	cbnz	r3, 8007276 <_strtod_l+0x7ce>
 800723c:	f1ba 0f00 	cmp.w	sl, #0
 8007240:	d119      	bne.n	8007276 <_strtod_l+0x7ce>
 8007242:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007246:	b9b3      	cbnz	r3, 8007276 <_strtod_l+0x7ce>
 8007248:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800724c:	0d1b      	lsrs	r3, r3, #20
 800724e:	051b      	lsls	r3, r3, #20
 8007250:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007254:	d90f      	bls.n	8007276 <_strtod_l+0x7ce>
 8007256:	6963      	ldr	r3, [r4, #20]
 8007258:	b913      	cbnz	r3, 8007260 <_strtod_l+0x7b8>
 800725a:	6923      	ldr	r3, [r4, #16]
 800725c:	2b01      	cmp	r3, #1
 800725e:	dd0a      	ble.n	8007276 <_strtod_l+0x7ce>
 8007260:	4621      	mov	r1, r4
 8007262:	2201      	movs	r2, #1
 8007264:	4648      	mov	r0, r9
 8007266:	f001 fe63 	bl	8008f30 <__lshift>
 800726a:	4641      	mov	r1, r8
 800726c:	4604      	mov	r4, r0
 800726e:	f001 feb3 	bl	8008fd8 <__mcmp>
 8007272:	2800      	cmp	r0, #0
 8007274:	dc67      	bgt.n	8007346 <_strtod_l+0x89e>
 8007276:	9b04      	ldr	r3, [sp, #16]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d171      	bne.n	8007360 <_strtod_l+0x8b8>
 800727c:	e63d      	b.n	8006efa <_strtod_l+0x452>
 800727e:	f018 0f01 	tst.w	r8, #1
 8007282:	d004      	beq.n	800728e <_strtod_l+0x7e6>
 8007284:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007288:	f7f9 f9be 	bl	8000608 <__aeabi_dmul>
 800728c:	2301      	movs	r3, #1
 800728e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007292:	3508      	adds	r5, #8
 8007294:	e6e5      	b.n	8007062 <_strtod_l+0x5ba>
 8007296:	f04f 32ff 	mov.w	r2, #4294967295
 800729a:	fa02 f303 	lsl.w	r3, r2, r3
 800729e:	ea03 0a0a 	and.w	sl, r3, sl
 80072a2:	e6ff      	b.n	80070a4 <_strtod_l+0x5fc>
 80072a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80072a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80072ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80072b0:	36e2      	adds	r6, #226	; 0xe2
 80072b2:	fa01 f306 	lsl.w	r3, r1, r6
 80072b6:	930a      	str	r3, [sp, #40]	; 0x28
 80072b8:	910f      	str	r1, [sp, #60]	; 0x3c
 80072ba:	e75d      	b.n	8007178 <_strtod_l+0x6d0>
 80072bc:	2300      	movs	r3, #0
 80072be:	930a      	str	r3, [sp, #40]	; 0x28
 80072c0:	2301      	movs	r3, #1
 80072c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80072c4:	e758      	b.n	8007178 <_strtod_l+0x6d0>
 80072c6:	4632      	mov	r2, r6
 80072c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80072ca:	4648      	mov	r0, r9
 80072cc:	f001 fe30 	bl	8008f30 <__lshift>
 80072d0:	901c      	str	r0, [sp, #112]	; 0x70
 80072d2:	2800      	cmp	r0, #0
 80072d4:	f47f af7c 	bne.w	80071d0 <_strtod_l+0x728>
 80072d8:	e604      	b.n	8006ee4 <_strtod_l+0x43c>
 80072da:	bf00      	nop
 80072dc:	0800a1a0 	.word	0x0800a1a0
 80072e0:	fffffc02 	.word	0xfffffc02
 80072e4:	465d      	mov	r5, fp
 80072e6:	f040 8086 	bne.w	80073f6 <_strtod_l+0x94e>
 80072ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072f0:	b32a      	cbz	r2, 800733e <_strtod_l+0x896>
 80072f2:	4aaf      	ldr	r2, [pc, #700]	; (80075b0 <_strtod_l+0xb08>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d153      	bne.n	80073a0 <_strtod_l+0x8f8>
 80072f8:	9b04      	ldr	r3, [sp, #16]
 80072fa:	4650      	mov	r0, sl
 80072fc:	b1d3      	cbz	r3, 8007334 <_strtod_l+0x88c>
 80072fe:	4aad      	ldr	r2, [pc, #692]	; (80075b4 <_strtod_l+0xb0c>)
 8007300:	402a      	ands	r2, r5
 8007302:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007306:	f04f 31ff 	mov.w	r1, #4294967295
 800730a:	d816      	bhi.n	800733a <_strtod_l+0x892>
 800730c:	0d12      	lsrs	r2, r2, #20
 800730e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007312:	fa01 f303 	lsl.w	r3, r1, r3
 8007316:	4298      	cmp	r0, r3
 8007318:	d142      	bne.n	80073a0 <_strtod_l+0x8f8>
 800731a:	4ba7      	ldr	r3, [pc, #668]	; (80075b8 <_strtod_l+0xb10>)
 800731c:	429d      	cmp	r5, r3
 800731e:	d102      	bne.n	8007326 <_strtod_l+0x87e>
 8007320:	3001      	adds	r0, #1
 8007322:	f43f addf 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007326:	4ba3      	ldr	r3, [pc, #652]	; (80075b4 <_strtod_l+0xb0c>)
 8007328:	402b      	ands	r3, r5
 800732a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800732e:	f04f 0a00 	mov.w	sl, #0
 8007332:	e7a0      	b.n	8007276 <_strtod_l+0x7ce>
 8007334:	f04f 33ff 	mov.w	r3, #4294967295
 8007338:	e7ed      	b.n	8007316 <_strtod_l+0x86e>
 800733a:	460b      	mov	r3, r1
 800733c:	e7eb      	b.n	8007316 <_strtod_l+0x86e>
 800733e:	bb7b      	cbnz	r3, 80073a0 <_strtod_l+0x8f8>
 8007340:	f1ba 0f00 	cmp.w	sl, #0
 8007344:	d12c      	bne.n	80073a0 <_strtod_l+0x8f8>
 8007346:	9904      	ldr	r1, [sp, #16]
 8007348:	4a9a      	ldr	r2, [pc, #616]	; (80075b4 <_strtod_l+0xb0c>)
 800734a:	465b      	mov	r3, fp
 800734c:	b1f1      	cbz	r1, 800738c <_strtod_l+0x8e4>
 800734e:	ea02 010b 	and.w	r1, r2, fp
 8007352:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007356:	dc19      	bgt.n	800738c <_strtod_l+0x8e4>
 8007358:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800735c:	f77f ae5b 	ble.w	8007016 <_strtod_l+0x56e>
 8007360:	4a96      	ldr	r2, [pc, #600]	; (80075bc <_strtod_l+0xb14>)
 8007362:	2300      	movs	r3, #0
 8007364:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007368:	4650      	mov	r0, sl
 800736a:	4659      	mov	r1, fp
 800736c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007370:	f7f9 f94a 	bl	8000608 <__aeabi_dmul>
 8007374:	4682      	mov	sl, r0
 8007376:	468b      	mov	fp, r1
 8007378:	2900      	cmp	r1, #0
 800737a:	f47f adbe 	bne.w	8006efa <_strtod_l+0x452>
 800737e:	2800      	cmp	r0, #0
 8007380:	f47f adbb 	bne.w	8006efa <_strtod_l+0x452>
 8007384:	2322      	movs	r3, #34	; 0x22
 8007386:	f8c9 3000 	str.w	r3, [r9]
 800738a:	e5b6      	b.n	8006efa <_strtod_l+0x452>
 800738c:	4013      	ands	r3, r2
 800738e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007392:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007396:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800739a:	f04f 3aff 	mov.w	sl, #4294967295
 800739e:	e76a      	b.n	8007276 <_strtod_l+0x7ce>
 80073a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a2:	b193      	cbz	r3, 80073ca <_strtod_l+0x922>
 80073a4:	422b      	tst	r3, r5
 80073a6:	f43f af66 	beq.w	8007276 <_strtod_l+0x7ce>
 80073aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073ac:	9a04      	ldr	r2, [sp, #16]
 80073ae:	4650      	mov	r0, sl
 80073b0:	4659      	mov	r1, fp
 80073b2:	b173      	cbz	r3, 80073d2 <_strtod_l+0x92a>
 80073b4:	f7ff fb5a 	bl	8006a6c <sulp>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80073c0:	f7f8 ff6c 	bl	800029c <__adddf3>
 80073c4:	4682      	mov	sl, r0
 80073c6:	468b      	mov	fp, r1
 80073c8:	e755      	b.n	8007276 <_strtod_l+0x7ce>
 80073ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073cc:	ea13 0f0a 	tst.w	r3, sl
 80073d0:	e7e9      	b.n	80073a6 <_strtod_l+0x8fe>
 80073d2:	f7ff fb4b 	bl	8006a6c <sulp>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80073de:	f7f8 ff5b 	bl	8000298 <__aeabi_dsub>
 80073e2:	2200      	movs	r2, #0
 80073e4:	2300      	movs	r3, #0
 80073e6:	4682      	mov	sl, r0
 80073e8:	468b      	mov	fp, r1
 80073ea:	f7f9 fb75 	bl	8000ad8 <__aeabi_dcmpeq>
 80073ee:	2800      	cmp	r0, #0
 80073f0:	f47f ae11 	bne.w	8007016 <_strtod_l+0x56e>
 80073f4:	e73f      	b.n	8007276 <_strtod_l+0x7ce>
 80073f6:	4641      	mov	r1, r8
 80073f8:	4620      	mov	r0, r4
 80073fa:	f001 ff2a 	bl	8009252 <__ratio>
 80073fe:	ec57 6b10 	vmov	r6, r7, d0
 8007402:	2200      	movs	r2, #0
 8007404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007408:	ee10 0a10 	vmov	r0, s0
 800740c:	4639      	mov	r1, r7
 800740e:	f7f9 fb77 	bl	8000b00 <__aeabi_dcmple>
 8007412:	2800      	cmp	r0, #0
 8007414:	d077      	beq.n	8007506 <_strtod_l+0xa5e>
 8007416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007418:	2b00      	cmp	r3, #0
 800741a:	d04a      	beq.n	80074b2 <_strtod_l+0xa0a>
 800741c:	4b68      	ldr	r3, [pc, #416]	; (80075c0 <_strtod_l+0xb18>)
 800741e:	2200      	movs	r2, #0
 8007420:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007424:	4f66      	ldr	r7, [pc, #408]	; (80075c0 <_strtod_l+0xb18>)
 8007426:	2600      	movs	r6, #0
 8007428:	4b62      	ldr	r3, [pc, #392]	; (80075b4 <_strtod_l+0xb0c>)
 800742a:	402b      	ands	r3, r5
 800742c:	930f      	str	r3, [sp, #60]	; 0x3c
 800742e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007430:	4b64      	ldr	r3, [pc, #400]	; (80075c4 <_strtod_l+0xb1c>)
 8007432:	429a      	cmp	r2, r3
 8007434:	f040 80ce 	bne.w	80075d4 <_strtod_l+0xb2c>
 8007438:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800743c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007440:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007444:	ec4b ab10 	vmov	d0, sl, fp
 8007448:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800744c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007450:	f001 fe3a 	bl	80090c8 <__ulp>
 8007454:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007458:	ec53 2b10 	vmov	r2, r3, d0
 800745c:	f7f9 f8d4 	bl	8000608 <__aeabi_dmul>
 8007460:	4652      	mov	r2, sl
 8007462:	465b      	mov	r3, fp
 8007464:	f7f8 ff1a 	bl	800029c <__adddf3>
 8007468:	460b      	mov	r3, r1
 800746a:	4952      	ldr	r1, [pc, #328]	; (80075b4 <_strtod_l+0xb0c>)
 800746c:	4a56      	ldr	r2, [pc, #344]	; (80075c8 <_strtod_l+0xb20>)
 800746e:	4019      	ands	r1, r3
 8007470:	4291      	cmp	r1, r2
 8007472:	4682      	mov	sl, r0
 8007474:	d95b      	bls.n	800752e <_strtod_l+0xa86>
 8007476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007478:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800747c:	4293      	cmp	r3, r2
 800747e:	d103      	bne.n	8007488 <_strtod_l+0x9e0>
 8007480:	9b08      	ldr	r3, [sp, #32]
 8007482:	3301      	adds	r3, #1
 8007484:	f43f ad2e 	beq.w	8006ee4 <_strtod_l+0x43c>
 8007488:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80075b8 <_strtod_l+0xb10>
 800748c:	f04f 3aff 	mov.w	sl, #4294967295
 8007490:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007492:	4648      	mov	r0, r9
 8007494:	f001 fb81 	bl	8008b9a <_Bfree>
 8007498:	9905      	ldr	r1, [sp, #20]
 800749a:	4648      	mov	r0, r9
 800749c:	f001 fb7d 	bl	8008b9a <_Bfree>
 80074a0:	4641      	mov	r1, r8
 80074a2:	4648      	mov	r0, r9
 80074a4:	f001 fb79 	bl	8008b9a <_Bfree>
 80074a8:	4621      	mov	r1, r4
 80074aa:	4648      	mov	r0, r9
 80074ac:	f001 fb75 	bl	8008b9a <_Bfree>
 80074b0:	e619      	b.n	80070e6 <_strtod_l+0x63e>
 80074b2:	f1ba 0f00 	cmp.w	sl, #0
 80074b6:	d11a      	bne.n	80074ee <_strtod_l+0xa46>
 80074b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80074bc:	b9eb      	cbnz	r3, 80074fa <_strtod_l+0xa52>
 80074be:	2200      	movs	r2, #0
 80074c0:	4b3f      	ldr	r3, [pc, #252]	; (80075c0 <_strtod_l+0xb18>)
 80074c2:	4630      	mov	r0, r6
 80074c4:	4639      	mov	r1, r7
 80074c6:	f7f9 fb11 	bl	8000aec <__aeabi_dcmplt>
 80074ca:	b9c8      	cbnz	r0, 8007500 <_strtod_l+0xa58>
 80074cc:	4630      	mov	r0, r6
 80074ce:	4639      	mov	r1, r7
 80074d0:	2200      	movs	r2, #0
 80074d2:	4b3e      	ldr	r3, [pc, #248]	; (80075cc <_strtod_l+0xb24>)
 80074d4:	f7f9 f898 	bl	8000608 <__aeabi_dmul>
 80074d8:	4606      	mov	r6, r0
 80074da:	460f      	mov	r7, r1
 80074dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80074e0:	9618      	str	r6, [sp, #96]	; 0x60
 80074e2:	9319      	str	r3, [sp, #100]	; 0x64
 80074e4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80074e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80074ec:	e79c      	b.n	8007428 <_strtod_l+0x980>
 80074ee:	f1ba 0f01 	cmp.w	sl, #1
 80074f2:	d102      	bne.n	80074fa <_strtod_l+0xa52>
 80074f4:	2d00      	cmp	r5, #0
 80074f6:	f43f ad8e 	beq.w	8007016 <_strtod_l+0x56e>
 80074fa:	2200      	movs	r2, #0
 80074fc:	4b34      	ldr	r3, [pc, #208]	; (80075d0 <_strtod_l+0xb28>)
 80074fe:	e78f      	b.n	8007420 <_strtod_l+0x978>
 8007500:	2600      	movs	r6, #0
 8007502:	4f32      	ldr	r7, [pc, #200]	; (80075cc <_strtod_l+0xb24>)
 8007504:	e7ea      	b.n	80074dc <_strtod_l+0xa34>
 8007506:	4b31      	ldr	r3, [pc, #196]	; (80075cc <_strtod_l+0xb24>)
 8007508:	4630      	mov	r0, r6
 800750a:	4639      	mov	r1, r7
 800750c:	2200      	movs	r2, #0
 800750e:	f7f9 f87b 	bl	8000608 <__aeabi_dmul>
 8007512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007514:	4606      	mov	r6, r0
 8007516:	460f      	mov	r7, r1
 8007518:	b933      	cbnz	r3, 8007528 <_strtod_l+0xa80>
 800751a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800751e:	9010      	str	r0, [sp, #64]	; 0x40
 8007520:	9311      	str	r3, [sp, #68]	; 0x44
 8007522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007526:	e7df      	b.n	80074e8 <_strtod_l+0xa40>
 8007528:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800752c:	e7f9      	b.n	8007522 <_strtod_l+0xa7a>
 800752e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007532:	9b04      	ldr	r3, [sp, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1ab      	bne.n	8007490 <_strtod_l+0x9e8>
 8007538:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800753c:	0d1b      	lsrs	r3, r3, #20
 800753e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007540:	051b      	lsls	r3, r3, #20
 8007542:	429a      	cmp	r2, r3
 8007544:	465d      	mov	r5, fp
 8007546:	d1a3      	bne.n	8007490 <_strtod_l+0x9e8>
 8007548:	4639      	mov	r1, r7
 800754a:	4630      	mov	r0, r6
 800754c:	f7f9 fb0c 	bl	8000b68 <__aeabi_d2iz>
 8007550:	f7f8 fff0 	bl	8000534 <__aeabi_i2d>
 8007554:	460b      	mov	r3, r1
 8007556:	4602      	mov	r2, r0
 8007558:	4639      	mov	r1, r7
 800755a:	4630      	mov	r0, r6
 800755c:	f7f8 fe9c 	bl	8000298 <__aeabi_dsub>
 8007560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007562:	4606      	mov	r6, r0
 8007564:	460f      	mov	r7, r1
 8007566:	b933      	cbnz	r3, 8007576 <_strtod_l+0xace>
 8007568:	f1ba 0f00 	cmp.w	sl, #0
 800756c:	d103      	bne.n	8007576 <_strtod_l+0xace>
 800756e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007572:	2d00      	cmp	r5, #0
 8007574:	d06d      	beq.n	8007652 <_strtod_l+0xbaa>
 8007576:	a30a      	add	r3, pc, #40	; (adr r3, 80075a0 <_strtod_l+0xaf8>)
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	4630      	mov	r0, r6
 800757e:	4639      	mov	r1, r7
 8007580:	f7f9 fab4 	bl	8000aec <__aeabi_dcmplt>
 8007584:	2800      	cmp	r0, #0
 8007586:	f47f acb8 	bne.w	8006efa <_strtod_l+0x452>
 800758a:	a307      	add	r3, pc, #28	; (adr r3, 80075a8 <_strtod_l+0xb00>)
 800758c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007590:	4630      	mov	r0, r6
 8007592:	4639      	mov	r1, r7
 8007594:	f7f9 fac8 	bl	8000b28 <__aeabi_dcmpgt>
 8007598:	2800      	cmp	r0, #0
 800759a:	f43f af79 	beq.w	8007490 <_strtod_l+0x9e8>
 800759e:	e4ac      	b.n	8006efa <_strtod_l+0x452>
 80075a0:	94a03595 	.word	0x94a03595
 80075a4:	3fdfffff 	.word	0x3fdfffff
 80075a8:	35afe535 	.word	0x35afe535
 80075ac:	3fe00000 	.word	0x3fe00000
 80075b0:	000fffff 	.word	0x000fffff
 80075b4:	7ff00000 	.word	0x7ff00000
 80075b8:	7fefffff 	.word	0x7fefffff
 80075bc:	39500000 	.word	0x39500000
 80075c0:	3ff00000 	.word	0x3ff00000
 80075c4:	7fe00000 	.word	0x7fe00000
 80075c8:	7c9fffff 	.word	0x7c9fffff
 80075cc:	3fe00000 	.word	0x3fe00000
 80075d0:	bff00000 	.word	0xbff00000
 80075d4:	9b04      	ldr	r3, [sp, #16]
 80075d6:	b333      	cbz	r3, 8007626 <_strtod_l+0xb7e>
 80075d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80075de:	d822      	bhi.n	8007626 <_strtod_l+0xb7e>
 80075e0:	a327      	add	r3, pc, #156	; (adr r3, 8007680 <_strtod_l+0xbd8>)
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	4630      	mov	r0, r6
 80075e8:	4639      	mov	r1, r7
 80075ea:	f7f9 fa89 	bl	8000b00 <__aeabi_dcmple>
 80075ee:	b1a0      	cbz	r0, 800761a <_strtod_l+0xb72>
 80075f0:	4639      	mov	r1, r7
 80075f2:	4630      	mov	r0, r6
 80075f4:	f7f9 fae0 	bl	8000bb8 <__aeabi_d2uiz>
 80075f8:	2800      	cmp	r0, #0
 80075fa:	bf08      	it	eq
 80075fc:	2001      	moveq	r0, #1
 80075fe:	f7f8 ff89 	bl	8000514 <__aeabi_ui2d>
 8007602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007604:	4606      	mov	r6, r0
 8007606:	460f      	mov	r7, r1
 8007608:	bb03      	cbnz	r3, 800764c <_strtod_l+0xba4>
 800760a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800760e:	9012      	str	r0, [sp, #72]	; 0x48
 8007610:	9313      	str	r3, [sp, #76]	; 0x4c
 8007612:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007616:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800761a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800761c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800761e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	930b      	str	r3, [sp, #44]	; 0x2c
 8007626:	ed9d 0b08 	vldr	d0, [sp, #32]
 800762a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800762e:	f001 fd4b 	bl	80090c8 <__ulp>
 8007632:	4650      	mov	r0, sl
 8007634:	ec53 2b10 	vmov	r2, r3, d0
 8007638:	4659      	mov	r1, fp
 800763a:	f7f8 ffe5 	bl	8000608 <__aeabi_dmul>
 800763e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007642:	f7f8 fe2b 	bl	800029c <__adddf3>
 8007646:	4682      	mov	sl, r0
 8007648:	468b      	mov	fp, r1
 800764a:	e772      	b.n	8007532 <_strtod_l+0xa8a>
 800764c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007650:	e7df      	b.n	8007612 <_strtod_l+0xb6a>
 8007652:	a30d      	add	r3, pc, #52	; (adr r3, 8007688 <_strtod_l+0xbe0>)
 8007654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007658:	f7f9 fa48 	bl	8000aec <__aeabi_dcmplt>
 800765c:	e79c      	b.n	8007598 <_strtod_l+0xaf0>
 800765e:	2300      	movs	r3, #0
 8007660:	930d      	str	r3, [sp, #52]	; 0x34
 8007662:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007664:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	f7ff ba61 	b.w	8006b2e <_strtod_l+0x86>
 800766c:	2b65      	cmp	r3, #101	; 0x65
 800766e:	f04f 0200 	mov.w	r2, #0
 8007672:	f43f ab4e 	beq.w	8006d12 <_strtod_l+0x26a>
 8007676:	2101      	movs	r1, #1
 8007678:	4614      	mov	r4, r2
 800767a:	9104      	str	r1, [sp, #16]
 800767c:	f7ff bacb 	b.w	8006c16 <_strtod_l+0x16e>
 8007680:	ffc00000 	.word	0xffc00000
 8007684:	41dfffff 	.word	0x41dfffff
 8007688:	94a03595 	.word	0x94a03595
 800768c:	3fcfffff 	.word	0x3fcfffff

08007690 <_strtod_r>:
 8007690:	4b05      	ldr	r3, [pc, #20]	; (80076a8 <_strtod_r+0x18>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	b410      	push	{r4}
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	4c04      	ldr	r4, [pc, #16]	; (80076ac <_strtod_r+0x1c>)
 800769a:	2b00      	cmp	r3, #0
 800769c:	bf08      	it	eq
 800769e:	4623      	moveq	r3, r4
 80076a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076a4:	f7ff ba00 	b.w	8006aa8 <_strtod_l>
 80076a8:	2000022c 	.word	0x2000022c
 80076ac:	20000290 	.word	0x20000290

080076b0 <_strtol_l.isra.0>:
 80076b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076b4:	4680      	mov	r8, r0
 80076b6:	4689      	mov	r9, r1
 80076b8:	4692      	mov	sl, r2
 80076ba:	461e      	mov	r6, r3
 80076bc:	460f      	mov	r7, r1
 80076be:	463d      	mov	r5, r7
 80076c0:	9808      	ldr	r0, [sp, #32]
 80076c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076c6:	f001 f9ed 	bl	8008aa4 <__locale_ctype_ptr_l>
 80076ca:	4420      	add	r0, r4
 80076cc:	7843      	ldrb	r3, [r0, #1]
 80076ce:	f013 0308 	ands.w	r3, r3, #8
 80076d2:	d132      	bne.n	800773a <_strtol_l.isra.0+0x8a>
 80076d4:	2c2d      	cmp	r4, #45	; 0x2d
 80076d6:	d132      	bne.n	800773e <_strtol_l.isra.0+0x8e>
 80076d8:	787c      	ldrb	r4, [r7, #1]
 80076da:	1cbd      	adds	r5, r7, #2
 80076dc:	2201      	movs	r2, #1
 80076de:	2e00      	cmp	r6, #0
 80076e0:	d05d      	beq.n	800779e <_strtol_l.isra.0+0xee>
 80076e2:	2e10      	cmp	r6, #16
 80076e4:	d109      	bne.n	80076fa <_strtol_l.isra.0+0x4a>
 80076e6:	2c30      	cmp	r4, #48	; 0x30
 80076e8:	d107      	bne.n	80076fa <_strtol_l.isra.0+0x4a>
 80076ea:	782b      	ldrb	r3, [r5, #0]
 80076ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80076f0:	2b58      	cmp	r3, #88	; 0x58
 80076f2:	d14f      	bne.n	8007794 <_strtol_l.isra.0+0xe4>
 80076f4:	786c      	ldrb	r4, [r5, #1]
 80076f6:	2610      	movs	r6, #16
 80076f8:	3502      	adds	r5, #2
 80076fa:	2a00      	cmp	r2, #0
 80076fc:	bf14      	ite	ne
 80076fe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007702:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007706:	2700      	movs	r7, #0
 8007708:	fbb1 fcf6 	udiv	ip, r1, r6
 800770c:	4638      	mov	r0, r7
 800770e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007712:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007716:	2b09      	cmp	r3, #9
 8007718:	d817      	bhi.n	800774a <_strtol_l.isra.0+0x9a>
 800771a:	461c      	mov	r4, r3
 800771c:	42a6      	cmp	r6, r4
 800771e:	dd23      	ble.n	8007768 <_strtol_l.isra.0+0xb8>
 8007720:	1c7b      	adds	r3, r7, #1
 8007722:	d007      	beq.n	8007734 <_strtol_l.isra.0+0x84>
 8007724:	4584      	cmp	ip, r0
 8007726:	d31c      	bcc.n	8007762 <_strtol_l.isra.0+0xb2>
 8007728:	d101      	bne.n	800772e <_strtol_l.isra.0+0x7e>
 800772a:	45a6      	cmp	lr, r4
 800772c:	db19      	blt.n	8007762 <_strtol_l.isra.0+0xb2>
 800772e:	fb00 4006 	mla	r0, r0, r6, r4
 8007732:	2701      	movs	r7, #1
 8007734:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007738:	e7eb      	b.n	8007712 <_strtol_l.isra.0+0x62>
 800773a:	462f      	mov	r7, r5
 800773c:	e7bf      	b.n	80076be <_strtol_l.isra.0+0xe>
 800773e:	2c2b      	cmp	r4, #43	; 0x2b
 8007740:	bf04      	itt	eq
 8007742:	1cbd      	addeq	r5, r7, #2
 8007744:	787c      	ldrbeq	r4, [r7, #1]
 8007746:	461a      	mov	r2, r3
 8007748:	e7c9      	b.n	80076de <_strtol_l.isra.0+0x2e>
 800774a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800774e:	2b19      	cmp	r3, #25
 8007750:	d801      	bhi.n	8007756 <_strtol_l.isra.0+0xa6>
 8007752:	3c37      	subs	r4, #55	; 0x37
 8007754:	e7e2      	b.n	800771c <_strtol_l.isra.0+0x6c>
 8007756:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800775a:	2b19      	cmp	r3, #25
 800775c:	d804      	bhi.n	8007768 <_strtol_l.isra.0+0xb8>
 800775e:	3c57      	subs	r4, #87	; 0x57
 8007760:	e7dc      	b.n	800771c <_strtol_l.isra.0+0x6c>
 8007762:	f04f 37ff 	mov.w	r7, #4294967295
 8007766:	e7e5      	b.n	8007734 <_strtol_l.isra.0+0x84>
 8007768:	1c7b      	adds	r3, r7, #1
 800776a:	d108      	bne.n	800777e <_strtol_l.isra.0+0xce>
 800776c:	2322      	movs	r3, #34	; 0x22
 800776e:	f8c8 3000 	str.w	r3, [r8]
 8007772:	4608      	mov	r0, r1
 8007774:	f1ba 0f00 	cmp.w	sl, #0
 8007778:	d107      	bne.n	800778a <_strtol_l.isra.0+0xda>
 800777a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800777e:	b102      	cbz	r2, 8007782 <_strtol_l.isra.0+0xd2>
 8007780:	4240      	negs	r0, r0
 8007782:	f1ba 0f00 	cmp.w	sl, #0
 8007786:	d0f8      	beq.n	800777a <_strtol_l.isra.0+0xca>
 8007788:	b10f      	cbz	r7, 800778e <_strtol_l.isra.0+0xde>
 800778a:	f105 39ff 	add.w	r9, r5, #4294967295
 800778e:	f8ca 9000 	str.w	r9, [sl]
 8007792:	e7f2      	b.n	800777a <_strtol_l.isra.0+0xca>
 8007794:	2430      	movs	r4, #48	; 0x30
 8007796:	2e00      	cmp	r6, #0
 8007798:	d1af      	bne.n	80076fa <_strtol_l.isra.0+0x4a>
 800779a:	2608      	movs	r6, #8
 800779c:	e7ad      	b.n	80076fa <_strtol_l.isra.0+0x4a>
 800779e:	2c30      	cmp	r4, #48	; 0x30
 80077a0:	d0a3      	beq.n	80076ea <_strtol_l.isra.0+0x3a>
 80077a2:	260a      	movs	r6, #10
 80077a4:	e7a9      	b.n	80076fa <_strtol_l.isra.0+0x4a>
	...

080077a8 <_strtol_r>:
 80077a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80077aa:	4c06      	ldr	r4, [pc, #24]	; (80077c4 <_strtol_r+0x1c>)
 80077ac:	4d06      	ldr	r5, [pc, #24]	; (80077c8 <_strtol_r+0x20>)
 80077ae:	6824      	ldr	r4, [r4, #0]
 80077b0:	6a24      	ldr	r4, [r4, #32]
 80077b2:	2c00      	cmp	r4, #0
 80077b4:	bf08      	it	eq
 80077b6:	462c      	moveq	r4, r5
 80077b8:	9400      	str	r4, [sp, #0]
 80077ba:	f7ff ff79 	bl	80076b0 <_strtol_l.isra.0>
 80077be:	b003      	add	sp, #12
 80077c0:	bd30      	pop	{r4, r5, pc}
 80077c2:	bf00      	nop
 80077c4:	2000022c 	.word	0x2000022c
 80077c8:	20000290 	.word	0x20000290

080077cc <quorem>:
 80077cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d0:	6903      	ldr	r3, [r0, #16]
 80077d2:	690c      	ldr	r4, [r1, #16]
 80077d4:	42a3      	cmp	r3, r4
 80077d6:	4680      	mov	r8, r0
 80077d8:	f2c0 8082 	blt.w	80078e0 <quorem+0x114>
 80077dc:	3c01      	subs	r4, #1
 80077de:	f101 0714 	add.w	r7, r1, #20
 80077e2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80077e6:	f100 0614 	add.w	r6, r0, #20
 80077ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80077ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80077f2:	eb06 030c 	add.w	r3, r6, ip
 80077f6:	3501      	adds	r5, #1
 80077f8:	eb07 090c 	add.w	r9, r7, ip
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8007802:	b395      	cbz	r5, 800786a <quorem+0x9e>
 8007804:	f04f 0a00 	mov.w	sl, #0
 8007808:	4638      	mov	r0, r7
 800780a:	46b6      	mov	lr, r6
 800780c:	46d3      	mov	fp, sl
 800780e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007812:	b293      	uxth	r3, r2
 8007814:	fb05 a303 	mla	r3, r5, r3, sl
 8007818:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800781c:	b29b      	uxth	r3, r3
 800781e:	ebab 0303 	sub.w	r3, fp, r3
 8007822:	0c12      	lsrs	r2, r2, #16
 8007824:	f8de b000 	ldr.w	fp, [lr]
 8007828:	fb05 a202 	mla	r2, r5, r2, sl
 800782c:	fa13 f38b 	uxtah	r3, r3, fp
 8007830:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007834:	fa1f fb82 	uxth.w	fp, r2
 8007838:	f8de 2000 	ldr.w	r2, [lr]
 800783c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007840:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007844:	b29b      	uxth	r3, r3
 8007846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800784a:	4581      	cmp	r9, r0
 800784c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007850:	f84e 3b04 	str.w	r3, [lr], #4
 8007854:	d2db      	bcs.n	800780e <quorem+0x42>
 8007856:	f856 300c 	ldr.w	r3, [r6, ip]
 800785a:	b933      	cbnz	r3, 800786a <quorem+0x9e>
 800785c:	9b01      	ldr	r3, [sp, #4]
 800785e:	3b04      	subs	r3, #4
 8007860:	429e      	cmp	r6, r3
 8007862:	461a      	mov	r2, r3
 8007864:	d330      	bcc.n	80078c8 <quorem+0xfc>
 8007866:	f8c8 4010 	str.w	r4, [r8, #16]
 800786a:	4640      	mov	r0, r8
 800786c:	f001 fbb4 	bl	8008fd8 <__mcmp>
 8007870:	2800      	cmp	r0, #0
 8007872:	db25      	blt.n	80078c0 <quorem+0xf4>
 8007874:	3501      	adds	r5, #1
 8007876:	4630      	mov	r0, r6
 8007878:	f04f 0c00 	mov.w	ip, #0
 800787c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007880:	f8d0 e000 	ldr.w	lr, [r0]
 8007884:	b293      	uxth	r3, r2
 8007886:	ebac 0303 	sub.w	r3, ip, r3
 800788a:	0c12      	lsrs	r2, r2, #16
 800788c:	fa13 f38e 	uxtah	r3, r3, lr
 8007890:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007894:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007898:	b29b      	uxth	r3, r3
 800789a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789e:	45b9      	cmp	r9, r7
 80078a0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078a4:	f840 3b04 	str.w	r3, [r0], #4
 80078a8:	d2e8      	bcs.n	800787c <quorem+0xb0>
 80078aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078b2:	b92a      	cbnz	r2, 80078c0 <quorem+0xf4>
 80078b4:	3b04      	subs	r3, #4
 80078b6:	429e      	cmp	r6, r3
 80078b8:	461a      	mov	r2, r3
 80078ba:	d30b      	bcc.n	80078d4 <quorem+0x108>
 80078bc:	f8c8 4010 	str.w	r4, [r8, #16]
 80078c0:	4628      	mov	r0, r5
 80078c2:	b003      	add	sp, #12
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	6812      	ldr	r2, [r2, #0]
 80078ca:	3b04      	subs	r3, #4
 80078cc:	2a00      	cmp	r2, #0
 80078ce:	d1ca      	bne.n	8007866 <quorem+0x9a>
 80078d0:	3c01      	subs	r4, #1
 80078d2:	e7c5      	b.n	8007860 <quorem+0x94>
 80078d4:	6812      	ldr	r2, [r2, #0]
 80078d6:	3b04      	subs	r3, #4
 80078d8:	2a00      	cmp	r2, #0
 80078da:	d1ef      	bne.n	80078bc <quorem+0xf0>
 80078dc:	3c01      	subs	r4, #1
 80078de:	e7ea      	b.n	80078b6 <quorem+0xea>
 80078e0:	2000      	movs	r0, #0
 80078e2:	e7ee      	b.n	80078c2 <quorem+0xf6>
 80078e4:	0000      	movs	r0, r0
	...

080078e8 <_dtoa_r>:
 80078e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ec:	ec57 6b10 	vmov	r6, r7, d0
 80078f0:	b097      	sub	sp, #92	; 0x5c
 80078f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078f4:	9106      	str	r1, [sp, #24]
 80078f6:	4604      	mov	r4, r0
 80078f8:	920b      	str	r2, [sp, #44]	; 0x2c
 80078fa:	9312      	str	r3, [sp, #72]	; 0x48
 80078fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007900:	e9cd 6700 	strd	r6, r7, [sp]
 8007904:	b93d      	cbnz	r5, 8007916 <_dtoa_r+0x2e>
 8007906:	2010      	movs	r0, #16
 8007908:	f001 f8ee 	bl	8008ae8 <malloc>
 800790c:	6260      	str	r0, [r4, #36]	; 0x24
 800790e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007912:	6005      	str	r5, [r0, #0]
 8007914:	60c5      	str	r5, [r0, #12]
 8007916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007918:	6819      	ldr	r1, [r3, #0]
 800791a:	b151      	cbz	r1, 8007932 <_dtoa_r+0x4a>
 800791c:	685a      	ldr	r2, [r3, #4]
 800791e:	604a      	str	r2, [r1, #4]
 8007920:	2301      	movs	r3, #1
 8007922:	4093      	lsls	r3, r2
 8007924:	608b      	str	r3, [r1, #8]
 8007926:	4620      	mov	r0, r4
 8007928:	f001 f937 	bl	8008b9a <_Bfree>
 800792c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	1e3b      	subs	r3, r7, #0
 8007934:	bfbb      	ittet	lt
 8007936:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800793a:	9301      	strlt	r3, [sp, #4]
 800793c:	2300      	movge	r3, #0
 800793e:	2201      	movlt	r2, #1
 8007940:	bfac      	ite	ge
 8007942:	f8c8 3000 	strge.w	r3, [r8]
 8007946:	f8c8 2000 	strlt.w	r2, [r8]
 800794a:	4baf      	ldr	r3, [pc, #700]	; (8007c08 <_dtoa_r+0x320>)
 800794c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007950:	ea33 0308 	bics.w	r3, r3, r8
 8007954:	d114      	bne.n	8007980 <_dtoa_r+0x98>
 8007956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007958:	f242 730f 	movw	r3, #9999	; 0x270f
 800795c:	6013      	str	r3, [r2, #0]
 800795e:	9b00      	ldr	r3, [sp, #0]
 8007960:	b923      	cbnz	r3, 800796c <_dtoa_r+0x84>
 8007962:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007966:	2800      	cmp	r0, #0
 8007968:	f000 8542 	beq.w	80083f0 <_dtoa_r+0xb08>
 800796c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800796e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007c1c <_dtoa_r+0x334>
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 8544 	beq.w	8008400 <_dtoa_r+0xb18>
 8007978:	f10b 0303 	add.w	r3, fp, #3
 800797c:	f000 bd3e 	b.w	80083fc <_dtoa_r+0xb14>
 8007980:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007984:	2200      	movs	r2, #0
 8007986:	2300      	movs	r3, #0
 8007988:	4630      	mov	r0, r6
 800798a:	4639      	mov	r1, r7
 800798c:	f7f9 f8a4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007990:	4681      	mov	r9, r0
 8007992:	b168      	cbz	r0, 80079b0 <_dtoa_r+0xc8>
 8007994:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007996:	2301      	movs	r3, #1
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 8524 	beq.w	80083ea <_dtoa_r+0xb02>
 80079a2:	4b9a      	ldr	r3, [pc, #616]	; (8007c0c <_dtoa_r+0x324>)
 80079a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079a6:	f103 3bff 	add.w	fp, r3, #4294967295
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	f000 bd28 	b.w	8008400 <_dtoa_r+0xb18>
 80079b0:	aa14      	add	r2, sp, #80	; 0x50
 80079b2:	a915      	add	r1, sp, #84	; 0x54
 80079b4:	ec47 6b10 	vmov	d0, r6, r7
 80079b8:	4620      	mov	r0, r4
 80079ba:	f001 fbfb 	bl	80091b4 <__d2b>
 80079be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079c2:	9004      	str	r0, [sp, #16]
 80079c4:	2d00      	cmp	r5, #0
 80079c6:	d07c      	beq.n	8007ac2 <_dtoa_r+0x1da>
 80079c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80079d0:	46b2      	mov	sl, r6
 80079d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80079d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80079de:	2200      	movs	r2, #0
 80079e0:	4b8b      	ldr	r3, [pc, #556]	; (8007c10 <_dtoa_r+0x328>)
 80079e2:	4650      	mov	r0, sl
 80079e4:	4659      	mov	r1, fp
 80079e6:	f7f8 fc57 	bl	8000298 <__aeabi_dsub>
 80079ea:	a381      	add	r3, pc, #516	; (adr r3, 8007bf0 <_dtoa_r+0x308>)
 80079ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f0:	f7f8 fe0a 	bl	8000608 <__aeabi_dmul>
 80079f4:	a380      	add	r3, pc, #512	; (adr r3, 8007bf8 <_dtoa_r+0x310>)
 80079f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fa:	f7f8 fc4f 	bl	800029c <__adddf3>
 80079fe:	4606      	mov	r6, r0
 8007a00:	4628      	mov	r0, r5
 8007a02:	460f      	mov	r7, r1
 8007a04:	f7f8 fd96 	bl	8000534 <__aeabi_i2d>
 8007a08:	a37d      	add	r3, pc, #500	; (adr r3, 8007c00 <_dtoa_r+0x318>)
 8007a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0e:	f7f8 fdfb 	bl	8000608 <__aeabi_dmul>
 8007a12:	4602      	mov	r2, r0
 8007a14:	460b      	mov	r3, r1
 8007a16:	4630      	mov	r0, r6
 8007a18:	4639      	mov	r1, r7
 8007a1a:	f7f8 fc3f 	bl	800029c <__adddf3>
 8007a1e:	4606      	mov	r6, r0
 8007a20:	460f      	mov	r7, r1
 8007a22:	f7f9 f8a1 	bl	8000b68 <__aeabi_d2iz>
 8007a26:	2200      	movs	r2, #0
 8007a28:	4682      	mov	sl, r0
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	4639      	mov	r1, r7
 8007a30:	f7f9 f85c 	bl	8000aec <__aeabi_dcmplt>
 8007a34:	b148      	cbz	r0, 8007a4a <_dtoa_r+0x162>
 8007a36:	4650      	mov	r0, sl
 8007a38:	f7f8 fd7c 	bl	8000534 <__aeabi_i2d>
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	463b      	mov	r3, r7
 8007a40:	f7f9 f84a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a44:	b908      	cbnz	r0, 8007a4a <_dtoa_r+0x162>
 8007a46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a4a:	f1ba 0f16 	cmp.w	sl, #22
 8007a4e:	d859      	bhi.n	8007b04 <_dtoa_r+0x21c>
 8007a50:	4970      	ldr	r1, [pc, #448]	; (8007c14 <_dtoa_r+0x32c>)
 8007a52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a5e:	f7f9 f863 	bl	8000b28 <__aeabi_dcmpgt>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d050      	beq.n	8007b08 <_dtoa_r+0x220>
 8007a66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a70:	1b5d      	subs	r5, r3, r5
 8007a72:	f1b5 0801 	subs.w	r8, r5, #1
 8007a76:	bf49      	itett	mi
 8007a78:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a7c:	2300      	movpl	r3, #0
 8007a7e:	9305      	strmi	r3, [sp, #20]
 8007a80:	f04f 0800 	movmi.w	r8, #0
 8007a84:	bf58      	it	pl
 8007a86:	9305      	strpl	r3, [sp, #20]
 8007a88:	f1ba 0f00 	cmp.w	sl, #0
 8007a8c:	db3e      	blt.n	8007b0c <_dtoa_r+0x224>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	44d0      	add	r8, sl
 8007a92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007a96:	9307      	str	r3, [sp, #28]
 8007a98:	9b06      	ldr	r3, [sp, #24]
 8007a9a:	2b09      	cmp	r3, #9
 8007a9c:	f200 8090 	bhi.w	8007bc0 <_dtoa_r+0x2d8>
 8007aa0:	2b05      	cmp	r3, #5
 8007aa2:	bfc4      	itt	gt
 8007aa4:	3b04      	subgt	r3, #4
 8007aa6:	9306      	strgt	r3, [sp, #24]
 8007aa8:	9b06      	ldr	r3, [sp, #24]
 8007aaa:	f1a3 0302 	sub.w	r3, r3, #2
 8007aae:	bfcc      	ite	gt
 8007ab0:	2500      	movgt	r5, #0
 8007ab2:	2501      	movle	r5, #1
 8007ab4:	2b03      	cmp	r3, #3
 8007ab6:	f200 808f 	bhi.w	8007bd8 <_dtoa_r+0x2f0>
 8007aba:	e8df f003 	tbb	[pc, r3]
 8007abe:	7f7d      	.short	0x7f7d
 8007ac0:	7131      	.short	0x7131
 8007ac2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007ac6:	441d      	add	r5, r3
 8007ac8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007acc:	2820      	cmp	r0, #32
 8007ace:	dd13      	ble.n	8007af8 <_dtoa_r+0x210>
 8007ad0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007ad4:	9b00      	ldr	r3, [sp, #0]
 8007ad6:	fa08 f800 	lsl.w	r8, r8, r0
 8007ada:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007ade:	fa23 f000 	lsr.w	r0, r3, r0
 8007ae2:	ea48 0000 	orr.w	r0, r8, r0
 8007ae6:	f7f8 fd15 	bl	8000514 <__aeabi_ui2d>
 8007aea:	2301      	movs	r3, #1
 8007aec:	4682      	mov	sl, r0
 8007aee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007af2:	3d01      	subs	r5, #1
 8007af4:	9313      	str	r3, [sp, #76]	; 0x4c
 8007af6:	e772      	b.n	80079de <_dtoa_r+0xf6>
 8007af8:	9b00      	ldr	r3, [sp, #0]
 8007afa:	f1c0 0020 	rsb	r0, r0, #32
 8007afe:	fa03 f000 	lsl.w	r0, r3, r0
 8007b02:	e7f0      	b.n	8007ae6 <_dtoa_r+0x1fe>
 8007b04:	2301      	movs	r3, #1
 8007b06:	e7b1      	b.n	8007a6c <_dtoa_r+0x184>
 8007b08:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b0a:	e7b0      	b.n	8007a6e <_dtoa_r+0x186>
 8007b0c:	9b05      	ldr	r3, [sp, #20]
 8007b0e:	eba3 030a 	sub.w	r3, r3, sl
 8007b12:	9305      	str	r3, [sp, #20]
 8007b14:	f1ca 0300 	rsb	r3, sl, #0
 8007b18:	9307      	str	r3, [sp, #28]
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8007b1e:	e7bb      	b.n	8007a98 <_dtoa_r+0x1b0>
 8007b20:	2301      	movs	r3, #1
 8007b22:	930a      	str	r3, [sp, #40]	; 0x28
 8007b24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	dd59      	ble.n	8007bde <_dtoa_r+0x2f6>
 8007b2a:	9302      	str	r3, [sp, #8]
 8007b2c:	4699      	mov	r9, r3
 8007b2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b30:	2200      	movs	r2, #0
 8007b32:	6072      	str	r2, [r6, #4]
 8007b34:	2204      	movs	r2, #4
 8007b36:	f102 0014 	add.w	r0, r2, #20
 8007b3a:	4298      	cmp	r0, r3
 8007b3c:	6871      	ldr	r1, [r6, #4]
 8007b3e:	d953      	bls.n	8007be8 <_dtoa_r+0x300>
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fff6 	bl	8008b32 <_Balloc>
 8007b46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b48:	6030      	str	r0, [r6, #0]
 8007b4a:	f1b9 0f0e 	cmp.w	r9, #14
 8007b4e:	f8d3 b000 	ldr.w	fp, [r3]
 8007b52:	f200 80e6 	bhi.w	8007d22 <_dtoa_r+0x43a>
 8007b56:	2d00      	cmp	r5, #0
 8007b58:	f000 80e3 	beq.w	8007d22 <_dtoa_r+0x43a>
 8007b5c:	ed9d 7b00 	vldr	d7, [sp]
 8007b60:	f1ba 0f00 	cmp.w	sl, #0
 8007b64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007b68:	dd74      	ble.n	8007c54 <_dtoa_r+0x36c>
 8007b6a:	4a2a      	ldr	r2, [pc, #168]	; (8007c14 <_dtoa_r+0x32c>)
 8007b6c:	f00a 030f 	and.w	r3, sl, #15
 8007b70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b74:	ed93 7b00 	vldr	d7, [r3]
 8007b78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007b7c:	06f0      	lsls	r0, r6, #27
 8007b7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007b82:	d565      	bpl.n	8007c50 <_dtoa_r+0x368>
 8007b84:	4b24      	ldr	r3, [pc, #144]	; (8007c18 <_dtoa_r+0x330>)
 8007b86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007b8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b8e:	f7f8 fe65 	bl	800085c <__aeabi_ddiv>
 8007b92:	e9cd 0100 	strd	r0, r1, [sp]
 8007b96:	f006 060f 	and.w	r6, r6, #15
 8007b9a:	2503      	movs	r5, #3
 8007b9c:	4f1e      	ldr	r7, [pc, #120]	; (8007c18 <_dtoa_r+0x330>)
 8007b9e:	e04c      	b.n	8007c3a <_dtoa_r+0x352>
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ba4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ba6:	4453      	add	r3, sl
 8007ba8:	f103 0901 	add.w	r9, r3, #1
 8007bac:	9302      	str	r3, [sp, #8]
 8007bae:	464b      	mov	r3, r9
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	bfb8      	it	lt
 8007bb4:	2301      	movlt	r3, #1
 8007bb6:	e7ba      	b.n	8007b2e <_dtoa_r+0x246>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	e7b2      	b.n	8007b22 <_dtoa_r+0x23a>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e7f0      	b.n	8007ba2 <_dtoa_r+0x2ba>
 8007bc0:	2501      	movs	r5, #1
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	9306      	str	r3, [sp, #24]
 8007bc6:	950a      	str	r5, [sp, #40]	; 0x28
 8007bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bcc:	9302      	str	r3, [sp, #8]
 8007bce:	4699      	mov	r9, r3
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	2312      	movs	r3, #18
 8007bd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007bd6:	e7aa      	b.n	8007b2e <_dtoa_r+0x246>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	930a      	str	r3, [sp, #40]	; 0x28
 8007bdc:	e7f4      	b.n	8007bc8 <_dtoa_r+0x2e0>
 8007bde:	2301      	movs	r3, #1
 8007be0:	9302      	str	r3, [sp, #8]
 8007be2:	4699      	mov	r9, r3
 8007be4:	461a      	mov	r2, r3
 8007be6:	e7f5      	b.n	8007bd4 <_dtoa_r+0x2ec>
 8007be8:	3101      	adds	r1, #1
 8007bea:	6071      	str	r1, [r6, #4]
 8007bec:	0052      	lsls	r2, r2, #1
 8007bee:	e7a2      	b.n	8007b36 <_dtoa_r+0x24e>
 8007bf0:	636f4361 	.word	0x636f4361
 8007bf4:	3fd287a7 	.word	0x3fd287a7
 8007bf8:	8b60c8b3 	.word	0x8b60c8b3
 8007bfc:	3fc68a28 	.word	0x3fc68a28
 8007c00:	509f79fb 	.word	0x509f79fb
 8007c04:	3fd34413 	.word	0x3fd34413
 8007c08:	7ff00000 	.word	0x7ff00000
 8007c0c:	0800a304 	.word	0x0800a304
 8007c10:	3ff80000 	.word	0x3ff80000
 8007c14:	0800a208 	.word	0x0800a208
 8007c18:	0800a1e0 	.word	0x0800a1e0
 8007c1c:	0800a1d1 	.word	0x0800a1d1
 8007c20:	07f1      	lsls	r1, r6, #31
 8007c22:	d508      	bpl.n	8007c36 <_dtoa_r+0x34e>
 8007c24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c2c:	f7f8 fcec 	bl	8000608 <__aeabi_dmul>
 8007c30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c34:	3501      	adds	r5, #1
 8007c36:	1076      	asrs	r6, r6, #1
 8007c38:	3708      	adds	r7, #8
 8007c3a:	2e00      	cmp	r6, #0
 8007c3c:	d1f0      	bne.n	8007c20 <_dtoa_r+0x338>
 8007c3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c46:	f7f8 fe09 	bl	800085c <__aeabi_ddiv>
 8007c4a:	e9cd 0100 	strd	r0, r1, [sp]
 8007c4e:	e01a      	b.n	8007c86 <_dtoa_r+0x39e>
 8007c50:	2502      	movs	r5, #2
 8007c52:	e7a3      	b.n	8007b9c <_dtoa_r+0x2b4>
 8007c54:	f000 80a0 	beq.w	8007d98 <_dtoa_r+0x4b0>
 8007c58:	f1ca 0600 	rsb	r6, sl, #0
 8007c5c:	4b9f      	ldr	r3, [pc, #636]	; (8007edc <_dtoa_r+0x5f4>)
 8007c5e:	4fa0      	ldr	r7, [pc, #640]	; (8007ee0 <_dtoa_r+0x5f8>)
 8007c60:	f006 020f 	and.w	r2, r6, #15
 8007c64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c70:	f7f8 fcca 	bl	8000608 <__aeabi_dmul>
 8007c74:	e9cd 0100 	strd	r0, r1, [sp]
 8007c78:	1136      	asrs	r6, r6, #4
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	2502      	movs	r5, #2
 8007c7e:	2e00      	cmp	r6, #0
 8007c80:	d17f      	bne.n	8007d82 <_dtoa_r+0x49a>
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1e1      	bne.n	8007c4a <_dtoa_r+0x362>
 8007c86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 8087 	beq.w	8007d9c <_dtoa_r+0x4b4>
 8007c8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c92:	2200      	movs	r2, #0
 8007c94:	4b93      	ldr	r3, [pc, #588]	; (8007ee4 <_dtoa_r+0x5fc>)
 8007c96:	4630      	mov	r0, r6
 8007c98:	4639      	mov	r1, r7
 8007c9a:	f7f8 ff27 	bl	8000aec <__aeabi_dcmplt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d07c      	beq.n	8007d9c <_dtoa_r+0x4b4>
 8007ca2:	f1b9 0f00 	cmp.w	r9, #0
 8007ca6:	d079      	beq.n	8007d9c <_dtoa_r+0x4b4>
 8007ca8:	9b02      	ldr	r3, [sp, #8]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	dd35      	ble.n	8007d1a <_dtoa_r+0x432>
 8007cae:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007cb2:	9308      	str	r3, [sp, #32]
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4b8b      	ldr	r3, [pc, #556]	; (8007ee8 <_dtoa_r+0x600>)
 8007cba:	4630      	mov	r0, r6
 8007cbc:	f7f8 fca4 	bl	8000608 <__aeabi_dmul>
 8007cc0:	e9cd 0100 	strd	r0, r1, [sp]
 8007cc4:	9f02      	ldr	r7, [sp, #8]
 8007cc6:	3501      	adds	r5, #1
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f7f8 fc33 	bl	8000534 <__aeabi_i2d>
 8007cce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cd2:	f7f8 fc99 	bl	8000608 <__aeabi_dmul>
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4b84      	ldr	r3, [pc, #528]	; (8007eec <_dtoa_r+0x604>)
 8007cda:	f7f8 fadf 	bl	800029c <__adddf3>
 8007cde:	4605      	mov	r5, r0
 8007ce0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007ce4:	2f00      	cmp	r7, #0
 8007ce6:	d15d      	bne.n	8007da4 <_dtoa_r+0x4bc>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4b81      	ldr	r3, [pc, #516]	; (8007ef0 <_dtoa_r+0x608>)
 8007cec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cf0:	f7f8 fad2 	bl	8000298 <__aeabi_dsub>
 8007cf4:	462a      	mov	r2, r5
 8007cf6:	4633      	mov	r3, r6
 8007cf8:	e9cd 0100 	strd	r0, r1, [sp]
 8007cfc:	f7f8 ff14 	bl	8000b28 <__aeabi_dcmpgt>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	f040 8288 	bne.w	8008216 <_dtoa_r+0x92e>
 8007d06:	462a      	mov	r2, r5
 8007d08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d10:	f7f8 feec 	bl	8000aec <__aeabi_dcmplt>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	f040 827c 	bne.w	8008212 <_dtoa_r+0x92a>
 8007d1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007d1e:	e9cd 2300 	strd	r2, r3, [sp]
 8007d22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f2c0 8150 	blt.w	8007fca <_dtoa_r+0x6e2>
 8007d2a:	f1ba 0f0e 	cmp.w	sl, #14
 8007d2e:	f300 814c 	bgt.w	8007fca <_dtoa_r+0x6e2>
 8007d32:	4b6a      	ldr	r3, [pc, #424]	; (8007edc <_dtoa_r+0x5f4>)
 8007d34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d38:	ed93 7b00 	vldr	d7, [r3]
 8007d3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007d44:	f280 80d8 	bge.w	8007ef8 <_dtoa_r+0x610>
 8007d48:	f1b9 0f00 	cmp.w	r9, #0
 8007d4c:	f300 80d4 	bgt.w	8007ef8 <_dtoa_r+0x610>
 8007d50:	f040 825e 	bne.w	8008210 <_dtoa_r+0x928>
 8007d54:	2200      	movs	r2, #0
 8007d56:	4b66      	ldr	r3, [pc, #408]	; (8007ef0 <_dtoa_r+0x608>)
 8007d58:	ec51 0b17 	vmov	r0, r1, d7
 8007d5c:	f7f8 fc54 	bl	8000608 <__aeabi_dmul>
 8007d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d64:	f7f8 fed6 	bl	8000b14 <__aeabi_dcmpge>
 8007d68:	464f      	mov	r7, r9
 8007d6a:	464e      	mov	r6, r9
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f040 8234 	bne.w	80081da <_dtoa_r+0x8f2>
 8007d72:	2331      	movs	r3, #49	; 0x31
 8007d74:	f10b 0501 	add.w	r5, fp, #1
 8007d78:	f88b 3000 	strb.w	r3, [fp]
 8007d7c:	f10a 0a01 	add.w	sl, sl, #1
 8007d80:	e22f      	b.n	80081e2 <_dtoa_r+0x8fa>
 8007d82:	07f2      	lsls	r2, r6, #31
 8007d84:	d505      	bpl.n	8007d92 <_dtoa_r+0x4aa>
 8007d86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d8a:	f7f8 fc3d 	bl	8000608 <__aeabi_dmul>
 8007d8e:	3501      	adds	r5, #1
 8007d90:	2301      	movs	r3, #1
 8007d92:	1076      	asrs	r6, r6, #1
 8007d94:	3708      	adds	r7, #8
 8007d96:	e772      	b.n	8007c7e <_dtoa_r+0x396>
 8007d98:	2502      	movs	r5, #2
 8007d9a:	e774      	b.n	8007c86 <_dtoa_r+0x39e>
 8007d9c:	f8cd a020 	str.w	sl, [sp, #32]
 8007da0:	464f      	mov	r7, r9
 8007da2:	e791      	b.n	8007cc8 <_dtoa_r+0x3e0>
 8007da4:	4b4d      	ldr	r3, [pc, #308]	; (8007edc <_dtoa_r+0x5f4>)
 8007da6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007daa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d047      	beq.n	8007e44 <_dtoa_r+0x55c>
 8007db4:	4602      	mov	r2, r0
 8007db6:	460b      	mov	r3, r1
 8007db8:	2000      	movs	r0, #0
 8007dba:	494e      	ldr	r1, [pc, #312]	; (8007ef4 <_dtoa_r+0x60c>)
 8007dbc:	f7f8 fd4e 	bl	800085c <__aeabi_ddiv>
 8007dc0:	462a      	mov	r2, r5
 8007dc2:	4633      	mov	r3, r6
 8007dc4:	f7f8 fa68 	bl	8000298 <__aeabi_dsub>
 8007dc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007dcc:	465d      	mov	r5, fp
 8007dce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dd2:	f7f8 fec9 	bl	8000b68 <__aeabi_d2iz>
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	f7f8 fbac 	bl	8000534 <__aeabi_i2d>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007de4:	f7f8 fa58 	bl	8000298 <__aeabi_dsub>
 8007de8:	3630      	adds	r6, #48	; 0x30
 8007dea:	f805 6b01 	strb.w	r6, [r5], #1
 8007dee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007df2:	e9cd 0100 	strd	r0, r1, [sp]
 8007df6:	f7f8 fe79 	bl	8000aec <__aeabi_dcmplt>
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	d163      	bne.n	8007ec6 <_dtoa_r+0x5de>
 8007dfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007e02:	2000      	movs	r0, #0
 8007e04:	4937      	ldr	r1, [pc, #220]	; (8007ee4 <_dtoa_r+0x5fc>)
 8007e06:	f7f8 fa47 	bl	8000298 <__aeabi_dsub>
 8007e0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007e0e:	f7f8 fe6d 	bl	8000aec <__aeabi_dcmplt>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	f040 80b7 	bne.w	8007f86 <_dtoa_r+0x69e>
 8007e18:	eba5 030b 	sub.w	r3, r5, fp
 8007e1c:	429f      	cmp	r7, r3
 8007e1e:	f77f af7c 	ble.w	8007d1a <_dtoa_r+0x432>
 8007e22:	2200      	movs	r2, #0
 8007e24:	4b30      	ldr	r3, [pc, #192]	; (8007ee8 <_dtoa_r+0x600>)
 8007e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e2a:	f7f8 fbed 	bl	8000608 <__aeabi_dmul>
 8007e2e:	2200      	movs	r2, #0
 8007e30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e34:	4b2c      	ldr	r3, [pc, #176]	; (8007ee8 <_dtoa_r+0x600>)
 8007e36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e3a:	f7f8 fbe5 	bl	8000608 <__aeabi_dmul>
 8007e3e:	e9cd 0100 	strd	r0, r1, [sp]
 8007e42:	e7c4      	b.n	8007dce <_dtoa_r+0x4e6>
 8007e44:	462a      	mov	r2, r5
 8007e46:	4633      	mov	r3, r6
 8007e48:	f7f8 fbde 	bl	8000608 <__aeabi_dmul>
 8007e4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007e50:	eb0b 0507 	add.w	r5, fp, r7
 8007e54:	465e      	mov	r6, fp
 8007e56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e5a:	f7f8 fe85 	bl	8000b68 <__aeabi_d2iz>
 8007e5e:	4607      	mov	r7, r0
 8007e60:	f7f8 fb68 	bl	8000534 <__aeabi_i2d>
 8007e64:	3730      	adds	r7, #48	; 0x30
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e6e:	f7f8 fa13 	bl	8000298 <__aeabi_dsub>
 8007e72:	f806 7b01 	strb.w	r7, [r6], #1
 8007e76:	42ae      	cmp	r6, r5
 8007e78:	e9cd 0100 	strd	r0, r1, [sp]
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	d126      	bne.n	8007ed0 <_dtoa_r+0x5e8>
 8007e82:	4b1c      	ldr	r3, [pc, #112]	; (8007ef4 <_dtoa_r+0x60c>)
 8007e84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e88:	f7f8 fa08 	bl	800029c <__adddf3>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e94:	f7f8 fe48 	bl	8000b28 <__aeabi_dcmpgt>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d174      	bne.n	8007f86 <_dtoa_r+0x69e>
 8007e9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	4914      	ldr	r1, [pc, #80]	; (8007ef4 <_dtoa_r+0x60c>)
 8007ea4:	f7f8 f9f8 	bl	8000298 <__aeabi_dsub>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007eb0:	f7f8 fe1c 	bl	8000aec <__aeabi_dcmplt>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	f43f af30 	beq.w	8007d1a <_dtoa_r+0x432>
 8007eba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ebe:	2b30      	cmp	r3, #48	; 0x30
 8007ec0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007ec4:	d002      	beq.n	8007ecc <_dtoa_r+0x5e4>
 8007ec6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007eca:	e04a      	b.n	8007f62 <_dtoa_r+0x67a>
 8007ecc:	4615      	mov	r5, r2
 8007ece:	e7f4      	b.n	8007eba <_dtoa_r+0x5d2>
 8007ed0:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <_dtoa_r+0x600>)
 8007ed2:	f7f8 fb99 	bl	8000608 <__aeabi_dmul>
 8007ed6:	e9cd 0100 	strd	r0, r1, [sp]
 8007eda:	e7bc      	b.n	8007e56 <_dtoa_r+0x56e>
 8007edc:	0800a208 	.word	0x0800a208
 8007ee0:	0800a1e0 	.word	0x0800a1e0
 8007ee4:	3ff00000 	.word	0x3ff00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	401c0000 	.word	0x401c0000
 8007ef0:	40140000 	.word	0x40140000
 8007ef4:	3fe00000 	.word	0x3fe00000
 8007ef8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007efc:	465d      	mov	r5, fp
 8007efe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f02:	4630      	mov	r0, r6
 8007f04:	4639      	mov	r1, r7
 8007f06:	f7f8 fca9 	bl	800085c <__aeabi_ddiv>
 8007f0a:	f7f8 fe2d 	bl	8000b68 <__aeabi_d2iz>
 8007f0e:	4680      	mov	r8, r0
 8007f10:	f7f8 fb10 	bl	8000534 <__aeabi_i2d>
 8007f14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f18:	f7f8 fb76 	bl	8000608 <__aeabi_dmul>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4630      	mov	r0, r6
 8007f22:	4639      	mov	r1, r7
 8007f24:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f28:	f7f8 f9b6 	bl	8000298 <__aeabi_dsub>
 8007f2c:	f805 6b01 	strb.w	r6, [r5], #1
 8007f30:	eba5 060b 	sub.w	r6, r5, fp
 8007f34:	45b1      	cmp	r9, r6
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	d139      	bne.n	8007fb0 <_dtoa_r+0x6c8>
 8007f3c:	f7f8 f9ae 	bl	800029c <__adddf3>
 8007f40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f44:	4606      	mov	r6, r0
 8007f46:	460f      	mov	r7, r1
 8007f48:	f7f8 fdee 	bl	8000b28 <__aeabi_dcmpgt>
 8007f4c:	b9c8      	cbnz	r0, 8007f82 <_dtoa_r+0x69a>
 8007f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	f7f8 fdbf 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f5a:	b110      	cbz	r0, 8007f62 <_dtoa_r+0x67a>
 8007f5c:	f018 0f01 	tst.w	r8, #1
 8007f60:	d10f      	bne.n	8007f82 <_dtoa_r+0x69a>
 8007f62:	9904      	ldr	r1, [sp, #16]
 8007f64:	4620      	mov	r0, r4
 8007f66:	f000 fe18 	bl	8008b9a <_Bfree>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f6e:	702b      	strb	r3, [r5, #0]
 8007f70:	f10a 0301 	add.w	r3, sl, #1
 8007f74:	6013      	str	r3, [r2, #0]
 8007f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 8241 	beq.w	8008400 <_dtoa_r+0xb18>
 8007f7e:	601d      	str	r5, [r3, #0]
 8007f80:	e23e      	b.n	8008400 <_dtoa_r+0xb18>
 8007f82:	f8cd a020 	str.w	sl, [sp, #32]
 8007f86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f8a:	2a39      	cmp	r2, #57	; 0x39
 8007f8c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007f90:	d108      	bne.n	8007fa4 <_dtoa_r+0x6bc>
 8007f92:	459b      	cmp	fp, r3
 8007f94:	d10a      	bne.n	8007fac <_dtoa_r+0x6c4>
 8007f96:	9b08      	ldr	r3, [sp, #32]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	9308      	str	r3, [sp, #32]
 8007f9c:	2330      	movs	r3, #48	; 0x30
 8007f9e:	f88b 3000 	strb.w	r3, [fp]
 8007fa2:	465b      	mov	r3, fp
 8007fa4:	781a      	ldrb	r2, [r3, #0]
 8007fa6:	3201      	adds	r2, #1
 8007fa8:	701a      	strb	r2, [r3, #0]
 8007faa:	e78c      	b.n	8007ec6 <_dtoa_r+0x5de>
 8007fac:	461d      	mov	r5, r3
 8007fae:	e7ea      	b.n	8007f86 <_dtoa_r+0x69e>
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	4b9b      	ldr	r3, [pc, #620]	; (8008220 <_dtoa_r+0x938>)
 8007fb4:	f7f8 fb28 	bl	8000608 <__aeabi_dmul>
 8007fb8:	2200      	movs	r2, #0
 8007fba:	2300      	movs	r3, #0
 8007fbc:	4606      	mov	r6, r0
 8007fbe:	460f      	mov	r7, r1
 8007fc0:	f7f8 fd8a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	d09a      	beq.n	8007efe <_dtoa_r+0x616>
 8007fc8:	e7cb      	b.n	8007f62 <_dtoa_r+0x67a>
 8007fca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007fcc:	2a00      	cmp	r2, #0
 8007fce:	f000 808b 	beq.w	80080e8 <_dtoa_r+0x800>
 8007fd2:	9a06      	ldr	r2, [sp, #24]
 8007fd4:	2a01      	cmp	r2, #1
 8007fd6:	dc6e      	bgt.n	80080b6 <_dtoa_r+0x7ce>
 8007fd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007fda:	2a00      	cmp	r2, #0
 8007fdc:	d067      	beq.n	80080ae <_dtoa_r+0x7c6>
 8007fde:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fe2:	9f07      	ldr	r7, [sp, #28]
 8007fe4:	9d05      	ldr	r5, [sp, #20]
 8007fe6:	9a05      	ldr	r2, [sp, #20]
 8007fe8:	2101      	movs	r1, #1
 8007fea:	441a      	add	r2, r3
 8007fec:	4620      	mov	r0, r4
 8007fee:	9205      	str	r2, [sp, #20]
 8007ff0:	4498      	add	r8, r3
 8007ff2:	f000 feb0 	bl	8008d56 <__i2b>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	2d00      	cmp	r5, #0
 8007ffa:	dd0c      	ble.n	8008016 <_dtoa_r+0x72e>
 8007ffc:	f1b8 0f00 	cmp.w	r8, #0
 8008000:	dd09      	ble.n	8008016 <_dtoa_r+0x72e>
 8008002:	4545      	cmp	r5, r8
 8008004:	9a05      	ldr	r2, [sp, #20]
 8008006:	462b      	mov	r3, r5
 8008008:	bfa8      	it	ge
 800800a:	4643      	movge	r3, r8
 800800c:	1ad2      	subs	r2, r2, r3
 800800e:	9205      	str	r2, [sp, #20]
 8008010:	1aed      	subs	r5, r5, r3
 8008012:	eba8 0803 	sub.w	r8, r8, r3
 8008016:	9b07      	ldr	r3, [sp, #28]
 8008018:	b1eb      	cbz	r3, 8008056 <_dtoa_r+0x76e>
 800801a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800801c:	2b00      	cmp	r3, #0
 800801e:	d067      	beq.n	80080f0 <_dtoa_r+0x808>
 8008020:	b18f      	cbz	r7, 8008046 <_dtoa_r+0x75e>
 8008022:	4631      	mov	r1, r6
 8008024:	463a      	mov	r2, r7
 8008026:	4620      	mov	r0, r4
 8008028:	f000 ff34 	bl	8008e94 <__pow5mult>
 800802c:	9a04      	ldr	r2, [sp, #16]
 800802e:	4601      	mov	r1, r0
 8008030:	4606      	mov	r6, r0
 8008032:	4620      	mov	r0, r4
 8008034:	f000 fe98 	bl	8008d68 <__multiply>
 8008038:	9904      	ldr	r1, [sp, #16]
 800803a:	9008      	str	r0, [sp, #32]
 800803c:	4620      	mov	r0, r4
 800803e:	f000 fdac 	bl	8008b9a <_Bfree>
 8008042:	9b08      	ldr	r3, [sp, #32]
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	9b07      	ldr	r3, [sp, #28]
 8008048:	1bda      	subs	r2, r3, r7
 800804a:	d004      	beq.n	8008056 <_dtoa_r+0x76e>
 800804c:	9904      	ldr	r1, [sp, #16]
 800804e:	4620      	mov	r0, r4
 8008050:	f000 ff20 	bl	8008e94 <__pow5mult>
 8008054:	9004      	str	r0, [sp, #16]
 8008056:	2101      	movs	r1, #1
 8008058:	4620      	mov	r0, r4
 800805a:	f000 fe7c 	bl	8008d56 <__i2b>
 800805e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008060:	4607      	mov	r7, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	f000 81d0 	beq.w	8008408 <_dtoa_r+0xb20>
 8008068:	461a      	mov	r2, r3
 800806a:	4601      	mov	r1, r0
 800806c:	4620      	mov	r0, r4
 800806e:	f000 ff11 	bl	8008e94 <__pow5mult>
 8008072:	9b06      	ldr	r3, [sp, #24]
 8008074:	2b01      	cmp	r3, #1
 8008076:	4607      	mov	r7, r0
 8008078:	dc40      	bgt.n	80080fc <_dtoa_r+0x814>
 800807a:	9b00      	ldr	r3, [sp, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d139      	bne.n	80080f4 <_dtoa_r+0x80c>
 8008080:	9b01      	ldr	r3, [sp, #4]
 8008082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008086:	2b00      	cmp	r3, #0
 8008088:	d136      	bne.n	80080f8 <_dtoa_r+0x810>
 800808a:	9b01      	ldr	r3, [sp, #4]
 800808c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008090:	0d1b      	lsrs	r3, r3, #20
 8008092:	051b      	lsls	r3, r3, #20
 8008094:	b12b      	cbz	r3, 80080a2 <_dtoa_r+0x7ba>
 8008096:	9b05      	ldr	r3, [sp, #20]
 8008098:	3301      	adds	r3, #1
 800809a:	9305      	str	r3, [sp, #20]
 800809c:	f108 0801 	add.w	r8, r8, #1
 80080a0:	2301      	movs	r3, #1
 80080a2:	9307      	str	r3, [sp, #28]
 80080a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d12a      	bne.n	8008100 <_dtoa_r+0x818>
 80080aa:	2001      	movs	r0, #1
 80080ac:	e030      	b.n	8008110 <_dtoa_r+0x828>
 80080ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080b4:	e795      	b.n	8007fe2 <_dtoa_r+0x6fa>
 80080b6:	9b07      	ldr	r3, [sp, #28]
 80080b8:	f109 37ff 	add.w	r7, r9, #4294967295
 80080bc:	42bb      	cmp	r3, r7
 80080be:	bfbf      	itttt	lt
 80080c0:	9b07      	ldrlt	r3, [sp, #28]
 80080c2:	9707      	strlt	r7, [sp, #28]
 80080c4:	1afa      	sublt	r2, r7, r3
 80080c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80080c8:	bfbb      	ittet	lt
 80080ca:	189b      	addlt	r3, r3, r2
 80080cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80080ce:	1bdf      	subge	r7, r3, r7
 80080d0:	2700      	movlt	r7, #0
 80080d2:	f1b9 0f00 	cmp.w	r9, #0
 80080d6:	bfb5      	itete	lt
 80080d8:	9b05      	ldrlt	r3, [sp, #20]
 80080da:	9d05      	ldrge	r5, [sp, #20]
 80080dc:	eba3 0509 	sublt.w	r5, r3, r9
 80080e0:	464b      	movge	r3, r9
 80080e2:	bfb8      	it	lt
 80080e4:	2300      	movlt	r3, #0
 80080e6:	e77e      	b.n	8007fe6 <_dtoa_r+0x6fe>
 80080e8:	9f07      	ldr	r7, [sp, #28]
 80080ea:	9d05      	ldr	r5, [sp, #20]
 80080ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80080ee:	e783      	b.n	8007ff8 <_dtoa_r+0x710>
 80080f0:	9a07      	ldr	r2, [sp, #28]
 80080f2:	e7ab      	b.n	800804c <_dtoa_r+0x764>
 80080f4:	2300      	movs	r3, #0
 80080f6:	e7d4      	b.n	80080a2 <_dtoa_r+0x7ba>
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	e7d2      	b.n	80080a2 <_dtoa_r+0x7ba>
 80080fc:	2300      	movs	r3, #0
 80080fe:	9307      	str	r3, [sp, #28]
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008106:	6918      	ldr	r0, [r3, #16]
 8008108:	f000 fdd7 	bl	8008cba <__hi0bits>
 800810c:	f1c0 0020 	rsb	r0, r0, #32
 8008110:	4440      	add	r0, r8
 8008112:	f010 001f 	ands.w	r0, r0, #31
 8008116:	d047      	beq.n	80081a8 <_dtoa_r+0x8c0>
 8008118:	f1c0 0320 	rsb	r3, r0, #32
 800811c:	2b04      	cmp	r3, #4
 800811e:	dd3b      	ble.n	8008198 <_dtoa_r+0x8b0>
 8008120:	9b05      	ldr	r3, [sp, #20]
 8008122:	f1c0 001c 	rsb	r0, r0, #28
 8008126:	4403      	add	r3, r0
 8008128:	9305      	str	r3, [sp, #20]
 800812a:	4405      	add	r5, r0
 800812c:	4480      	add	r8, r0
 800812e:	9b05      	ldr	r3, [sp, #20]
 8008130:	2b00      	cmp	r3, #0
 8008132:	dd05      	ble.n	8008140 <_dtoa_r+0x858>
 8008134:	461a      	mov	r2, r3
 8008136:	9904      	ldr	r1, [sp, #16]
 8008138:	4620      	mov	r0, r4
 800813a:	f000 fef9 	bl	8008f30 <__lshift>
 800813e:	9004      	str	r0, [sp, #16]
 8008140:	f1b8 0f00 	cmp.w	r8, #0
 8008144:	dd05      	ble.n	8008152 <_dtoa_r+0x86a>
 8008146:	4639      	mov	r1, r7
 8008148:	4642      	mov	r2, r8
 800814a:	4620      	mov	r0, r4
 800814c:	f000 fef0 	bl	8008f30 <__lshift>
 8008150:	4607      	mov	r7, r0
 8008152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008154:	b353      	cbz	r3, 80081ac <_dtoa_r+0x8c4>
 8008156:	4639      	mov	r1, r7
 8008158:	9804      	ldr	r0, [sp, #16]
 800815a:	f000 ff3d 	bl	8008fd8 <__mcmp>
 800815e:	2800      	cmp	r0, #0
 8008160:	da24      	bge.n	80081ac <_dtoa_r+0x8c4>
 8008162:	2300      	movs	r3, #0
 8008164:	220a      	movs	r2, #10
 8008166:	9904      	ldr	r1, [sp, #16]
 8008168:	4620      	mov	r0, r4
 800816a:	f000 fd2d 	bl	8008bc8 <__multadd>
 800816e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008170:	9004      	str	r0, [sp, #16]
 8008172:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008176:	2b00      	cmp	r3, #0
 8008178:	f000 814d 	beq.w	8008416 <_dtoa_r+0xb2e>
 800817c:	2300      	movs	r3, #0
 800817e:	4631      	mov	r1, r6
 8008180:	220a      	movs	r2, #10
 8008182:	4620      	mov	r0, r4
 8008184:	f000 fd20 	bl	8008bc8 <__multadd>
 8008188:	9b02      	ldr	r3, [sp, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	4606      	mov	r6, r0
 800818e:	dc4f      	bgt.n	8008230 <_dtoa_r+0x948>
 8008190:	9b06      	ldr	r3, [sp, #24]
 8008192:	2b02      	cmp	r3, #2
 8008194:	dd4c      	ble.n	8008230 <_dtoa_r+0x948>
 8008196:	e011      	b.n	80081bc <_dtoa_r+0x8d4>
 8008198:	d0c9      	beq.n	800812e <_dtoa_r+0x846>
 800819a:	9a05      	ldr	r2, [sp, #20]
 800819c:	331c      	adds	r3, #28
 800819e:	441a      	add	r2, r3
 80081a0:	9205      	str	r2, [sp, #20]
 80081a2:	441d      	add	r5, r3
 80081a4:	4498      	add	r8, r3
 80081a6:	e7c2      	b.n	800812e <_dtoa_r+0x846>
 80081a8:	4603      	mov	r3, r0
 80081aa:	e7f6      	b.n	800819a <_dtoa_r+0x8b2>
 80081ac:	f1b9 0f00 	cmp.w	r9, #0
 80081b0:	dc38      	bgt.n	8008224 <_dtoa_r+0x93c>
 80081b2:	9b06      	ldr	r3, [sp, #24]
 80081b4:	2b02      	cmp	r3, #2
 80081b6:	dd35      	ble.n	8008224 <_dtoa_r+0x93c>
 80081b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80081bc:	9b02      	ldr	r3, [sp, #8]
 80081be:	b963      	cbnz	r3, 80081da <_dtoa_r+0x8f2>
 80081c0:	4639      	mov	r1, r7
 80081c2:	2205      	movs	r2, #5
 80081c4:	4620      	mov	r0, r4
 80081c6:	f000 fcff 	bl	8008bc8 <__multadd>
 80081ca:	4601      	mov	r1, r0
 80081cc:	4607      	mov	r7, r0
 80081ce:	9804      	ldr	r0, [sp, #16]
 80081d0:	f000 ff02 	bl	8008fd8 <__mcmp>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	f73f adcc 	bgt.w	8007d72 <_dtoa_r+0x48a>
 80081da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081dc:	465d      	mov	r5, fp
 80081de:	ea6f 0a03 	mvn.w	sl, r3
 80081e2:	f04f 0900 	mov.w	r9, #0
 80081e6:	4639      	mov	r1, r7
 80081e8:	4620      	mov	r0, r4
 80081ea:	f000 fcd6 	bl	8008b9a <_Bfree>
 80081ee:	2e00      	cmp	r6, #0
 80081f0:	f43f aeb7 	beq.w	8007f62 <_dtoa_r+0x67a>
 80081f4:	f1b9 0f00 	cmp.w	r9, #0
 80081f8:	d005      	beq.n	8008206 <_dtoa_r+0x91e>
 80081fa:	45b1      	cmp	r9, r6
 80081fc:	d003      	beq.n	8008206 <_dtoa_r+0x91e>
 80081fe:	4649      	mov	r1, r9
 8008200:	4620      	mov	r0, r4
 8008202:	f000 fcca 	bl	8008b9a <_Bfree>
 8008206:	4631      	mov	r1, r6
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fcc6 	bl	8008b9a <_Bfree>
 800820e:	e6a8      	b.n	8007f62 <_dtoa_r+0x67a>
 8008210:	2700      	movs	r7, #0
 8008212:	463e      	mov	r6, r7
 8008214:	e7e1      	b.n	80081da <_dtoa_r+0x8f2>
 8008216:	f8dd a020 	ldr.w	sl, [sp, #32]
 800821a:	463e      	mov	r6, r7
 800821c:	e5a9      	b.n	8007d72 <_dtoa_r+0x48a>
 800821e:	bf00      	nop
 8008220:	40240000 	.word	0x40240000
 8008224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008226:	f8cd 9008 	str.w	r9, [sp, #8]
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 80fa 	beq.w	8008424 <_dtoa_r+0xb3c>
 8008230:	2d00      	cmp	r5, #0
 8008232:	dd05      	ble.n	8008240 <_dtoa_r+0x958>
 8008234:	4631      	mov	r1, r6
 8008236:	462a      	mov	r2, r5
 8008238:	4620      	mov	r0, r4
 800823a:	f000 fe79 	bl	8008f30 <__lshift>
 800823e:	4606      	mov	r6, r0
 8008240:	9b07      	ldr	r3, [sp, #28]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d04c      	beq.n	80082e0 <_dtoa_r+0x9f8>
 8008246:	6871      	ldr	r1, [r6, #4]
 8008248:	4620      	mov	r0, r4
 800824a:	f000 fc72 	bl	8008b32 <_Balloc>
 800824e:	6932      	ldr	r2, [r6, #16]
 8008250:	3202      	adds	r2, #2
 8008252:	4605      	mov	r5, r0
 8008254:	0092      	lsls	r2, r2, #2
 8008256:	f106 010c 	add.w	r1, r6, #12
 800825a:	300c      	adds	r0, #12
 800825c:	f000 fc5e 	bl	8008b1c <memcpy>
 8008260:	2201      	movs	r2, #1
 8008262:	4629      	mov	r1, r5
 8008264:	4620      	mov	r0, r4
 8008266:	f000 fe63 	bl	8008f30 <__lshift>
 800826a:	9b00      	ldr	r3, [sp, #0]
 800826c:	f8cd b014 	str.w	fp, [sp, #20]
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	46b1      	mov	r9, r6
 8008276:	9307      	str	r3, [sp, #28]
 8008278:	4606      	mov	r6, r0
 800827a:	4639      	mov	r1, r7
 800827c:	9804      	ldr	r0, [sp, #16]
 800827e:	f7ff faa5 	bl	80077cc <quorem>
 8008282:	4649      	mov	r1, r9
 8008284:	4605      	mov	r5, r0
 8008286:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800828a:	9804      	ldr	r0, [sp, #16]
 800828c:	f000 fea4 	bl	8008fd8 <__mcmp>
 8008290:	4632      	mov	r2, r6
 8008292:	9000      	str	r0, [sp, #0]
 8008294:	4639      	mov	r1, r7
 8008296:	4620      	mov	r0, r4
 8008298:	f000 feb8 	bl	800900c <__mdiff>
 800829c:	68c3      	ldr	r3, [r0, #12]
 800829e:	4602      	mov	r2, r0
 80082a0:	bb03      	cbnz	r3, 80082e4 <_dtoa_r+0x9fc>
 80082a2:	4601      	mov	r1, r0
 80082a4:	9008      	str	r0, [sp, #32]
 80082a6:	9804      	ldr	r0, [sp, #16]
 80082a8:	f000 fe96 	bl	8008fd8 <__mcmp>
 80082ac:	9a08      	ldr	r2, [sp, #32]
 80082ae:	4603      	mov	r3, r0
 80082b0:	4611      	mov	r1, r2
 80082b2:	4620      	mov	r0, r4
 80082b4:	9308      	str	r3, [sp, #32]
 80082b6:	f000 fc70 	bl	8008b9a <_Bfree>
 80082ba:	9b08      	ldr	r3, [sp, #32]
 80082bc:	b9a3      	cbnz	r3, 80082e8 <_dtoa_r+0xa00>
 80082be:	9a06      	ldr	r2, [sp, #24]
 80082c0:	b992      	cbnz	r2, 80082e8 <_dtoa_r+0xa00>
 80082c2:	9a07      	ldr	r2, [sp, #28]
 80082c4:	b982      	cbnz	r2, 80082e8 <_dtoa_r+0xa00>
 80082c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80082ca:	d029      	beq.n	8008320 <_dtoa_r+0xa38>
 80082cc:	9b00      	ldr	r3, [sp, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dd01      	ble.n	80082d6 <_dtoa_r+0x9ee>
 80082d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80082d6:	9b05      	ldr	r3, [sp, #20]
 80082d8:	1c5d      	adds	r5, r3, #1
 80082da:	f883 8000 	strb.w	r8, [r3]
 80082de:	e782      	b.n	80081e6 <_dtoa_r+0x8fe>
 80082e0:	4630      	mov	r0, r6
 80082e2:	e7c2      	b.n	800826a <_dtoa_r+0x982>
 80082e4:	2301      	movs	r3, #1
 80082e6:	e7e3      	b.n	80082b0 <_dtoa_r+0x9c8>
 80082e8:	9a00      	ldr	r2, [sp, #0]
 80082ea:	2a00      	cmp	r2, #0
 80082ec:	db04      	blt.n	80082f8 <_dtoa_r+0xa10>
 80082ee:	d125      	bne.n	800833c <_dtoa_r+0xa54>
 80082f0:	9a06      	ldr	r2, [sp, #24]
 80082f2:	bb1a      	cbnz	r2, 800833c <_dtoa_r+0xa54>
 80082f4:	9a07      	ldr	r2, [sp, #28]
 80082f6:	bb0a      	cbnz	r2, 800833c <_dtoa_r+0xa54>
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	ddec      	ble.n	80082d6 <_dtoa_r+0x9ee>
 80082fc:	2201      	movs	r2, #1
 80082fe:	9904      	ldr	r1, [sp, #16]
 8008300:	4620      	mov	r0, r4
 8008302:	f000 fe15 	bl	8008f30 <__lshift>
 8008306:	4639      	mov	r1, r7
 8008308:	9004      	str	r0, [sp, #16]
 800830a:	f000 fe65 	bl	8008fd8 <__mcmp>
 800830e:	2800      	cmp	r0, #0
 8008310:	dc03      	bgt.n	800831a <_dtoa_r+0xa32>
 8008312:	d1e0      	bne.n	80082d6 <_dtoa_r+0x9ee>
 8008314:	f018 0f01 	tst.w	r8, #1
 8008318:	d0dd      	beq.n	80082d6 <_dtoa_r+0x9ee>
 800831a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800831e:	d1d8      	bne.n	80082d2 <_dtoa_r+0x9ea>
 8008320:	9b05      	ldr	r3, [sp, #20]
 8008322:	9a05      	ldr	r2, [sp, #20]
 8008324:	1c5d      	adds	r5, r3, #1
 8008326:	2339      	movs	r3, #57	; 0x39
 8008328:	7013      	strb	r3, [r2, #0]
 800832a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800832e:	2b39      	cmp	r3, #57	; 0x39
 8008330:	f105 32ff 	add.w	r2, r5, #4294967295
 8008334:	d04f      	beq.n	80083d6 <_dtoa_r+0xaee>
 8008336:	3301      	adds	r3, #1
 8008338:	7013      	strb	r3, [r2, #0]
 800833a:	e754      	b.n	80081e6 <_dtoa_r+0x8fe>
 800833c:	9a05      	ldr	r2, [sp, #20]
 800833e:	2b00      	cmp	r3, #0
 8008340:	f102 0501 	add.w	r5, r2, #1
 8008344:	dd06      	ble.n	8008354 <_dtoa_r+0xa6c>
 8008346:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800834a:	d0e9      	beq.n	8008320 <_dtoa_r+0xa38>
 800834c:	f108 0801 	add.w	r8, r8, #1
 8008350:	9b05      	ldr	r3, [sp, #20]
 8008352:	e7c2      	b.n	80082da <_dtoa_r+0x9f2>
 8008354:	9a02      	ldr	r2, [sp, #8]
 8008356:	f805 8c01 	strb.w	r8, [r5, #-1]
 800835a:	eba5 030b 	sub.w	r3, r5, fp
 800835e:	4293      	cmp	r3, r2
 8008360:	d021      	beq.n	80083a6 <_dtoa_r+0xabe>
 8008362:	2300      	movs	r3, #0
 8008364:	220a      	movs	r2, #10
 8008366:	9904      	ldr	r1, [sp, #16]
 8008368:	4620      	mov	r0, r4
 800836a:	f000 fc2d 	bl	8008bc8 <__multadd>
 800836e:	45b1      	cmp	r9, r6
 8008370:	9004      	str	r0, [sp, #16]
 8008372:	f04f 0300 	mov.w	r3, #0
 8008376:	f04f 020a 	mov.w	r2, #10
 800837a:	4649      	mov	r1, r9
 800837c:	4620      	mov	r0, r4
 800837e:	d105      	bne.n	800838c <_dtoa_r+0xaa4>
 8008380:	f000 fc22 	bl	8008bc8 <__multadd>
 8008384:	4681      	mov	r9, r0
 8008386:	4606      	mov	r6, r0
 8008388:	9505      	str	r5, [sp, #20]
 800838a:	e776      	b.n	800827a <_dtoa_r+0x992>
 800838c:	f000 fc1c 	bl	8008bc8 <__multadd>
 8008390:	4631      	mov	r1, r6
 8008392:	4681      	mov	r9, r0
 8008394:	2300      	movs	r3, #0
 8008396:	220a      	movs	r2, #10
 8008398:	4620      	mov	r0, r4
 800839a:	f000 fc15 	bl	8008bc8 <__multadd>
 800839e:	4606      	mov	r6, r0
 80083a0:	e7f2      	b.n	8008388 <_dtoa_r+0xaa0>
 80083a2:	f04f 0900 	mov.w	r9, #0
 80083a6:	2201      	movs	r2, #1
 80083a8:	9904      	ldr	r1, [sp, #16]
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 fdc0 	bl	8008f30 <__lshift>
 80083b0:	4639      	mov	r1, r7
 80083b2:	9004      	str	r0, [sp, #16]
 80083b4:	f000 fe10 	bl	8008fd8 <__mcmp>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	dcb6      	bgt.n	800832a <_dtoa_r+0xa42>
 80083bc:	d102      	bne.n	80083c4 <_dtoa_r+0xadc>
 80083be:	f018 0f01 	tst.w	r8, #1
 80083c2:	d1b2      	bne.n	800832a <_dtoa_r+0xa42>
 80083c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083c8:	2b30      	cmp	r3, #48	; 0x30
 80083ca:	f105 32ff 	add.w	r2, r5, #4294967295
 80083ce:	f47f af0a 	bne.w	80081e6 <_dtoa_r+0x8fe>
 80083d2:	4615      	mov	r5, r2
 80083d4:	e7f6      	b.n	80083c4 <_dtoa_r+0xadc>
 80083d6:	4593      	cmp	fp, r2
 80083d8:	d105      	bne.n	80083e6 <_dtoa_r+0xafe>
 80083da:	2331      	movs	r3, #49	; 0x31
 80083dc:	f10a 0a01 	add.w	sl, sl, #1
 80083e0:	f88b 3000 	strb.w	r3, [fp]
 80083e4:	e6ff      	b.n	80081e6 <_dtoa_r+0x8fe>
 80083e6:	4615      	mov	r5, r2
 80083e8:	e79f      	b.n	800832a <_dtoa_r+0xa42>
 80083ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008450 <_dtoa_r+0xb68>
 80083ee:	e007      	b.n	8008400 <_dtoa_r+0xb18>
 80083f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008454 <_dtoa_r+0xb6c>
 80083f6:	b11b      	cbz	r3, 8008400 <_dtoa_r+0xb18>
 80083f8:	f10b 0308 	add.w	r3, fp, #8
 80083fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	4658      	mov	r0, fp
 8008402:	b017      	add	sp, #92	; 0x5c
 8008404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008408:	9b06      	ldr	r3, [sp, #24]
 800840a:	2b01      	cmp	r3, #1
 800840c:	f77f ae35 	ble.w	800807a <_dtoa_r+0x792>
 8008410:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	e649      	b.n	80080aa <_dtoa_r+0x7c2>
 8008416:	9b02      	ldr	r3, [sp, #8]
 8008418:	2b00      	cmp	r3, #0
 800841a:	dc03      	bgt.n	8008424 <_dtoa_r+0xb3c>
 800841c:	9b06      	ldr	r3, [sp, #24]
 800841e:	2b02      	cmp	r3, #2
 8008420:	f73f aecc 	bgt.w	80081bc <_dtoa_r+0x8d4>
 8008424:	465d      	mov	r5, fp
 8008426:	4639      	mov	r1, r7
 8008428:	9804      	ldr	r0, [sp, #16]
 800842a:	f7ff f9cf 	bl	80077cc <quorem>
 800842e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008432:	f805 8b01 	strb.w	r8, [r5], #1
 8008436:	9a02      	ldr	r2, [sp, #8]
 8008438:	eba5 030b 	sub.w	r3, r5, fp
 800843c:	429a      	cmp	r2, r3
 800843e:	ddb0      	ble.n	80083a2 <_dtoa_r+0xaba>
 8008440:	2300      	movs	r3, #0
 8008442:	220a      	movs	r2, #10
 8008444:	9904      	ldr	r1, [sp, #16]
 8008446:	4620      	mov	r0, r4
 8008448:	f000 fbbe 	bl	8008bc8 <__multadd>
 800844c:	9004      	str	r0, [sp, #16]
 800844e:	e7ea      	b.n	8008426 <_dtoa_r+0xb3e>
 8008450:	0800a303 	.word	0x0800a303
 8008454:	0800a1c8 	.word	0x0800a1c8

08008458 <rshift>:
 8008458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800845a:	6906      	ldr	r6, [r0, #16]
 800845c:	114b      	asrs	r3, r1, #5
 800845e:	429e      	cmp	r6, r3
 8008460:	f100 0414 	add.w	r4, r0, #20
 8008464:	dd30      	ble.n	80084c8 <rshift+0x70>
 8008466:	f011 011f 	ands.w	r1, r1, #31
 800846a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800846e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008472:	d108      	bne.n	8008486 <rshift+0x2e>
 8008474:	4621      	mov	r1, r4
 8008476:	42b2      	cmp	r2, r6
 8008478:	460b      	mov	r3, r1
 800847a:	d211      	bcs.n	80084a0 <rshift+0x48>
 800847c:	f852 3b04 	ldr.w	r3, [r2], #4
 8008480:	f841 3b04 	str.w	r3, [r1], #4
 8008484:	e7f7      	b.n	8008476 <rshift+0x1e>
 8008486:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800848a:	f1c1 0c20 	rsb	ip, r1, #32
 800848e:	40cd      	lsrs	r5, r1
 8008490:	3204      	adds	r2, #4
 8008492:	4623      	mov	r3, r4
 8008494:	42b2      	cmp	r2, r6
 8008496:	4617      	mov	r7, r2
 8008498:	d30c      	bcc.n	80084b4 <rshift+0x5c>
 800849a:	601d      	str	r5, [r3, #0]
 800849c:	b105      	cbz	r5, 80084a0 <rshift+0x48>
 800849e:	3304      	adds	r3, #4
 80084a0:	1b1a      	subs	r2, r3, r4
 80084a2:	42a3      	cmp	r3, r4
 80084a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80084a8:	bf08      	it	eq
 80084aa:	2300      	moveq	r3, #0
 80084ac:	6102      	str	r2, [r0, #16]
 80084ae:	bf08      	it	eq
 80084b0:	6143      	streq	r3, [r0, #20]
 80084b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084b4:	683f      	ldr	r7, [r7, #0]
 80084b6:	fa07 f70c 	lsl.w	r7, r7, ip
 80084ba:	433d      	orrs	r5, r7
 80084bc:	f843 5b04 	str.w	r5, [r3], #4
 80084c0:	f852 5b04 	ldr.w	r5, [r2], #4
 80084c4:	40cd      	lsrs	r5, r1
 80084c6:	e7e5      	b.n	8008494 <rshift+0x3c>
 80084c8:	4623      	mov	r3, r4
 80084ca:	e7e9      	b.n	80084a0 <rshift+0x48>

080084cc <__hexdig_fun>:
 80084cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80084d0:	2b09      	cmp	r3, #9
 80084d2:	d802      	bhi.n	80084da <__hexdig_fun+0xe>
 80084d4:	3820      	subs	r0, #32
 80084d6:	b2c0      	uxtb	r0, r0
 80084d8:	4770      	bx	lr
 80084da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80084de:	2b05      	cmp	r3, #5
 80084e0:	d801      	bhi.n	80084e6 <__hexdig_fun+0x1a>
 80084e2:	3847      	subs	r0, #71	; 0x47
 80084e4:	e7f7      	b.n	80084d6 <__hexdig_fun+0xa>
 80084e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80084ea:	2b05      	cmp	r3, #5
 80084ec:	d801      	bhi.n	80084f2 <__hexdig_fun+0x26>
 80084ee:	3827      	subs	r0, #39	; 0x27
 80084f0:	e7f1      	b.n	80084d6 <__hexdig_fun+0xa>
 80084f2:	2000      	movs	r0, #0
 80084f4:	4770      	bx	lr

080084f6 <__gethex>:
 80084f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fa:	b08b      	sub	sp, #44	; 0x2c
 80084fc:	468a      	mov	sl, r1
 80084fe:	9002      	str	r0, [sp, #8]
 8008500:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008502:	9306      	str	r3, [sp, #24]
 8008504:	4690      	mov	r8, r2
 8008506:	f000 fadf 	bl	8008ac8 <__localeconv_l>
 800850a:	6803      	ldr	r3, [r0, #0]
 800850c:	9303      	str	r3, [sp, #12]
 800850e:	4618      	mov	r0, r3
 8008510:	f7f7 fe66 	bl	80001e0 <strlen>
 8008514:	9b03      	ldr	r3, [sp, #12]
 8008516:	9001      	str	r0, [sp, #4]
 8008518:	4403      	add	r3, r0
 800851a:	f04f 0b00 	mov.w	fp, #0
 800851e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008522:	9307      	str	r3, [sp, #28]
 8008524:	f8da 3000 	ldr.w	r3, [sl]
 8008528:	3302      	adds	r3, #2
 800852a:	461f      	mov	r7, r3
 800852c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008530:	2830      	cmp	r0, #48	; 0x30
 8008532:	d06c      	beq.n	800860e <__gethex+0x118>
 8008534:	f7ff ffca 	bl	80084cc <__hexdig_fun>
 8008538:	4604      	mov	r4, r0
 800853a:	2800      	cmp	r0, #0
 800853c:	d16a      	bne.n	8008614 <__gethex+0x11e>
 800853e:	9a01      	ldr	r2, [sp, #4]
 8008540:	9903      	ldr	r1, [sp, #12]
 8008542:	4638      	mov	r0, r7
 8008544:	f001 fc40 	bl	8009dc8 <strncmp>
 8008548:	2800      	cmp	r0, #0
 800854a:	d166      	bne.n	800861a <__gethex+0x124>
 800854c:	9b01      	ldr	r3, [sp, #4]
 800854e:	5cf8      	ldrb	r0, [r7, r3]
 8008550:	18fe      	adds	r6, r7, r3
 8008552:	f7ff ffbb 	bl	80084cc <__hexdig_fun>
 8008556:	2800      	cmp	r0, #0
 8008558:	d062      	beq.n	8008620 <__gethex+0x12a>
 800855a:	4633      	mov	r3, r6
 800855c:	7818      	ldrb	r0, [r3, #0]
 800855e:	2830      	cmp	r0, #48	; 0x30
 8008560:	461f      	mov	r7, r3
 8008562:	f103 0301 	add.w	r3, r3, #1
 8008566:	d0f9      	beq.n	800855c <__gethex+0x66>
 8008568:	f7ff ffb0 	bl	80084cc <__hexdig_fun>
 800856c:	fab0 f580 	clz	r5, r0
 8008570:	096d      	lsrs	r5, r5, #5
 8008572:	4634      	mov	r4, r6
 8008574:	f04f 0b01 	mov.w	fp, #1
 8008578:	463a      	mov	r2, r7
 800857a:	4616      	mov	r6, r2
 800857c:	3201      	adds	r2, #1
 800857e:	7830      	ldrb	r0, [r6, #0]
 8008580:	f7ff ffa4 	bl	80084cc <__hexdig_fun>
 8008584:	2800      	cmp	r0, #0
 8008586:	d1f8      	bne.n	800857a <__gethex+0x84>
 8008588:	9a01      	ldr	r2, [sp, #4]
 800858a:	9903      	ldr	r1, [sp, #12]
 800858c:	4630      	mov	r0, r6
 800858e:	f001 fc1b 	bl	8009dc8 <strncmp>
 8008592:	b950      	cbnz	r0, 80085aa <__gethex+0xb4>
 8008594:	b954      	cbnz	r4, 80085ac <__gethex+0xb6>
 8008596:	9b01      	ldr	r3, [sp, #4]
 8008598:	18f4      	adds	r4, r6, r3
 800859a:	4622      	mov	r2, r4
 800859c:	4616      	mov	r6, r2
 800859e:	3201      	adds	r2, #1
 80085a0:	7830      	ldrb	r0, [r6, #0]
 80085a2:	f7ff ff93 	bl	80084cc <__hexdig_fun>
 80085a6:	2800      	cmp	r0, #0
 80085a8:	d1f8      	bne.n	800859c <__gethex+0xa6>
 80085aa:	b10c      	cbz	r4, 80085b0 <__gethex+0xba>
 80085ac:	1ba4      	subs	r4, r4, r6
 80085ae:	00a4      	lsls	r4, r4, #2
 80085b0:	7833      	ldrb	r3, [r6, #0]
 80085b2:	2b50      	cmp	r3, #80	; 0x50
 80085b4:	d001      	beq.n	80085ba <__gethex+0xc4>
 80085b6:	2b70      	cmp	r3, #112	; 0x70
 80085b8:	d140      	bne.n	800863c <__gethex+0x146>
 80085ba:	7873      	ldrb	r3, [r6, #1]
 80085bc:	2b2b      	cmp	r3, #43	; 0x2b
 80085be:	d031      	beq.n	8008624 <__gethex+0x12e>
 80085c0:	2b2d      	cmp	r3, #45	; 0x2d
 80085c2:	d033      	beq.n	800862c <__gethex+0x136>
 80085c4:	1c71      	adds	r1, r6, #1
 80085c6:	f04f 0900 	mov.w	r9, #0
 80085ca:	7808      	ldrb	r0, [r1, #0]
 80085cc:	f7ff ff7e 	bl	80084cc <__hexdig_fun>
 80085d0:	1e43      	subs	r3, r0, #1
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	2b18      	cmp	r3, #24
 80085d6:	d831      	bhi.n	800863c <__gethex+0x146>
 80085d8:	f1a0 0210 	sub.w	r2, r0, #16
 80085dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80085e0:	f7ff ff74 	bl	80084cc <__hexdig_fun>
 80085e4:	1e43      	subs	r3, r0, #1
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b18      	cmp	r3, #24
 80085ea:	d922      	bls.n	8008632 <__gethex+0x13c>
 80085ec:	f1b9 0f00 	cmp.w	r9, #0
 80085f0:	d000      	beq.n	80085f4 <__gethex+0xfe>
 80085f2:	4252      	negs	r2, r2
 80085f4:	4414      	add	r4, r2
 80085f6:	f8ca 1000 	str.w	r1, [sl]
 80085fa:	b30d      	cbz	r5, 8008640 <__gethex+0x14a>
 80085fc:	f1bb 0f00 	cmp.w	fp, #0
 8008600:	bf0c      	ite	eq
 8008602:	2706      	moveq	r7, #6
 8008604:	2700      	movne	r7, #0
 8008606:	4638      	mov	r0, r7
 8008608:	b00b      	add	sp, #44	; 0x2c
 800860a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860e:	f10b 0b01 	add.w	fp, fp, #1
 8008612:	e78a      	b.n	800852a <__gethex+0x34>
 8008614:	2500      	movs	r5, #0
 8008616:	462c      	mov	r4, r5
 8008618:	e7ae      	b.n	8008578 <__gethex+0x82>
 800861a:	463e      	mov	r6, r7
 800861c:	2501      	movs	r5, #1
 800861e:	e7c7      	b.n	80085b0 <__gethex+0xba>
 8008620:	4604      	mov	r4, r0
 8008622:	e7fb      	b.n	800861c <__gethex+0x126>
 8008624:	f04f 0900 	mov.w	r9, #0
 8008628:	1cb1      	adds	r1, r6, #2
 800862a:	e7ce      	b.n	80085ca <__gethex+0xd4>
 800862c:	f04f 0901 	mov.w	r9, #1
 8008630:	e7fa      	b.n	8008628 <__gethex+0x132>
 8008632:	230a      	movs	r3, #10
 8008634:	fb03 0202 	mla	r2, r3, r2, r0
 8008638:	3a10      	subs	r2, #16
 800863a:	e7cf      	b.n	80085dc <__gethex+0xe6>
 800863c:	4631      	mov	r1, r6
 800863e:	e7da      	b.n	80085f6 <__gethex+0x100>
 8008640:	1bf3      	subs	r3, r6, r7
 8008642:	3b01      	subs	r3, #1
 8008644:	4629      	mov	r1, r5
 8008646:	2b07      	cmp	r3, #7
 8008648:	dc49      	bgt.n	80086de <__gethex+0x1e8>
 800864a:	9802      	ldr	r0, [sp, #8]
 800864c:	f000 fa71 	bl	8008b32 <_Balloc>
 8008650:	9b01      	ldr	r3, [sp, #4]
 8008652:	f100 0914 	add.w	r9, r0, #20
 8008656:	f04f 0b00 	mov.w	fp, #0
 800865a:	f1c3 0301 	rsb	r3, r3, #1
 800865e:	4605      	mov	r5, r0
 8008660:	f8cd 9010 	str.w	r9, [sp, #16]
 8008664:	46da      	mov	sl, fp
 8008666:	9308      	str	r3, [sp, #32]
 8008668:	42b7      	cmp	r7, r6
 800866a:	d33b      	bcc.n	80086e4 <__gethex+0x1ee>
 800866c:	9804      	ldr	r0, [sp, #16]
 800866e:	f840 ab04 	str.w	sl, [r0], #4
 8008672:	eba0 0009 	sub.w	r0, r0, r9
 8008676:	1080      	asrs	r0, r0, #2
 8008678:	6128      	str	r0, [r5, #16]
 800867a:	0147      	lsls	r7, r0, #5
 800867c:	4650      	mov	r0, sl
 800867e:	f000 fb1c 	bl	8008cba <__hi0bits>
 8008682:	f8d8 6000 	ldr.w	r6, [r8]
 8008686:	1a3f      	subs	r7, r7, r0
 8008688:	42b7      	cmp	r7, r6
 800868a:	dd64      	ble.n	8008756 <__gethex+0x260>
 800868c:	1bbf      	subs	r7, r7, r6
 800868e:	4639      	mov	r1, r7
 8008690:	4628      	mov	r0, r5
 8008692:	f000 fe2b 	bl	80092ec <__any_on>
 8008696:	4682      	mov	sl, r0
 8008698:	b178      	cbz	r0, 80086ba <__gethex+0x1c4>
 800869a:	1e7b      	subs	r3, r7, #1
 800869c:	1159      	asrs	r1, r3, #5
 800869e:	f003 021f 	and.w	r2, r3, #31
 80086a2:	f04f 0a01 	mov.w	sl, #1
 80086a6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80086aa:	fa0a f202 	lsl.w	r2, sl, r2
 80086ae:	420a      	tst	r2, r1
 80086b0:	d003      	beq.n	80086ba <__gethex+0x1c4>
 80086b2:	4553      	cmp	r3, sl
 80086b4:	dc46      	bgt.n	8008744 <__gethex+0x24e>
 80086b6:	f04f 0a02 	mov.w	sl, #2
 80086ba:	4639      	mov	r1, r7
 80086bc:	4628      	mov	r0, r5
 80086be:	f7ff fecb 	bl	8008458 <rshift>
 80086c2:	443c      	add	r4, r7
 80086c4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086c8:	42a3      	cmp	r3, r4
 80086ca:	da52      	bge.n	8008772 <__gethex+0x27c>
 80086cc:	4629      	mov	r1, r5
 80086ce:	9802      	ldr	r0, [sp, #8]
 80086d0:	f000 fa63 	bl	8008b9a <_Bfree>
 80086d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80086d6:	2300      	movs	r3, #0
 80086d8:	6013      	str	r3, [r2, #0]
 80086da:	27a3      	movs	r7, #163	; 0xa3
 80086dc:	e793      	b.n	8008606 <__gethex+0x110>
 80086de:	3101      	adds	r1, #1
 80086e0:	105b      	asrs	r3, r3, #1
 80086e2:	e7b0      	b.n	8008646 <__gethex+0x150>
 80086e4:	1e73      	subs	r3, r6, #1
 80086e6:	9305      	str	r3, [sp, #20]
 80086e8:	9a07      	ldr	r2, [sp, #28]
 80086ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d018      	beq.n	8008724 <__gethex+0x22e>
 80086f2:	f1bb 0f20 	cmp.w	fp, #32
 80086f6:	d107      	bne.n	8008708 <__gethex+0x212>
 80086f8:	9b04      	ldr	r3, [sp, #16]
 80086fa:	f8c3 a000 	str.w	sl, [r3]
 80086fe:	3304      	adds	r3, #4
 8008700:	f04f 0a00 	mov.w	sl, #0
 8008704:	9304      	str	r3, [sp, #16]
 8008706:	46d3      	mov	fp, sl
 8008708:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800870c:	f7ff fede 	bl	80084cc <__hexdig_fun>
 8008710:	f000 000f 	and.w	r0, r0, #15
 8008714:	fa00 f00b 	lsl.w	r0, r0, fp
 8008718:	ea4a 0a00 	orr.w	sl, sl, r0
 800871c:	f10b 0b04 	add.w	fp, fp, #4
 8008720:	9b05      	ldr	r3, [sp, #20]
 8008722:	e00d      	b.n	8008740 <__gethex+0x24a>
 8008724:	9b05      	ldr	r3, [sp, #20]
 8008726:	9a08      	ldr	r2, [sp, #32]
 8008728:	4413      	add	r3, r2
 800872a:	42bb      	cmp	r3, r7
 800872c:	d3e1      	bcc.n	80086f2 <__gethex+0x1fc>
 800872e:	4618      	mov	r0, r3
 8008730:	9a01      	ldr	r2, [sp, #4]
 8008732:	9903      	ldr	r1, [sp, #12]
 8008734:	9309      	str	r3, [sp, #36]	; 0x24
 8008736:	f001 fb47 	bl	8009dc8 <strncmp>
 800873a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800873c:	2800      	cmp	r0, #0
 800873e:	d1d8      	bne.n	80086f2 <__gethex+0x1fc>
 8008740:	461e      	mov	r6, r3
 8008742:	e791      	b.n	8008668 <__gethex+0x172>
 8008744:	1eb9      	subs	r1, r7, #2
 8008746:	4628      	mov	r0, r5
 8008748:	f000 fdd0 	bl	80092ec <__any_on>
 800874c:	2800      	cmp	r0, #0
 800874e:	d0b2      	beq.n	80086b6 <__gethex+0x1c0>
 8008750:	f04f 0a03 	mov.w	sl, #3
 8008754:	e7b1      	b.n	80086ba <__gethex+0x1c4>
 8008756:	da09      	bge.n	800876c <__gethex+0x276>
 8008758:	1bf7      	subs	r7, r6, r7
 800875a:	4629      	mov	r1, r5
 800875c:	463a      	mov	r2, r7
 800875e:	9802      	ldr	r0, [sp, #8]
 8008760:	f000 fbe6 	bl	8008f30 <__lshift>
 8008764:	1be4      	subs	r4, r4, r7
 8008766:	4605      	mov	r5, r0
 8008768:	f100 0914 	add.w	r9, r0, #20
 800876c:	f04f 0a00 	mov.w	sl, #0
 8008770:	e7a8      	b.n	80086c4 <__gethex+0x1ce>
 8008772:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008776:	42a0      	cmp	r0, r4
 8008778:	dd6a      	ble.n	8008850 <__gethex+0x35a>
 800877a:	1b04      	subs	r4, r0, r4
 800877c:	42a6      	cmp	r6, r4
 800877e:	dc2e      	bgt.n	80087de <__gethex+0x2e8>
 8008780:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008784:	2b02      	cmp	r3, #2
 8008786:	d022      	beq.n	80087ce <__gethex+0x2d8>
 8008788:	2b03      	cmp	r3, #3
 800878a:	d024      	beq.n	80087d6 <__gethex+0x2e0>
 800878c:	2b01      	cmp	r3, #1
 800878e:	d115      	bne.n	80087bc <__gethex+0x2c6>
 8008790:	42a6      	cmp	r6, r4
 8008792:	d113      	bne.n	80087bc <__gethex+0x2c6>
 8008794:	2e01      	cmp	r6, #1
 8008796:	dc0b      	bgt.n	80087b0 <__gethex+0x2ba>
 8008798:	9a06      	ldr	r2, [sp, #24]
 800879a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800879e:	6013      	str	r3, [r2, #0]
 80087a0:	2301      	movs	r3, #1
 80087a2:	612b      	str	r3, [r5, #16]
 80087a4:	f8c9 3000 	str.w	r3, [r9]
 80087a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087aa:	2762      	movs	r7, #98	; 0x62
 80087ac:	601d      	str	r5, [r3, #0]
 80087ae:	e72a      	b.n	8008606 <__gethex+0x110>
 80087b0:	1e71      	subs	r1, r6, #1
 80087b2:	4628      	mov	r0, r5
 80087b4:	f000 fd9a 	bl	80092ec <__any_on>
 80087b8:	2800      	cmp	r0, #0
 80087ba:	d1ed      	bne.n	8008798 <__gethex+0x2a2>
 80087bc:	4629      	mov	r1, r5
 80087be:	9802      	ldr	r0, [sp, #8]
 80087c0:	f000 f9eb 	bl	8008b9a <_Bfree>
 80087c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80087c6:	2300      	movs	r3, #0
 80087c8:	6013      	str	r3, [r2, #0]
 80087ca:	2750      	movs	r7, #80	; 0x50
 80087cc:	e71b      	b.n	8008606 <__gethex+0x110>
 80087ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d0e1      	beq.n	8008798 <__gethex+0x2a2>
 80087d4:	e7f2      	b.n	80087bc <__gethex+0x2c6>
 80087d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1dd      	bne.n	8008798 <__gethex+0x2a2>
 80087dc:	e7ee      	b.n	80087bc <__gethex+0x2c6>
 80087de:	1e67      	subs	r7, r4, #1
 80087e0:	f1ba 0f00 	cmp.w	sl, #0
 80087e4:	d131      	bne.n	800884a <__gethex+0x354>
 80087e6:	b127      	cbz	r7, 80087f2 <__gethex+0x2fc>
 80087e8:	4639      	mov	r1, r7
 80087ea:	4628      	mov	r0, r5
 80087ec:	f000 fd7e 	bl	80092ec <__any_on>
 80087f0:	4682      	mov	sl, r0
 80087f2:	117a      	asrs	r2, r7, #5
 80087f4:	2301      	movs	r3, #1
 80087f6:	f007 071f 	and.w	r7, r7, #31
 80087fa:	fa03 f707 	lsl.w	r7, r3, r7
 80087fe:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008802:	4621      	mov	r1, r4
 8008804:	421f      	tst	r7, r3
 8008806:	4628      	mov	r0, r5
 8008808:	bf18      	it	ne
 800880a:	f04a 0a02 	orrne.w	sl, sl, #2
 800880e:	1b36      	subs	r6, r6, r4
 8008810:	f7ff fe22 	bl	8008458 <rshift>
 8008814:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008818:	2702      	movs	r7, #2
 800881a:	f1ba 0f00 	cmp.w	sl, #0
 800881e:	d048      	beq.n	80088b2 <__gethex+0x3bc>
 8008820:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008824:	2b02      	cmp	r3, #2
 8008826:	d015      	beq.n	8008854 <__gethex+0x35e>
 8008828:	2b03      	cmp	r3, #3
 800882a:	d017      	beq.n	800885c <__gethex+0x366>
 800882c:	2b01      	cmp	r3, #1
 800882e:	d109      	bne.n	8008844 <__gethex+0x34e>
 8008830:	f01a 0f02 	tst.w	sl, #2
 8008834:	d006      	beq.n	8008844 <__gethex+0x34e>
 8008836:	f8d9 3000 	ldr.w	r3, [r9]
 800883a:	ea4a 0a03 	orr.w	sl, sl, r3
 800883e:	f01a 0f01 	tst.w	sl, #1
 8008842:	d10e      	bne.n	8008862 <__gethex+0x36c>
 8008844:	f047 0710 	orr.w	r7, r7, #16
 8008848:	e033      	b.n	80088b2 <__gethex+0x3bc>
 800884a:	f04f 0a01 	mov.w	sl, #1
 800884e:	e7d0      	b.n	80087f2 <__gethex+0x2fc>
 8008850:	2701      	movs	r7, #1
 8008852:	e7e2      	b.n	800881a <__gethex+0x324>
 8008854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008856:	f1c3 0301 	rsb	r3, r3, #1
 800885a:	9315      	str	r3, [sp, #84]	; 0x54
 800885c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800885e:	2b00      	cmp	r3, #0
 8008860:	d0f0      	beq.n	8008844 <__gethex+0x34e>
 8008862:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008866:	f105 0314 	add.w	r3, r5, #20
 800886a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800886e:	eb03 010a 	add.w	r1, r3, sl
 8008872:	f04f 0c00 	mov.w	ip, #0
 8008876:	4618      	mov	r0, r3
 8008878:	f853 2b04 	ldr.w	r2, [r3], #4
 800887c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008880:	d01c      	beq.n	80088bc <__gethex+0x3c6>
 8008882:	3201      	adds	r2, #1
 8008884:	6002      	str	r2, [r0, #0]
 8008886:	2f02      	cmp	r7, #2
 8008888:	f105 0314 	add.w	r3, r5, #20
 800888c:	d138      	bne.n	8008900 <__gethex+0x40a>
 800888e:	f8d8 2000 	ldr.w	r2, [r8]
 8008892:	3a01      	subs	r2, #1
 8008894:	42b2      	cmp	r2, r6
 8008896:	d10a      	bne.n	80088ae <__gethex+0x3b8>
 8008898:	1171      	asrs	r1, r6, #5
 800889a:	2201      	movs	r2, #1
 800889c:	f006 061f 	and.w	r6, r6, #31
 80088a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80088a4:	fa02 f606 	lsl.w	r6, r2, r6
 80088a8:	421e      	tst	r6, r3
 80088aa:	bf18      	it	ne
 80088ac:	4617      	movne	r7, r2
 80088ae:	f047 0720 	orr.w	r7, r7, #32
 80088b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088b4:	601d      	str	r5, [r3, #0]
 80088b6:	9b06      	ldr	r3, [sp, #24]
 80088b8:	601c      	str	r4, [r3, #0]
 80088ba:	e6a4      	b.n	8008606 <__gethex+0x110>
 80088bc:	4299      	cmp	r1, r3
 80088be:	f843 cc04 	str.w	ip, [r3, #-4]
 80088c2:	d8d8      	bhi.n	8008876 <__gethex+0x380>
 80088c4:	68ab      	ldr	r3, [r5, #8]
 80088c6:	4599      	cmp	r9, r3
 80088c8:	db12      	blt.n	80088f0 <__gethex+0x3fa>
 80088ca:	6869      	ldr	r1, [r5, #4]
 80088cc:	9802      	ldr	r0, [sp, #8]
 80088ce:	3101      	adds	r1, #1
 80088d0:	f000 f92f 	bl	8008b32 <_Balloc>
 80088d4:	692a      	ldr	r2, [r5, #16]
 80088d6:	3202      	adds	r2, #2
 80088d8:	f105 010c 	add.w	r1, r5, #12
 80088dc:	4683      	mov	fp, r0
 80088de:	0092      	lsls	r2, r2, #2
 80088e0:	300c      	adds	r0, #12
 80088e2:	f000 f91b 	bl	8008b1c <memcpy>
 80088e6:	4629      	mov	r1, r5
 80088e8:	9802      	ldr	r0, [sp, #8]
 80088ea:	f000 f956 	bl	8008b9a <_Bfree>
 80088ee:	465d      	mov	r5, fp
 80088f0:	692b      	ldr	r3, [r5, #16]
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80088f8:	612a      	str	r2, [r5, #16]
 80088fa:	2201      	movs	r2, #1
 80088fc:	615a      	str	r2, [r3, #20]
 80088fe:	e7c2      	b.n	8008886 <__gethex+0x390>
 8008900:	692a      	ldr	r2, [r5, #16]
 8008902:	454a      	cmp	r2, r9
 8008904:	dd0b      	ble.n	800891e <__gethex+0x428>
 8008906:	2101      	movs	r1, #1
 8008908:	4628      	mov	r0, r5
 800890a:	f7ff fda5 	bl	8008458 <rshift>
 800890e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008912:	3401      	adds	r4, #1
 8008914:	42a3      	cmp	r3, r4
 8008916:	f6ff aed9 	blt.w	80086cc <__gethex+0x1d6>
 800891a:	2701      	movs	r7, #1
 800891c:	e7c7      	b.n	80088ae <__gethex+0x3b8>
 800891e:	f016 061f 	ands.w	r6, r6, #31
 8008922:	d0fa      	beq.n	800891a <__gethex+0x424>
 8008924:	449a      	add	sl, r3
 8008926:	f1c6 0620 	rsb	r6, r6, #32
 800892a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800892e:	f000 f9c4 	bl	8008cba <__hi0bits>
 8008932:	42b0      	cmp	r0, r6
 8008934:	dbe7      	blt.n	8008906 <__gethex+0x410>
 8008936:	e7f0      	b.n	800891a <__gethex+0x424>

08008938 <L_shift>:
 8008938:	f1c2 0208 	rsb	r2, r2, #8
 800893c:	0092      	lsls	r2, r2, #2
 800893e:	b570      	push	{r4, r5, r6, lr}
 8008940:	f1c2 0620 	rsb	r6, r2, #32
 8008944:	6843      	ldr	r3, [r0, #4]
 8008946:	6804      	ldr	r4, [r0, #0]
 8008948:	fa03 f506 	lsl.w	r5, r3, r6
 800894c:	432c      	orrs	r4, r5
 800894e:	40d3      	lsrs	r3, r2
 8008950:	6004      	str	r4, [r0, #0]
 8008952:	f840 3f04 	str.w	r3, [r0, #4]!
 8008956:	4288      	cmp	r0, r1
 8008958:	d3f4      	bcc.n	8008944 <L_shift+0xc>
 800895a:	bd70      	pop	{r4, r5, r6, pc}

0800895c <__match>:
 800895c:	b530      	push	{r4, r5, lr}
 800895e:	6803      	ldr	r3, [r0, #0]
 8008960:	3301      	adds	r3, #1
 8008962:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008966:	b914      	cbnz	r4, 800896e <__match+0x12>
 8008968:	6003      	str	r3, [r0, #0]
 800896a:	2001      	movs	r0, #1
 800896c:	bd30      	pop	{r4, r5, pc}
 800896e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008972:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008976:	2d19      	cmp	r5, #25
 8008978:	bf98      	it	ls
 800897a:	3220      	addls	r2, #32
 800897c:	42a2      	cmp	r2, r4
 800897e:	d0f0      	beq.n	8008962 <__match+0x6>
 8008980:	2000      	movs	r0, #0
 8008982:	e7f3      	b.n	800896c <__match+0x10>

08008984 <__hexnan>:
 8008984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008988:	680b      	ldr	r3, [r1, #0]
 800898a:	6801      	ldr	r1, [r0, #0]
 800898c:	115f      	asrs	r7, r3, #5
 800898e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008992:	f013 031f 	ands.w	r3, r3, #31
 8008996:	b087      	sub	sp, #28
 8008998:	bf18      	it	ne
 800899a:	3704      	addne	r7, #4
 800899c:	2500      	movs	r5, #0
 800899e:	1f3e      	subs	r6, r7, #4
 80089a0:	4682      	mov	sl, r0
 80089a2:	4690      	mov	r8, r2
 80089a4:	9301      	str	r3, [sp, #4]
 80089a6:	f847 5c04 	str.w	r5, [r7, #-4]
 80089aa:	46b1      	mov	r9, r6
 80089ac:	4634      	mov	r4, r6
 80089ae:	9502      	str	r5, [sp, #8]
 80089b0:	46ab      	mov	fp, r5
 80089b2:	784a      	ldrb	r2, [r1, #1]
 80089b4:	1c4b      	adds	r3, r1, #1
 80089b6:	9303      	str	r3, [sp, #12]
 80089b8:	b342      	cbz	r2, 8008a0c <__hexnan+0x88>
 80089ba:	4610      	mov	r0, r2
 80089bc:	9105      	str	r1, [sp, #20]
 80089be:	9204      	str	r2, [sp, #16]
 80089c0:	f7ff fd84 	bl	80084cc <__hexdig_fun>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	d143      	bne.n	8008a50 <__hexnan+0xcc>
 80089c8:	9a04      	ldr	r2, [sp, #16]
 80089ca:	9905      	ldr	r1, [sp, #20]
 80089cc:	2a20      	cmp	r2, #32
 80089ce:	d818      	bhi.n	8008a02 <__hexnan+0x7e>
 80089d0:	9b02      	ldr	r3, [sp, #8]
 80089d2:	459b      	cmp	fp, r3
 80089d4:	dd13      	ble.n	80089fe <__hexnan+0x7a>
 80089d6:	454c      	cmp	r4, r9
 80089d8:	d206      	bcs.n	80089e8 <__hexnan+0x64>
 80089da:	2d07      	cmp	r5, #7
 80089dc:	dc04      	bgt.n	80089e8 <__hexnan+0x64>
 80089de:	462a      	mov	r2, r5
 80089e0:	4649      	mov	r1, r9
 80089e2:	4620      	mov	r0, r4
 80089e4:	f7ff ffa8 	bl	8008938 <L_shift>
 80089e8:	4544      	cmp	r4, r8
 80089ea:	d944      	bls.n	8008a76 <__hexnan+0xf2>
 80089ec:	2300      	movs	r3, #0
 80089ee:	f1a4 0904 	sub.w	r9, r4, #4
 80089f2:	f844 3c04 	str.w	r3, [r4, #-4]
 80089f6:	f8cd b008 	str.w	fp, [sp, #8]
 80089fa:	464c      	mov	r4, r9
 80089fc:	461d      	mov	r5, r3
 80089fe:	9903      	ldr	r1, [sp, #12]
 8008a00:	e7d7      	b.n	80089b2 <__hexnan+0x2e>
 8008a02:	2a29      	cmp	r2, #41	; 0x29
 8008a04:	d14a      	bne.n	8008a9c <__hexnan+0x118>
 8008a06:	3102      	adds	r1, #2
 8008a08:	f8ca 1000 	str.w	r1, [sl]
 8008a0c:	f1bb 0f00 	cmp.w	fp, #0
 8008a10:	d044      	beq.n	8008a9c <__hexnan+0x118>
 8008a12:	454c      	cmp	r4, r9
 8008a14:	d206      	bcs.n	8008a24 <__hexnan+0xa0>
 8008a16:	2d07      	cmp	r5, #7
 8008a18:	dc04      	bgt.n	8008a24 <__hexnan+0xa0>
 8008a1a:	462a      	mov	r2, r5
 8008a1c:	4649      	mov	r1, r9
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f7ff ff8a 	bl	8008938 <L_shift>
 8008a24:	4544      	cmp	r4, r8
 8008a26:	d928      	bls.n	8008a7a <__hexnan+0xf6>
 8008a28:	4643      	mov	r3, r8
 8008a2a:	f854 2b04 	ldr.w	r2, [r4], #4
 8008a2e:	f843 2b04 	str.w	r2, [r3], #4
 8008a32:	42a6      	cmp	r6, r4
 8008a34:	d2f9      	bcs.n	8008a2a <__hexnan+0xa6>
 8008a36:	2200      	movs	r2, #0
 8008a38:	f843 2b04 	str.w	r2, [r3], #4
 8008a3c:	429e      	cmp	r6, r3
 8008a3e:	d2fb      	bcs.n	8008a38 <__hexnan+0xb4>
 8008a40:	6833      	ldr	r3, [r6, #0]
 8008a42:	b91b      	cbnz	r3, 8008a4c <__hexnan+0xc8>
 8008a44:	4546      	cmp	r6, r8
 8008a46:	d127      	bne.n	8008a98 <__hexnan+0x114>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	6033      	str	r3, [r6, #0]
 8008a4c:	2005      	movs	r0, #5
 8008a4e:	e026      	b.n	8008a9e <__hexnan+0x11a>
 8008a50:	3501      	adds	r5, #1
 8008a52:	2d08      	cmp	r5, #8
 8008a54:	f10b 0b01 	add.w	fp, fp, #1
 8008a58:	dd06      	ble.n	8008a68 <__hexnan+0xe4>
 8008a5a:	4544      	cmp	r4, r8
 8008a5c:	d9cf      	bls.n	80089fe <__hexnan+0x7a>
 8008a5e:	2300      	movs	r3, #0
 8008a60:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a64:	2501      	movs	r5, #1
 8008a66:	3c04      	subs	r4, #4
 8008a68:	6822      	ldr	r2, [r4, #0]
 8008a6a:	f000 000f 	and.w	r0, r0, #15
 8008a6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008a72:	6020      	str	r0, [r4, #0]
 8008a74:	e7c3      	b.n	80089fe <__hexnan+0x7a>
 8008a76:	2508      	movs	r5, #8
 8008a78:	e7c1      	b.n	80089fe <__hexnan+0x7a>
 8008a7a:	9b01      	ldr	r3, [sp, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d0df      	beq.n	8008a40 <__hexnan+0xbc>
 8008a80:	f04f 32ff 	mov.w	r2, #4294967295
 8008a84:	f1c3 0320 	rsb	r3, r3, #32
 8008a88:	fa22 f303 	lsr.w	r3, r2, r3
 8008a8c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008a90:	401a      	ands	r2, r3
 8008a92:	f847 2c04 	str.w	r2, [r7, #-4]
 8008a96:	e7d3      	b.n	8008a40 <__hexnan+0xbc>
 8008a98:	3e04      	subs	r6, #4
 8008a9a:	e7d1      	b.n	8008a40 <__hexnan+0xbc>
 8008a9c:	2004      	movs	r0, #4
 8008a9e:	b007      	add	sp, #28
 8008aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008aa4 <__locale_ctype_ptr_l>:
 8008aa4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008aa8:	4770      	bx	lr
	...

08008aac <__locale_ctype_ptr>:
 8008aac:	4b04      	ldr	r3, [pc, #16]	; (8008ac0 <__locale_ctype_ptr+0x14>)
 8008aae:	4a05      	ldr	r2, [pc, #20]	; (8008ac4 <__locale_ctype_ptr+0x18>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	bf08      	it	eq
 8008ab8:	4613      	moveq	r3, r2
 8008aba:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008abe:	4770      	bx	lr
 8008ac0:	2000022c 	.word	0x2000022c
 8008ac4:	20000290 	.word	0x20000290

08008ac8 <__localeconv_l>:
 8008ac8:	30f0      	adds	r0, #240	; 0xf0
 8008aca:	4770      	bx	lr

08008acc <_localeconv_r>:
 8008acc:	4b04      	ldr	r3, [pc, #16]	; (8008ae0 <_localeconv_r+0x14>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6a18      	ldr	r0, [r3, #32]
 8008ad2:	4b04      	ldr	r3, [pc, #16]	; (8008ae4 <_localeconv_r+0x18>)
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	bf08      	it	eq
 8008ad8:	4618      	moveq	r0, r3
 8008ada:	30f0      	adds	r0, #240	; 0xf0
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	2000022c 	.word	0x2000022c
 8008ae4:	20000290 	.word	0x20000290

08008ae8 <malloc>:
 8008ae8:	4b02      	ldr	r3, [pc, #8]	; (8008af4 <malloc+0xc>)
 8008aea:	4601      	mov	r1, r0
 8008aec:	6818      	ldr	r0, [r3, #0]
 8008aee:	f000 bc7b 	b.w	80093e8 <_malloc_r>
 8008af2:	bf00      	nop
 8008af4:	2000022c 	.word	0x2000022c

08008af8 <__ascii_mbtowc>:
 8008af8:	b082      	sub	sp, #8
 8008afa:	b901      	cbnz	r1, 8008afe <__ascii_mbtowc+0x6>
 8008afc:	a901      	add	r1, sp, #4
 8008afe:	b142      	cbz	r2, 8008b12 <__ascii_mbtowc+0x1a>
 8008b00:	b14b      	cbz	r3, 8008b16 <__ascii_mbtowc+0x1e>
 8008b02:	7813      	ldrb	r3, [r2, #0]
 8008b04:	600b      	str	r3, [r1, #0]
 8008b06:	7812      	ldrb	r2, [r2, #0]
 8008b08:	1c10      	adds	r0, r2, #0
 8008b0a:	bf18      	it	ne
 8008b0c:	2001      	movne	r0, #1
 8008b0e:	b002      	add	sp, #8
 8008b10:	4770      	bx	lr
 8008b12:	4610      	mov	r0, r2
 8008b14:	e7fb      	b.n	8008b0e <__ascii_mbtowc+0x16>
 8008b16:	f06f 0001 	mvn.w	r0, #1
 8008b1a:	e7f8      	b.n	8008b0e <__ascii_mbtowc+0x16>

08008b1c <memcpy>:
 8008b1c:	b510      	push	{r4, lr}
 8008b1e:	1e43      	subs	r3, r0, #1
 8008b20:	440a      	add	r2, r1
 8008b22:	4291      	cmp	r1, r2
 8008b24:	d100      	bne.n	8008b28 <memcpy+0xc>
 8008b26:	bd10      	pop	{r4, pc}
 8008b28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b30:	e7f7      	b.n	8008b22 <memcpy+0x6>

08008b32 <_Balloc>:
 8008b32:	b570      	push	{r4, r5, r6, lr}
 8008b34:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008b36:	4604      	mov	r4, r0
 8008b38:	460e      	mov	r6, r1
 8008b3a:	b93d      	cbnz	r5, 8008b4c <_Balloc+0x1a>
 8008b3c:	2010      	movs	r0, #16
 8008b3e:	f7ff ffd3 	bl	8008ae8 <malloc>
 8008b42:	6260      	str	r0, [r4, #36]	; 0x24
 8008b44:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008b48:	6005      	str	r5, [r0, #0]
 8008b4a:	60c5      	str	r5, [r0, #12]
 8008b4c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008b4e:	68eb      	ldr	r3, [r5, #12]
 8008b50:	b183      	cbz	r3, 8008b74 <_Balloc+0x42>
 8008b52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008b5a:	b9b8      	cbnz	r0, 8008b8c <_Balloc+0x5a>
 8008b5c:	2101      	movs	r1, #1
 8008b5e:	fa01 f506 	lsl.w	r5, r1, r6
 8008b62:	1d6a      	adds	r2, r5, #5
 8008b64:	0092      	lsls	r2, r2, #2
 8008b66:	4620      	mov	r0, r4
 8008b68:	f000 fbe1 	bl	800932e <_calloc_r>
 8008b6c:	b160      	cbz	r0, 8008b88 <_Balloc+0x56>
 8008b6e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008b72:	e00e      	b.n	8008b92 <_Balloc+0x60>
 8008b74:	2221      	movs	r2, #33	; 0x21
 8008b76:	2104      	movs	r1, #4
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f000 fbd8 	bl	800932e <_calloc_r>
 8008b7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b80:	60e8      	str	r0, [r5, #12]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1e4      	bne.n	8008b52 <_Balloc+0x20>
 8008b88:	2000      	movs	r0, #0
 8008b8a:	bd70      	pop	{r4, r5, r6, pc}
 8008b8c:	6802      	ldr	r2, [r0, #0]
 8008b8e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008b92:	2300      	movs	r3, #0
 8008b94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b98:	e7f7      	b.n	8008b8a <_Balloc+0x58>

08008b9a <_Bfree>:
 8008b9a:	b570      	push	{r4, r5, r6, lr}
 8008b9c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008b9e:	4606      	mov	r6, r0
 8008ba0:	460d      	mov	r5, r1
 8008ba2:	b93c      	cbnz	r4, 8008bb4 <_Bfree+0x1a>
 8008ba4:	2010      	movs	r0, #16
 8008ba6:	f7ff ff9f 	bl	8008ae8 <malloc>
 8008baa:	6270      	str	r0, [r6, #36]	; 0x24
 8008bac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bb0:	6004      	str	r4, [r0, #0]
 8008bb2:	60c4      	str	r4, [r0, #12]
 8008bb4:	b13d      	cbz	r5, 8008bc6 <_Bfree+0x2c>
 8008bb6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008bb8:	686a      	ldr	r2, [r5, #4]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bc0:	6029      	str	r1, [r5, #0]
 8008bc2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}

08008bc8 <__multadd>:
 8008bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bcc:	690d      	ldr	r5, [r1, #16]
 8008bce:	461f      	mov	r7, r3
 8008bd0:	4606      	mov	r6, r0
 8008bd2:	460c      	mov	r4, r1
 8008bd4:	f101 0c14 	add.w	ip, r1, #20
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f8dc 0000 	ldr.w	r0, [ip]
 8008bde:	b281      	uxth	r1, r0
 8008be0:	fb02 7101 	mla	r1, r2, r1, r7
 8008be4:	0c0f      	lsrs	r7, r1, #16
 8008be6:	0c00      	lsrs	r0, r0, #16
 8008be8:	fb02 7000 	mla	r0, r2, r0, r7
 8008bec:	b289      	uxth	r1, r1
 8008bee:	3301      	adds	r3, #1
 8008bf0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008bf4:	429d      	cmp	r5, r3
 8008bf6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008bfa:	f84c 1b04 	str.w	r1, [ip], #4
 8008bfe:	dcec      	bgt.n	8008bda <__multadd+0x12>
 8008c00:	b1d7      	cbz	r7, 8008c38 <__multadd+0x70>
 8008c02:	68a3      	ldr	r3, [r4, #8]
 8008c04:	42ab      	cmp	r3, r5
 8008c06:	dc12      	bgt.n	8008c2e <__multadd+0x66>
 8008c08:	6861      	ldr	r1, [r4, #4]
 8008c0a:	4630      	mov	r0, r6
 8008c0c:	3101      	adds	r1, #1
 8008c0e:	f7ff ff90 	bl	8008b32 <_Balloc>
 8008c12:	6922      	ldr	r2, [r4, #16]
 8008c14:	3202      	adds	r2, #2
 8008c16:	f104 010c 	add.w	r1, r4, #12
 8008c1a:	4680      	mov	r8, r0
 8008c1c:	0092      	lsls	r2, r2, #2
 8008c1e:	300c      	adds	r0, #12
 8008c20:	f7ff ff7c 	bl	8008b1c <memcpy>
 8008c24:	4621      	mov	r1, r4
 8008c26:	4630      	mov	r0, r6
 8008c28:	f7ff ffb7 	bl	8008b9a <_Bfree>
 8008c2c:	4644      	mov	r4, r8
 8008c2e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c32:	3501      	adds	r5, #1
 8008c34:	615f      	str	r7, [r3, #20]
 8008c36:	6125      	str	r5, [r4, #16]
 8008c38:	4620      	mov	r0, r4
 8008c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008c3e <__s2b>:
 8008c3e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c42:	460c      	mov	r4, r1
 8008c44:	4615      	mov	r5, r2
 8008c46:	461f      	mov	r7, r3
 8008c48:	2209      	movs	r2, #9
 8008c4a:	3308      	adds	r3, #8
 8008c4c:	4606      	mov	r6, r0
 8008c4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c52:	2100      	movs	r1, #0
 8008c54:	2201      	movs	r2, #1
 8008c56:	429a      	cmp	r2, r3
 8008c58:	db20      	blt.n	8008c9c <__s2b+0x5e>
 8008c5a:	4630      	mov	r0, r6
 8008c5c:	f7ff ff69 	bl	8008b32 <_Balloc>
 8008c60:	9b08      	ldr	r3, [sp, #32]
 8008c62:	6143      	str	r3, [r0, #20]
 8008c64:	2d09      	cmp	r5, #9
 8008c66:	f04f 0301 	mov.w	r3, #1
 8008c6a:	6103      	str	r3, [r0, #16]
 8008c6c:	dd19      	ble.n	8008ca2 <__s2b+0x64>
 8008c6e:	f104 0809 	add.w	r8, r4, #9
 8008c72:	46c1      	mov	r9, r8
 8008c74:	442c      	add	r4, r5
 8008c76:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008c7a:	4601      	mov	r1, r0
 8008c7c:	3b30      	subs	r3, #48	; 0x30
 8008c7e:	220a      	movs	r2, #10
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7ff ffa1 	bl	8008bc8 <__multadd>
 8008c86:	45a1      	cmp	r9, r4
 8008c88:	d1f5      	bne.n	8008c76 <__s2b+0x38>
 8008c8a:	eb08 0405 	add.w	r4, r8, r5
 8008c8e:	3c08      	subs	r4, #8
 8008c90:	1b2d      	subs	r5, r5, r4
 8008c92:	1963      	adds	r3, r4, r5
 8008c94:	42bb      	cmp	r3, r7
 8008c96:	db07      	blt.n	8008ca8 <__s2b+0x6a>
 8008c98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c9c:	0052      	lsls	r2, r2, #1
 8008c9e:	3101      	adds	r1, #1
 8008ca0:	e7d9      	b.n	8008c56 <__s2b+0x18>
 8008ca2:	340a      	adds	r4, #10
 8008ca4:	2509      	movs	r5, #9
 8008ca6:	e7f3      	b.n	8008c90 <__s2b+0x52>
 8008ca8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cac:	4601      	mov	r1, r0
 8008cae:	3b30      	subs	r3, #48	; 0x30
 8008cb0:	220a      	movs	r2, #10
 8008cb2:	4630      	mov	r0, r6
 8008cb4:	f7ff ff88 	bl	8008bc8 <__multadd>
 8008cb8:	e7eb      	b.n	8008c92 <__s2b+0x54>

08008cba <__hi0bits>:
 8008cba:	0c02      	lsrs	r2, r0, #16
 8008cbc:	0412      	lsls	r2, r2, #16
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	b9b2      	cbnz	r2, 8008cf0 <__hi0bits+0x36>
 8008cc2:	0403      	lsls	r3, r0, #16
 8008cc4:	2010      	movs	r0, #16
 8008cc6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008cca:	bf04      	itt	eq
 8008ccc:	021b      	lsleq	r3, r3, #8
 8008cce:	3008      	addeq	r0, #8
 8008cd0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008cd4:	bf04      	itt	eq
 8008cd6:	011b      	lsleq	r3, r3, #4
 8008cd8:	3004      	addeq	r0, #4
 8008cda:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008cde:	bf04      	itt	eq
 8008ce0:	009b      	lsleq	r3, r3, #2
 8008ce2:	3002      	addeq	r0, #2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	db06      	blt.n	8008cf6 <__hi0bits+0x3c>
 8008ce8:	005b      	lsls	r3, r3, #1
 8008cea:	d503      	bpl.n	8008cf4 <__hi0bits+0x3a>
 8008cec:	3001      	adds	r0, #1
 8008cee:	4770      	bx	lr
 8008cf0:	2000      	movs	r0, #0
 8008cf2:	e7e8      	b.n	8008cc6 <__hi0bits+0xc>
 8008cf4:	2020      	movs	r0, #32
 8008cf6:	4770      	bx	lr

08008cf8 <__lo0bits>:
 8008cf8:	6803      	ldr	r3, [r0, #0]
 8008cfa:	f013 0207 	ands.w	r2, r3, #7
 8008cfe:	4601      	mov	r1, r0
 8008d00:	d00b      	beq.n	8008d1a <__lo0bits+0x22>
 8008d02:	07da      	lsls	r2, r3, #31
 8008d04:	d423      	bmi.n	8008d4e <__lo0bits+0x56>
 8008d06:	0798      	lsls	r0, r3, #30
 8008d08:	bf49      	itett	mi
 8008d0a:	085b      	lsrmi	r3, r3, #1
 8008d0c:	089b      	lsrpl	r3, r3, #2
 8008d0e:	2001      	movmi	r0, #1
 8008d10:	600b      	strmi	r3, [r1, #0]
 8008d12:	bf5c      	itt	pl
 8008d14:	600b      	strpl	r3, [r1, #0]
 8008d16:	2002      	movpl	r0, #2
 8008d18:	4770      	bx	lr
 8008d1a:	b298      	uxth	r0, r3
 8008d1c:	b9a8      	cbnz	r0, 8008d4a <__lo0bits+0x52>
 8008d1e:	0c1b      	lsrs	r3, r3, #16
 8008d20:	2010      	movs	r0, #16
 8008d22:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d26:	bf04      	itt	eq
 8008d28:	0a1b      	lsreq	r3, r3, #8
 8008d2a:	3008      	addeq	r0, #8
 8008d2c:	071a      	lsls	r2, r3, #28
 8008d2e:	bf04      	itt	eq
 8008d30:	091b      	lsreq	r3, r3, #4
 8008d32:	3004      	addeq	r0, #4
 8008d34:	079a      	lsls	r2, r3, #30
 8008d36:	bf04      	itt	eq
 8008d38:	089b      	lsreq	r3, r3, #2
 8008d3a:	3002      	addeq	r0, #2
 8008d3c:	07da      	lsls	r2, r3, #31
 8008d3e:	d402      	bmi.n	8008d46 <__lo0bits+0x4e>
 8008d40:	085b      	lsrs	r3, r3, #1
 8008d42:	d006      	beq.n	8008d52 <__lo0bits+0x5a>
 8008d44:	3001      	adds	r0, #1
 8008d46:	600b      	str	r3, [r1, #0]
 8008d48:	4770      	bx	lr
 8008d4a:	4610      	mov	r0, r2
 8008d4c:	e7e9      	b.n	8008d22 <__lo0bits+0x2a>
 8008d4e:	2000      	movs	r0, #0
 8008d50:	4770      	bx	lr
 8008d52:	2020      	movs	r0, #32
 8008d54:	4770      	bx	lr

08008d56 <__i2b>:
 8008d56:	b510      	push	{r4, lr}
 8008d58:	460c      	mov	r4, r1
 8008d5a:	2101      	movs	r1, #1
 8008d5c:	f7ff fee9 	bl	8008b32 <_Balloc>
 8008d60:	2201      	movs	r2, #1
 8008d62:	6144      	str	r4, [r0, #20]
 8008d64:	6102      	str	r2, [r0, #16]
 8008d66:	bd10      	pop	{r4, pc}

08008d68 <__multiply>:
 8008d68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	4614      	mov	r4, r2
 8008d6e:	690a      	ldr	r2, [r1, #16]
 8008d70:	6923      	ldr	r3, [r4, #16]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	bfb8      	it	lt
 8008d76:	460b      	movlt	r3, r1
 8008d78:	4688      	mov	r8, r1
 8008d7a:	bfbc      	itt	lt
 8008d7c:	46a0      	movlt	r8, r4
 8008d7e:	461c      	movlt	r4, r3
 8008d80:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d84:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008d88:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d90:	eb07 0609 	add.w	r6, r7, r9
 8008d94:	42b3      	cmp	r3, r6
 8008d96:	bfb8      	it	lt
 8008d98:	3101      	addlt	r1, #1
 8008d9a:	f7ff feca 	bl	8008b32 <_Balloc>
 8008d9e:	f100 0514 	add.w	r5, r0, #20
 8008da2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008da6:	462b      	mov	r3, r5
 8008da8:	2200      	movs	r2, #0
 8008daa:	4573      	cmp	r3, lr
 8008dac:	d316      	bcc.n	8008ddc <__multiply+0x74>
 8008dae:	f104 0214 	add.w	r2, r4, #20
 8008db2:	f108 0114 	add.w	r1, r8, #20
 8008db6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008dba:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	9b00      	ldr	r3, [sp, #0]
 8008dc2:	9201      	str	r2, [sp, #4]
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d80c      	bhi.n	8008de2 <__multiply+0x7a>
 8008dc8:	2e00      	cmp	r6, #0
 8008dca:	dd03      	ble.n	8008dd4 <__multiply+0x6c>
 8008dcc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d05d      	beq.n	8008e90 <__multiply+0x128>
 8008dd4:	6106      	str	r6, [r0, #16]
 8008dd6:	b003      	add	sp, #12
 8008dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ddc:	f843 2b04 	str.w	r2, [r3], #4
 8008de0:	e7e3      	b.n	8008daa <__multiply+0x42>
 8008de2:	f8b2 b000 	ldrh.w	fp, [r2]
 8008de6:	f1bb 0f00 	cmp.w	fp, #0
 8008dea:	d023      	beq.n	8008e34 <__multiply+0xcc>
 8008dec:	4689      	mov	r9, r1
 8008dee:	46ac      	mov	ip, r5
 8008df0:	f04f 0800 	mov.w	r8, #0
 8008df4:	f859 4b04 	ldr.w	r4, [r9], #4
 8008df8:	f8dc a000 	ldr.w	sl, [ip]
 8008dfc:	b2a3      	uxth	r3, r4
 8008dfe:	fa1f fa8a 	uxth.w	sl, sl
 8008e02:	fb0b a303 	mla	r3, fp, r3, sl
 8008e06:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e0a:	f8dc 4000 	ldr.w	r4, [ip]
 8008e0e:	4443      	add	r3, r8
 8008e10:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e14:	fb0b 840a 	mla	r4, fp, sl, r8
 8008e18:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008e1c:	46e2      	mov	sl, ip
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e24:	454f      	cmp	r7, r9
 8008e26:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e2a:	f84a 3b04 	str.w	r3, [sl], #4
 8008e2e:	d82b      	bhi.n	8008e88 <__multiply+0x120>
 8008e30:	f8cc 8004 	str.w	r8, [ip, #4]
 8008e34:	9b01      	ldr	r3, [sp, #4]
 8008e36:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008e3a:	3204      	adds	r2, #4
 8008e3c:	f1ba 0f00 	cmp.w	sl, #0
 8008e40:	d020      	beq.n	8008e84 <__multiply+0x11c>
 8008e42:	682b      	ldr	r3, [r5, #0]
 8008e44:	4689      	mov	r9, r1
 8008e46:	46a8      	mov	r8, r5
 8008e48:	f04f 0b00 	mov.w	fp, #0
 8008e4c:	f8b9 c000 	ldrh.w	ip, [r9]
 8008e50:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008e54:	fb0a 440c 	mla	r4, sl, ip, r4
 8008e58:	445c      	add	r4, fp
 8008e5a:	46c4      	mov	ip, r8
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e62:	f84c 3b04 	str.w	r3, [ip], #4
 8008e66:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e6a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008e6e:	0c1b      	lsrs	r3, r3, #16
 8008e70:	fb0a b303 	mla	r3, sl, r3, fp
 8008e74:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008e78:	454f      	cmp	r7, r9
 8008e7a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008e7e:	d805      	bhi.n	8008e8c <__multiply+0x124>
 8008e80:	f8c8 3004 	str.w	r3, [r8, #4]
 8008e84:	3504      	adds	r5, #4
 8008e86:	e79b      	b.n	8008dc0 <__multiply+0x58>
 8008e88:	46d4      	mov	ip, sl
 8008e8a:	e7b3      	b.n	8008df4 <__multiply+0x8c>
 8008e8c:	46e0      	mov	r8, ip
 8008e8e:	e7dd      	b.n	8008e4c <__multiply+0xe4>
 8008e90:	3e01      	subs	r6, #1
 8008e92:	e799      	b.n	8008dc8 <__multiply+0x60>

08008e94 <__pow5mult>:
 8008e94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e98:	4615      	mov	r5, r2
 8008e9a:	f012 0203 	ands.w	r2, r2, #3
 8008e9e:	4606      	mov	r6, r0
 8008ea0:	460f      	mov	r7, r1
 8008ea2:	d007      	beq.n	8008eb4 <__pow5mult+0x20>
 8008ea4:	3a01      	subs	r2, #1
 8008ea6:	4c21      	ldr	r4, [pc, #132]	; (8008f2c <__pow5mult+0x98>)
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008eae:	f7ff fe8b 	bl	8008bc8 <__multadd>
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	10ad      	asrs	r5, r5, #2
 8008eb6:	d035      	beq.n	8008f24 <__pow5mult+0x90>
 8008eb8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008eba:	b93c      	cbnz	r4, 8008ecc <__pow5mult+0x38>
 8008ebc:	2010      	movs	r0, #16
 8008ebe:	f7ff fe13 	bl	8008ae8 <malloc>
 8008ec2:	6270      	str	r0, [r6, #36]	; 0x24
 8008ec4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ec8:	6004      	str	r4, [r0, #0]
 8008eca:	60c4      	str	r4, [r0, #12]
 8008ecc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ed0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ed4:	b94c      	cbnz	r4, 8008eea <__pow5mult+0x56>
 8008ed6:	f240 2171 	movw	r1, #625	; 0x271
 8008eda:	4630      	mov	r0, r6
 8008edc:	f7ff ff3b 	bl	8008d56 <__i2b>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	6003      	str	r3, [r0, #0]
 8008eea:	f04f 0800 	mov.w	r8, #0
 8008eee:	07eb      	lsls	r3, r5, #31
 8008ef0:	d50a      	bpl.n	8008f08 <__pow5mult+0x74>
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	4622      	mov	r2, r4
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	f7ff ff36 	bl	8008d68 <__multiply>
 8008efc:	4639      	mov	r1, r7
 8008efe:	4681      	mov	r9, r0
 8008f00:	4630      	mov	r0, r6
 8008f02:	f7ff fe4a 	bl	8008b9a <_Bfree>
 8008f06:	464f      	mov	r7, r9
 8008f08:	106d      	asrs	r5, r5, #1
 8008f0a:	d00b      	beq.n	8008f24 <__pow5mult+0x90>
 8008f0c:	6820      	ldr	r0, [r4, #0]
 8008f0e:	b938      	cbnz	r0, 8008f20 <__pow5mult+0x8c>
 8008f10:	4622      	mov	r2, r4
 8008f12:	4621      	mov	r1, r4
 8008f14:	4630      	mov	r0, r6
 8008f16:	f7ff ff27 	bl	8008d68 <__multiply>
 8008f1a:	6020      	str	r0, [r4, #0]
 8008f1c:	f8c0 8000 	str.w	r8, [r0]
 8008f20:	4604      	mov	r4, r0
 8008f22:	e7e4      	b.n	8008eee <__pow5mult+0x5a>
 8008f24:	4638      	mov	r0, r7
 8008f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f2a:	bf00      	nop
 8008f2c:	0800a2d0 	.word	0x0800a2d0

08008f30 <__lshift>:
 8008f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f34:	460c      	mov	r4, r1
 8008f36:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f3a:	6923      	ldr	r3, [r4, #16]
 8008f3c:	6849      	ldr	r1, [r1, #4]
 8008f3e:	eb0a 0903 	add.w	r9, sl, r3
 8008f42:	68a3      	ldr	r3, [r4, #8]
 8008f44:	4607      	mov	r7, r0
 8008f46:	4616      	mov	r6, r2
 8008f48:	f109 0501 	add.w	r5, r9, #1
 8008f4c:	42ab      	cmp	r3, r5
 8008f4e:	db32      	blt.n	8008fb6 <__lshift+0x86>
 8008f50:	4638      	mov	r0, r7
 8008f52:	f7ff fdee 	bl	8008b32 <_Balloc>
 8008f56:	2300      	movs	r3, #0
 8008f58:	4680      	mov	r8, r0
 8008f5a:	f100 0114 	add.w	r1, r0, #20
 8008f5e:	461a      	mov	r2, r3
 8008f60:	4553      	cmp	r3, sl
 8008f62:	db2b      	blt.n	8008fbc <__lshift+0x8c>
 8008f64:	6920      	ldr	r0, [r4, #16]
 8008f66:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f6a:	f104 0314 	add.w	r3, r4, #20
 8008f6e:	f016 021f 	ands.w	r2, r6, #31
 8008f72:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f76:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f7a:	d025      	beq.n	8008fc8 <__lshift+0x98>
 8008f7c:	f1c2 0e20 	rsb	lr, r2, #32
 8008f80:	2000      	movs	r0, #0
 8008f82:	681e      	ldr	r6, [r3, #0]
 8008f84:	468a      	mov	sl, r1
 8008f86:	4096      	lsls	r6, r2
 8008f88:	4330      	orrs	r0, r6
 8008f8a:	f84a 0b04 	str.w	r0, [sl], #4
 8008f8e:	f853 0b04 	ldr.w	r0, [r3], #4
 8008f92:	459c      	cmp	ip, r3
 8008f94:	fa20 f00e 	lsr.w	r0, r0, lr
 8008f98:	d814      	bhi.n	8008fc4 <__lshift+0x94>
 8008f9a:	6048      	str	r0, [r1, #4]
 8008f9c:	b108      	cbz	r0, 8008fa2 <__lshift+0x72>
 8008f9e:	f109 0502 	add.w	r5, r9, #2
 8008fa2:	3d01      	subs	r5, #1
 8008fa4:	4638      	mov	r0, r7
 8008fa6:	f8c8 5010 	str.w	r5, [r8, #16]
 8008faa:	4621      	mov	r1, r4
 8008fac:	f7ff fdf5 	bl	8008b9a <_Bfree>
 8008fb0:	4640      	mov	r0, r8
 8008fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb6:	3101      	adds	r1, #1
 8008fb8:	005b      	lsls	r3, r3, #1
 8008fba:	e7c7      	b.n	8008f4c <__lshift+0x1c>
 8008fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008fc0:	3301      	adds	r3, #1
 8008fc2:	e7cd      	b.n	8008f60 <__lshift+0x30>
 8008fc4:	4651      	mov	r1, sl
 8008fc6:	e7dc      	b.n	8008f82 <__lshift+0x52>
 8008fc8:	3904      	subs	r1, #4
 8008fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fce:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fd2:	459c      	cmp	ip, r3
 8008fd4:	d8f9      	bhi.n	8008fca <__lshift+0x9a>
 8008fd6:	e7e4      	b.n	8008fa2 <__lshift+0x72>

08008fd8 <__mcmp>:
 8008fd8:	6903      	ldr	r3, [r0, #16]
 8008fda:	690a      	ldr	r2, [r1, #16]
 8008fdc:	1a9b      	subs	r3, r3, r2
 8008fde:	b530      	push	{r4, r5, lr}
 8008fe0:	d10c      	bne.n	8008ffc <__mcmp+0x24>
 8008fe2:	0092      	lsls	r2, r2, #2
 8008fe4:	3014      	adds	r0, #20
 8008fe6:	3114      	adds	r1, #20
 8008fe8:	1884      	adds	r4, r0, r2
 8008fea:	4411      	add	r1, r2
 8008fec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ff0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ff4:	4295      	cmp	r5, r2
 8008ff6:	d003      	beq.n	8009000 <__mcmp+0x28>
 8008ff8:	d305      	bcc.n	8009006 <__mcmp+0x2e>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	bd30      	pop	{r4, r5, pc}
 8009000:	42a0      	cmp	r0, r4
 8009002:	d3f3      	bcc.n	8008fec <__mcmp+0x14>
 8009004:	e7fa      	b.n	8008ffc <__mcmp+0x24>
 8009006:	f04f 33ff 	mov.w	r3, #4294967295
 800900a:	e7f7      	b.n	8008ffc <__mcmp+0x24>

0800900c <__mdiff>:
 800900c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009010:	460d      	mov	r5, r1
 8009012:	4607      	mov	r7, r0
 8009014:	4611      	mov	r1, r2
 8009016:	4628      	mov	r0, r5
 8009018:	4614      	mov	r4, r2
 800901a:	f7ff ffdd 	bl	8008fd8 <__mcmp>
 800901e:	1e06      	subs	r6, r0, #0
 8009020:	d108      	bne.n	8009034 <__mdiff+0x28>
 8009022:	4631      	mov	r1, r6
 8009024:	4638      	mov	r0, r7
 8009026:	f7ff fd84 	bl	8008b32 <_Balloc>
 800902a:	2301      	movs	r3, #1
 800902c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009034:	bfa4      	itt	ge
 8009036:	4623      	movge	r3, r4
 8009038:	462c      	movge	r4, r5
 800903a:	4638      	mov	r0, r7
 800903c:	6861      	ldr	r1, [r4, #4]
 800903e:	bfa6      	itte	ge
 8009040:	461d      	movge	r5, r3
 8009042:	2600      	movge	r6, #0
 8009044:	2601      	movlt	r6, #1
 8009046:	f7ff fd74 	bl	8008b32 <_Balloc>
 800904a:	692b      	ldr	r3, [r5, #16]
 800904c:	60c6      	str	r6, [r0, #12]
 800904e:	6926      	ldr	r6, [r4, #16]
 8009050:	f105 0914 	add.w	r9, r5, #20
 8009054:	f104 0214 	add.w	r2, r4, #20
 8009058:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800905c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009060:	f100 0514 	add.w	r5, r0, #20
 8009064:	f04f 0e00 	mov.w	lr, #0
 8009068:	f852 ab04 	ldr.w	sl, [r2], #4
 800906c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009070:	fa1e f18a 	uxtah	r1, lr, sl
 8009074:	b2a3      	uxth	r3, r4
 8009076:	1ac9      	subs	r1, r1, r3
 8009078:	0c23      	lsrs	r3, r4, #16
 800907a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800907e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009082:	b289      	uxth	r1, r1
 8009084:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009088:	45c8      	cmp	r8, r9
 800908a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800908e:	4694      	mov	ip, r2
 8009090:	f845 3b04 	str.w	r3, [r5], #4
 8009094:	d8e8      	bhi.n	8009068 <__mdiff+0x5c>
 8009096:	45bc      	cmp	ip, r7
 8009098:	d304      	bcc.n	80090a4 <__mdiff+0x98>
 800909a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800909e:	b183      	cbz	r3, 80090c2 <__mdiff+0xb6>
 80090a0:	6106      	str	r6, [r0, #16]
 80090a2:	e7c5      	b.n	8009030 <__mdiff+0x24>
 80090a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80090a8:	fa1e f381 	uxtah	r3, lr, r1
 80090ac:	141a      	asrs	r2, r3, #16
 80090ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80090bc:	f845 3b04 	str.w	r3, [r5], #4
 80090c0:	e7e9      	b.n	8009096 <__mdiff+0x8a>
 80090c2:	3e01      	subs	r6, #1
 80090c4:	e7e9      	b.n	800909a <__mdiff+0x8e>
	...

080090c8 <__ulp>:
 80090c8:	4b12      	ldr	r3, [pc, #72]	; (8009114 <__ulp+0x4c>)
 80090ca:	ee10 2a90 	vmov	r2, s1
 80090ce:	401a      	ands	r2, r3
 80090d0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	dd04      	ble.n	80090e2 <__ulp+0x1a>
 80090d8:	2000      	movs	r0, #0
 80090da:	4619      	mov	r1, r3
 80090dc:	ec41 0b10 	vmov	d0, r0, r1
 80090e0:	4770      	bx	lr
 80090e2:	425b      	negs	r3, r3
 80090e4:	151b      	asrs	r3, r3, #20
 80090e6:	2b13      	cmp	r3, #19
 80090e8:	f04f 0000 	mov.w	r0, #0
 80090ec:	f04f 0100 	mov.w	r1, #0
 80090f0:	dc04      	bgt.n	80090fc <__ulp+0x34>
 80090f2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80090f6:	fa42 f103 	asr.w	r1, r2, r3
 80090fa:	e7ef      	b.n	80090dc <__ulp+0x14>
 80090fc:	3b14      	subs	r3, #20
 80090fe:	2b1e      	cmp	r3, #30
 8009100:	f04f 0201 	mov.w	r2, #1
 8009104:	bfda      	itte	le
 8009106:	f1c3 031f 	rsble	r3, r3, #31
 800910a:	fa02 f303 	lslle.w	r3, r2, r3
 800910e:	4613      	movgt	r3, r2
 8009110:	4618      	mov	r0, r3
 8009112:	e7e3      	b.n	80090dc <__ulp+0x14>
 8009114:	7ff00000 	.word	0x7ff00000

08009118 <__b2d>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	6905      	ldr	r5, [r0, #16]
 800911c:	f100 0714 	add.w	r7, r0, #20
 8009120:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009124:	1f2e      	subs	r6, r5, #4
 8009126:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800912a:	4620      	mov	r0, r4
 800912c:	f7ff fdc5 	bl	8008cba <__hi0bits>
 8009130:	f1c0 0320 	rsb	r3, r0, #32
 8009134:	280a      	cmp	r0, #10
 8009136:	600b      	str	r3, [r1, #0]
 8009138:	f8df c074 	ldr.w	ip, [pc, #116]	; 80091b0 <__b2d+0x98>
 800913c:	dc14      	bgt.n	8009168 <__b2d+0x50>
 800913e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009142:	fa24 f10e 	lsr.w	r1, r4, lr
 8009146:	42b7      	cmp	r7, r6
 8009148:	ea41 030c 	orr.w	r3, r1, ip
 800914c:	bf34      	ite	cc
 800914e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009152:	2100      	movcs	r1, #0
 8009154:	3015      	adds	r0, #21
 8009156:	fa04 f000 	lsl.w	r0, r4, r0
 800915a:	fa21 f10e 	lsr.w	r1, r1, lr
 800915e:	ea40 0201 	orr.w	r2, r0, r1
 8009162:	ec43 2b10 	vmov	d0, r2, r3
 8009166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009168:	42b7      	cmp	r7, r6
 800916a:	bf3a      	itte	cc
 800916c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009170:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009174:	2100      	movcs	r1, #0
 8009176:	380b      	subs	r0, #11
 8009178:	d015      	beq.n	80091a6 <__b2d+0x8e>
 800917a:	4084      	lsls	r4, r0
 800917c:	f1c0 0520 	rsb	r5, r0, #32
 8009180:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009184:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009188:	42be      	cmp	r6, r7
 800918a:	fa21 fc05 	lsr.w	ip, r1, r5
 800918e:	ea44 030c 	orr.w	r3, r4, ip
 8009192:	bf8c      	ite	hi
 8009194:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009198:	2400      	movls	r4, #0
 800919a:	fa01 f000 	lsl.w	r0, r1, r0
 800919e:	40ec      	lsrs	r4, r5
 80091a0:	ea40 0204 	orr.w	r2, r0, r4
 80091a4:	e7dd      	b.n	8009162 <__b2d+0x4a>
 80091a6:	ea44 030c 	orr.w	r3, r4, ip
 80091aa:	460a      	mov	r2, r1
 80091ac:	e7d9      	b.n	8009162 <__b2d+0x4a>
 80091ae:	bf00      	nop
 80091b0:	3ff00000 	.word	0x3ff00000

080091b4 <__d2b>:
 80091b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091b8:	460e      	mov	r6, r1
 80091ba:	2101      	movs	r1, #1
 80091bc:	ec59 8b10 	vmov	r8, r9, d0
 80091c0:	4615      	mov	r5, r2
 80091c2:	f7ff fcb6 	bl	8008b32 <_Balloc>
 80091c6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80091ca:	4607      	mov	r7, r0
 80091cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091d0:	bb34      	cbnz	r4, 8009220 <__d2b+0x6c>
 80091d2:	9301      	str	r3, [sp, #4]
 80091d4:	f1b8 0300 	subs.w	r3, r8, #0
 80091d8:	d027      	beq.n	800922a <__d2b+0x76>
 80091da:	a802      	add	r0, sp, #8
 80091dc:	f840 3d08 	str.w	r3, [r0, #-8]!
 80091e0:	f7ff fd8a 	bl	8008cf8 <__lo0bits>
 80091e4:	9900      	ldr	r1, [sp, #0]
 80091e6:	b1f0      	cbz	r0, 8009226 <__d2b+0x72>
 80091e8:	9a01      	ldr	r2, [sp, #4]
 80091ea:	f1c0 0320 	rsb	r3, r0, #32
 80091ee:	fa02 f303 	lsl.w	r3, r2, r3
 80091f2:	430b      	orrs	r3, r1
 80091f4:	40c2      	lsrs	r2, r0
 80091f6:	617b      	str	r3, [r7, #20]
 80091f8:	9201      	str	r2, [sp, #4]
 80091fa:	9b01      	ldr	r3, [sp, #4]
 80091fc:	61bb      	str	r3, [r7, #24]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	bf14      	ite	ne
 8009202:	2102      	movne	r1, #2
 8009204:	2101      	moveq	r1, #1
 8009206:	6139      	str	r1, [r7, #16]
 8009208:	b1c4      	cbz	r4, 800923c <__d2b+0x88>
 800920a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800920e:	4404      	add	r4, r0
 8009210:	6034      	str	r4, [r6, #0]
 8009212:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009216:	6028      	str	r0, [r5, #0]
 8009218:	4638      	mov	r0, r7
 800921a:	b003      	add	sp, #12
 800921c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009224:	e7d5      	b.n	80091d2 <__d2b+0x1e>
 8009226:	6179      	str	r1, [r7, #20]
 8009228:	e7e7      	b.n	80091fa <__d2b+0x46>
 800922a:	a801      	add	r0, sp, #4
 800922c:	f7ff fd64 	bl	8008cf8 <__lo0bits>
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	617b      	str	r3, [r7, #20]
 8009234:	2101      	movs	r1, #1
 8009236:	6139      	str	r1, [r7, #16]
 8009238:	3020      	adds	r0, #32
 800923a:	e7e5      	b.n	8009208 <__d2b+0x54>
 800923c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009240:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009244:	6030      	str	r0, [r6, #0]
 8009246:	6918      	ldr	r0, [r3, #16]
 8009248:	f7ff fd37 	bl	8008cba <__hi0bits>
 800924c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009250:	e7e1      	b.n	8009216 <__d2b+0x62>

08009252 <__ratio>:
 8009252:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009256:	4688      	mov	r8, r1
 8009258:	4669      	mov	r1, sp
 800925a:	4681      	mov	r9, r0
 800925c:	f7ff ff5c 	bl	8009118 <__b2d>
 8009260:	a901      	add	r1, sp, #4
 8009262:	4640      	mov	r0, r8
 8009264:	ec57 6b10 	vmov	r6, r7, d0
 8009268:	f7ff ff56 	bl	8009118 <__b2d>
 800926c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009270:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009274:	eba3 0c02 	sub.w	ip, r3, r2
 8009278:	e9dd 3200 	ldrd	r3, r2, [sp]
 800927c:	1a9b      	subs	r3, r3, r2
 800927e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009282:	ec5b ab10 	vmov	sl, fp, d0
 8009286:	2b00      	cmp	r3, #0
 8009288:	bfce      	itee	gt
 800928a:	463a      	movgt	r2, r7
 800928c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009290:	465a      	movle	r2, fp
 8009292:	4659      	mov	r1, fp
 8009294:	463d      	mov	r5, r7
 8009296:	bfd4      	ite	le
 8009298:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800929c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80092a0:	4630      	mov	r0, r6
 80092a2:	ee10 2a10 	vmov	r2, s0
 80092a6:	460b      	mov	r3, r1
 80092a8:	4629      	mov	r1, r5
 80092aa:	f7f7 fad7 	bl	800085c <__aeabi_ddiv>
 80092ae:	ec41 0b10 	vmov	d0, r0, r1
 80092b2:	b003      	add	sp, #12
 80092b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092b8 <__copybits>:
 80092b8:	3901      	subs	r1, #1
 80092ba:	b510      	push	{r4, lr}
 80092bc:	1149      	asrs	r1, r1, #5
 80092be:	6914      	ldr	r4, [r2, #16]
 80092c0:	3101      	adds	r1, #1
 80092c2:	f102 0314 	add.w	r3, r2, #20
 80092c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092ce:	42a3      	cmp	r3, r4
 80092d0:	4602      	mov	r2, r0
 80092d2:	d303      	bcc.n	80092dc <__copybits+0x24>
 80092d4:	2300      	movs	r3, #0
 80092d6:	428a      	cmp	r2, r1
 80092d8:	d305      	bcc.n	80092e6 <__copybits+0x2e>
 80092da:	bd10      	pop	{r4, pc}
 80092dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e0:	f840 2b04 	str.w	r2, [r0], #4
 80092e4:	e7f3      	b.n	80092ce <__copybits+0x16>
 80092e6:	f842 3b04 	str.w	r3, [r2], #4
 80092ea:	e7f4      	b.n	80092d6 <__copybits+0x1e>

080092ec <__any_on>:
 80092ec:	f100 0214 	add.w	r2, r0, #20
 80092f0:	6900      	ldr	r0, [r0, #16]
 80092f2:	114b      	asrs	r3, r1, #5
 80092f4:	4298      	cmp	r0, r3
 80092f6:	b510      	push	{r4, lr}
 80092f8:	db11      	blt.n	800931e <__any_on+0x32>
 80092fa:	dd0a      	ble.n	8009312 <__any_on+0x26>
 80092fc:	f011 011f 	ands.w	r1, r1, #31
 8009300:	d007      	beq.n	8009312 <__any_on+0x26>
 8009302:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009306:	fa24 f001 	lsr.w	r0, r4, r1
 800930a:	fa00 f101 	lsl.w	r1, r0, r1
 800930e:	428c      	cmp	r4, r1
 8009310:	d10b      	bne.n	800932a <__any_on+0x3e>
 8009312:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009316:	4293      	cmp	r3, r2
 8009318:	d803      	bhi.n	8009322 <__any_on+0x36>
 800931a:	2000      	movs	r0, #0
 800931c:	bd10      	pop	{r4, pc}
 800931e:	4603      	mov	r3, r0
 8009320:	e7f7      	b.n	8009312 <__any_on+0x26>
 8009322:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009326:	2900      	cmp	r1, #0
 8009328:	d0f5      	beq.n	8009316 <__any_on+0x2a>
 800932a:	2001      	movs	r0, #1
 800932c:	e7f6      	b.n	800931c <__any_on+0x30>

0800932e <_calloc_r>:
 800932e:	b538      	push	{r3, r4, r5, lr}
 8009330:	fb02 f401 	mul.w	r4, r2, r1
 8009334:	4621      	mov	r1, r4
 8009336:	f000 f857 	bl	80093e8 <_malloc_r>
 800933a:	4605      	mov	r5, r0
 800933c:	b118      	cbz	r0, 8009346 <_calloc_r+0x18>
 800933e:	4622      	mov	r2, r4
 8009340:	2100      	movs	r1, #0
 8009342:	f7fc fcfb 	bl	8005d3c <memset>
 8009346:	4628      	mov	r0, r5
 8009348:	bd38      	pop	{r3, r4, r5, pc}
	...

0800934c <_free_r>:
 800934c:	b538      	push	{r3, r4, r5, lr}
 800934e:	4605      	mov	r5, r0
 8009350:	2900      	cmp	r1, #0
 8009352:	d045      	beq.n	80093e0 <_free_r+0x94>
 8009354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009358:	1f0c      	subs	r4, r1, #4
 800935a:	2b00      	cmp	r3, #0
 800935c:	bfb8      	it	lt
 800935e:	18e4      	addlt	r4, r4, r3
 8009360:	f000 fe30 	bl	8009fc4 <__malloc_lock>
 8009364:	4a1f      	ldr	r2, [pc, #124]	; (80093e4 <_free_r+0x98>)
 8009366:	6813      	ldr	r3, [r2, #0]
 8009368:	4610      	mov	r0, r2
 800936a:	b933      	cbnz	r3, 800937a <_free_r+0x2e>
 800936c:	6063      	str	r3, [r4, #4]
 800936e:	6014      	str	r4, [r2, #0]
 8009370:	4628      	mov	r0, r5
 8009372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009376:	f000 be26 	b.w	8009fc6 <__malloc_unlock>
 800937a:	42a3      	cmp	r3, r4
 800937c:	d90c      	bls.n	8009398 <_free_r+0x4c>
 800937e:	6821      	ldr	r1, [r4, #0]
 8009380:	1862      	adds	r2, r4, r1
 8009382:	4293      	cmp	r3, r2
 8009384:	bf04      	itt	eq
 8009386:	681a      	ldreq	r2, [r3, #0]
 8009388:	685b      	ldreq	r3, [r3, #4]
 800938a:	6063      	str	r3, [r4, #4]
 800938c:	bf04      	itt	eq
 800938e:	1852      	addeq	r2, r2, r1
 8009390:	6022      	streq	r2, [r4, #0]
 8009392:	6004      	str	r4, [r0, #0]
 8009394:	e7ec      	b.n	8009370 <_free_r+0x24>
 8009396:	4613      	mov	r3, r2
 8009398:	685a      	ldr	r2, [r3, #4]
 800939a:	b10a      	cbz	r2, 80093a0 <_free_r+0x54>
 800939c:	42a2      	cmp	r2, r4
 800939e:	d9fa      	bls.n	8009396 <_free_r+0x4a>
 80093a0:	6819      	ldr	r1, [r3, #0]
 80093a2:	1858      	adds	r0, r3, r1
 80093a4:	42a0      	cmp	r0, r4
 80093a6:	d10b      	bne.n	80093c0 <_free_r+0x74>
 80093a8:	6820      	ldr	r0, [r4, #0]
 80093aa:	4401      	add	r1, r0
 80093ac:	1858      	adds	r0, r3, r1
 80093ae:	4282      	cmp	r2, r0
 80093b0:	6019      	str	r1, [r3, #0]
 80093b2:	d1dd      	bne.n	8009370 <_free_r+0x24>
 80093b4:	6810      	ldr	r0, [r2, #0]
 80093b6:	6852      	ldr	r2, [r2, #4]
 80093b8:	605a      	str	r2, [r3, #4]
 80093ba:	4401      	add	r1, r0
 80093bc:	6019      	str	r1, [r3, #0]
 80093be:	e7d7      	b.n	8009370 <_free_r+0x24>
 80093c0:	d902      	bls.n	80093c8 <_free_r+0x7c>
 80093c2:	230c      	movs	r3, #12
 80093c4:	602b      	str	r3, [r5, #0]
 80093c6:	e7d3      	b.n	8009370 <_free_r+0x24>
 80093c8:	6820      	ldr	r0, [r4, #0]
 80093ca:	1821      	adds	r1, r4, r0
 80093cc:	428a      	cmp	r2, r1
 80093ce:	bf04      	itt	eq
 80093d0:	6811      	ldreq	r1, [r2, #0]
 80093d2:	6852      	ldreq	r2, [r2, #4]
 80093d4:	6062      	str	r2, [r4, #4]
 80093d6:	bf04      	itt	eq
 80093d8:	1809      	addeq	r1, r1, r0
 80093da:	6021      	streq	r1, [r4, #0]
 80093dc:	605c      	str	r4, [r3, #4]
 80093de:	e7c7      	b.n	8009370 <_free_r+0x24>
 80093e0:	bd38      	pop	{r3, r4, r5, pc}
 80093e2:	bf00      	nop
 80093e4:	20000434 	.word	0x20000434

080093e8 <_malloc_r>:
 80093e8:	b570      	push	{r4, r5, r6, lr}
 80093ea:	1ccd      	adds	r5, r1, #3
 80093ec:	f025 0503 	bic.w	r5, r5, #3
 80093f0:	3508      	adds	r5, #8
 80093f2:	2d0c      	cmp	r5, #12
 80093f4:	bf38      	it	cc
 80093f6:	250c      	movcc	r5, #12
 80093f8:	2d00      	cmp	r5, #0
 80093fa:	4606      	mov	r6, r0
 80093fc:	db01      	blt.n	8009402 <_malloc_r+0x1a>
 80093fe:	42a9      	cmp	r1, r5
 8009400:	d903      	bls.n	800940a <_malloc_r+0x22>
 8009402:	230c      	movs	r3, #12
 8009404:	6033      	str	r3, [r6, #0]
 8009406:	2000      	movs	r0, #0
 8009408:	bd70      	pop	{r4, r5, r6, pc}
 800940a:	f000 fddb 	bl	8009fc4 <__malloc_lock>
 800940e:	4a21      	ldr	r2, [pc, #132]	; (8009494 <_malloc_r+0xac>)
 8009410:	6814      	ldr	r4, [r2, #0]
 8009412:	4621      	mov	r1, r4
 8009414:	b991      	cbnz	r1, 800943c <_malloc_r+0x54>
 8009416:	4c20      	ldr	r4, [pc, #128]	; (8009498 <_malloc_r+0xb0>)
 8009418:	6823      	ldr	r3, [r4, #0]
 800941a:	b91b      	cbnz	r3, 8009424 <_malloc_r+0x3c>
 800941c:	4630      	mov	r0, r6
 800941e:	f000 fc91 	bl	8009d44 <_sbrk_r>
 8009422:	6020      	str	r0, [r4, #0]
 8009424:	4629      	mov	r1, r5
 8009426:	4630      	mov	r0, r6
 8009428:	f000 fc8c 	bl	8009d44 <_sbrk_r>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d124      	bne.n	800947a <_malloc_r+0x92>
 8009430:	230c      	movs	r3, #12
 8009432:	6033      	str	r3, [r6, #0]
 8009434:	4630      	mov	r0, r6
 8009436:	f000 fdc6 	bl	8009fc6 <__malloc_unlock>
 800943a:	e7e4      	b.n	8009406 <_malloc_r+0x1e>
 800943c:	680b      	ldr	r3, [r1, #0]
 800943e:	1b5b      	subs	r3, r3, r5
 8009440:	d418      	bmi.n	8009474 <_malloc_r+0x8c>
 8009442:	2b0b      	cmp	r3, #11
 8009444:	d90f      	bls.n	8009466 <_malloc_r+0x7e>
 8009446:	600b      	str	r3, [r1, #0]
 8009448:	50cd      	str	r5, [r1, r3]
 800944a:	18cc      	adds	r4, r1, r3
 800944c:	4630      	mov	r0, r6
 800944e:	f000 fdba 	bl	8009fc6 <__malloc_unlock>
 8009452:	f104 000b 	add.w	r0, r4, #11
 8009456:	1d23      	adds	r3, r4, #4
 8009458:	f020 0007 	bic.w	r0, r0, #7
 800945c:	1ac3      	subs	r3, r0, r3
 800945e:	d0d3      	beq.n	8009408 <_malloc_r+0x20>
 8009460:	425a      	negs	r2, r3
 8009462:	50e2      	str	r2, [r4, r3]
 8009464:	e7d0      	b.n	8009408 <_malloc_r+0x20>
 8009466:	428c      	cmp	r4, r1
 8009468:	684b      	ldr	r3, [r1, #4]
 800946a:	bf16      	itet	ne
 800946c:	6063      	strne	r3, [r4, #4]
 800946e:	6013      	streq	r3, [r2, #0]
 8009470:	460c      	movne	r4, r1
 8009472:	e7eb      	b.n	800944c <_malloc_r+0x64>
 8009474:	460c      	mov	r4, r1
 8009476:	6849      	ldr	r1, [r1, #4]
 8009478:	e7cc      	b.n	8009414 <_malloc_r+0x2c>
 800947a:	1cc4      	adds	r4, r0, #3
 800947c:	f024 0403 	bic.w	r4, r4, #3
 8009480:	42a0      	cmp	r0, r4
 8009482:	d005      	beq.n	8009490 <_malloc_r+0xa8>
 8009484:	1a21      	subs	r1, r4, r0
 8009486:	4630      	mov	r0, r6
 8009488:	f000 fc5c 	bl	8009d44 <_sbrk_r>
 800948c:	3001      	adds	r0, #1
 800948e:	d0cf      	beq.n	8009430 <_malloc_r+0x48>
 8009490:	6025      	str	r5, [r4, #0]
 8009492:	e7db      	b.n	800944c <_malloc_r+0x64>
 8009494:	20000434 	.word	0x20000434
 8009498:	20000438 	.word	0x20000438

0800949c <__ssputs_r>:
 800949c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094a0:	688e      	ldr	r6, [r1, #8]
 80094a2:	429e      	cmp	r6, r3
 80094a4:	4682      	mov	sl, r0
 80094a6:	460c      	mov	r4, r1
 80094a8:	4690      	mov	r8, r2
 80094aa:	4699      	mov	r9, r3
 80094ac:	d837      	bhi.n	800951e <__ssputs_r+0x82>
 80094ae:	898a      	ldrh	r2, [r1, #12]
 80094b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80094b4:	d031      	beq.n	800951a <__ssputs_r+0x7e>
 80094b6:	6825      	ldr	r5, [r4, #0]
 80094b8:	6909      	ldr	r1, [r1, #16]
 80094ba:	1a6f      	subs	r7, r5, r1
 80094bc:	6965      	ldr	r5, [r4, #20]
 80094be:	2302      	movs	r3, #2
 80094c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094c4:	fb95 f5f3 	sdiv	r5, r5, r3
 80094c8:	f109 0301 	add.w	r3, r9, #1
 80094cc:	443b      	add	r3, r7
 80094ce:	429d      	cmp	r5, r3
 80094d0:	bf38      	it	cc
 80094d2:	461d      	movcc	r5, r3
 80094d4:	0553      	lsls	r3, r2, #21
 80094d6:	d530      	bpl.n	800953a <__ssputs_r+0x9e>
 80094d8:	4629      	mov	r1, r5
 80094da:	f7ff ff85 	bl	80093e8 <_malloc_r>
 80094de:	4606      	mov	r6, r0
 80094e0:	b950      	cbnz	r0, 80094f8 <__ssputs_r+0x5c>
 80094e2:	230c      	movs	r3, #12
 80094e4:	f8ca 3000 	str.w	r3, [sl]
 80094e8:	89a3      	ldrh	r3, [r4, #12]
 80094ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094ee:	81a3      	strh	r3, [r4, #12]
 80094f0:	f04f 30ff 	mov.w	r0, #4294967295
 80094f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f8:	463a      	mov	r2, r7
 80094fa:	6921      	ldr	r1, [r4, #16]
 80094fc:	f7ff fb0e 	bl	8008b1c <memcpy>
 8009500:	89a3      	ldrh	r3, [r4, #12]
 8009502:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800950a:	81a3      	strh	r3, [r4, #12]
 800950c:	6126      	str	r6, [r4, #16]
 800950e:	6165      	str	r5, [r4, #20]
 8009510:	443e      	add	r6, r7
 8009512:	1bed      	subs	r5, r5, r7
 8009514:	6026      	str	r6, [r4, #0]
 8009516:	60a5      	str	r5, [r4, #8]
 8009518:	464e      	mov	r6, r9
 800951a:	454e      	cmp	r6, r9
 800951c:	d900      	bls.n	8009520 <__ssputs_r+0x84>
 800951e:	464e      	mov	r6, r9
 8009520:	4632      	mov	r2, r6
 8009522:	4641      	mov	r1, r8
 8009524:	6820      	ldr	r0, [r4, #0]
 8009526:	f000 fd34 	bl	8009f92 <memmove>
 800952a:	68a3      	ldr	r3, [r4, #8]
 800952c:	1b9b      	subs	r3, r3, r6
 800952e:	60a3      	str	r3, [r4, #8]
 8009530:	6823      	ldr	r3, [r4, #0]
 8009532:	441e      	add	r6, r3
 8009534:	6026      	str	r6, [r4, #0]
 8009536:	2000      	movs	r0, #0
 8009538:	e7dc      	b.n	80094f4 <__ssputs_r+0x58>
 800953a:	462a      	mov	r2, r5
 800953c:	f000 fd44 	bl	8009fc8 <_realloc_r>
 8009540:	4606      	mov	r6, r0
 8009542:	2800      	cmp	r0, #0
 8009544:	d1e2      	bne.n	800950c <__ssputs_r+0x70>
 8009546:	6921      	ldr	r1, [r4, #16]
 8009548:	4650      	mov	r0, sl
 800954a:	f7ff feff 	bl	800934c <_free_r>
 800954e:	e7c8      	b.n	80094e2 <__ssputs_r+0x46>

08009550 <_svfiprintf_r>:
 8009550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009554:	461d      	mov	r5, r3
 8009556:	898b      	ldrh	r3, [r1, #12]
 8009558:	061f      	lsls	r7, r3, #24
 800955a:	b09d      	sub	sp, #116	; 0x74
 800955c:	4680      	mov	r8, r0
 800955e:	460c      	mov	r4, r1
 8009560:	4616      	mov	r6, r2
 8009562:	d50f      	bpl.n	8009584 <_svfiprintf_r+0x34>
 8009564:	690b      	ldr	r3, [r1, #16]
 8009566:	b96b      	cbnz	r3, 8009584 <_svfiprintf_r+0x34>
 8009568:	2140      	movs	r1, #64	; 0x40
 800956a:	f7ff ff3d 	bl	80093e8 <_malloc_r>
 800956e:	6020      	str	r0, [r4, #0]
 8009570:	6120      	str	r0, [r4, #16]
 8009572:	b928      	cbnz	r0, 8009580 <_svfiprintf_r+0x30>
 8009574:	230c      	movs	r3, #12
 8009576:	f8c8 3000 	str.w	r3, [r8]
 800957a:	f04f 30ff 	mov.w	r0, #4294967295
 800957e:	e0c8      	b.n	8009712 <_svfiprintf_r+0x1c2>
 8009580:	2340      	movs	r3, #64	; 0x40
 8009582:	6163      	str	r3, [r4, #20]
 8009584:	2300      	movs	r3, #0
 8009586:	9309      	str	r3, [sp, #36]	; 0x24
 8009588:	2320      	movs	r3, #32
 800958a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800958e:	2330      	movs	r3, #48	; 0x30
 8009590:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009594:	9503      	str	r5, [sp, #12]
 8009596:	f04f 0b01 	mov.w	fp, #1
 800959a:	4637      	mov	r7, r6
 800959c:	463d      	mov	r5, r7
 800959e:	f815 3b01 	ldrb.w	r3, [r5], #1
 80095a2:	b10b      	cbz	r3, 80095a8 <_svfiprintf_r+0x58>
 80095a4:	2b25      	cmp	r3, #37	; 0x25
 80095a6:	d13e      	bne.n	8009626 <_svfiprintf_r+0xd6>
 80095a8:	ebb7 0a06 	subs.w	sl, r7, r6
 80095ac:	d00b      	beq.n	80095c6 <_svfiprintf_r+0x76>
 80095ae:	4653      	mov	r3, sl
 80095b0:	4632      	mov	r2, r6
 80095b2:	4621      	mov	r1, r4
 80095b4:	4640      	mov	r0, r8
 80095b6:	f7ff ff71 	bl	800949c <__ssputs_r>
 80095ba:	3001      	adds	r0, #1
 80095bc:	f000 80a4 	beq.w	8009708 <_svfiprintf_r+0x1b8>
 80095c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c2:	4453      	add	r3, sl
 80095c4:	9309      	str	r3, [sp, #36]	; 0x24
 80095c6:	783b      	ldrb	r3, [r7, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f000 809d 	beq.w	8009708 <_svfiprintf_r+0x1b8>
 80095ce:	2300      	movs	r3, #0
 80095d0:	f04f 32ff 	mov.w	r2, #4294967295
 80095d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095d8:	9304      	str	r3, [sp, #16]
 80095da:	9307      	str	r3, [sp, #28]
 80095dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095e0:	931a      	str	r3, [sp, #104]	; 0x68
 80095e2:	462f      	mov	r7, r5
 80095e4:	2205      	movs	r2, #5
 80095e6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80095ea:	4850      	ldr	r0, [pc, #320]	; (800972c <_svfiprintf_r+0x1dc>)
 80095ec:	f7f6 fe00 	bl	80001f0 <memchr>
 80095f0:	9b04      	ldr	r3, [sp, #16]
 80095f2:	b9d0      	cbnz	r0, 800962a <_svfiprintf_r+0xda>
 80095f4:	06d9      	lsls	r1, r3, #27
 80095f6:	bf44      	itt	mi
 80095f8:	2220      	movmi	r2, #32
 80095fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095fe:	071a      	lsls	r2, r3, #28
 8009600:	bf44      	itt	mi
 8009602:	222b      	movmi	r2, #43	; 0x2b
 8009604:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009608:	782a      	ldrb	r2, [r5, #0]
 800960a:	2a2a      	cmp	r2, #42	; 0x2a
 800960c:	d015      	beq.n	800963a <_svfiprintf_r+0xea>
 800960e:	9a07      	ldr	r2, [sp, #28]
 8009610:	462f      	mov	r7, r5
 8009612:	2000      	movs	r0, #0
 8009614:	250a      	movs	r5, #10
 8009616:	4639      	mov	r1, r7
 8009618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800961c:	3b30      	subs	r3, #48	; 0x30
 800961e:	2b09      	cmp	r3, #9
 8009620:	d94d      	bls.n	80096be <_svfiprintf_r+0x16e>
 8009622:	b1b8      	cbz	r0, 8009654 <_svfiprintf_r+0x104>
 8009624:	e00f      	b.n	8009646 <_svfiprintf_r+0xf6>
 8009626:	462f      	mov	r7, r5
 8009628:	e7b8      	b.n	800959c <_svfiprintf_r+0x4c>
 800962a:	4a40      	ldr	r2, [pc, #256]	; (800972c <_svfiprintf_r+0x1dc>)
 800962c:	1a80      	subs	r0, r0, r2
 800962e:	fa0b f000 	lsl.w	r0, fp, r0
 8009632:	4318      	orrs	r0, r3
 8009634:	9004      	str	r0, [sp, #16]
 8009636:	463d      	mov	r5, r7
 8009638:	e7d3      	b.n	80095e2 <_svfiprintf_r+0x92>
 800963a:	9a03      	ldr	r2, [sp, #12]
 800963c:	1d11      	adds	r1, r2, #4
 800963e:	6812      	ldr	r2, [r2, #0]
 8009640:	9103      	str	r1, [sp, #12]
 8009642:	2a00      	cmp	r2, #0
 8009644:	db01      	blt.n	800964a <_svfiprintf_r+0xfa>
 8009646:	9207      	str	r2, [sp, #28]
 8009648:	e004      	b.n	8009654 <_svfiprintf_r+0x104>
 800964a:	4252      	negs	r2, r2
 800964c:	f043 0302 	orr.w	r3, r3, #2
 8009650:	9207      	str	r2, [sp, #28]
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	783b      	ldrb	r3, [r7, #0]
 8009656:	2b2e      	cmp	r3, #46	; 0x2e
 8009658:	d10c      	bne.n	8009674 <_svfiprintf_r+0x124>
 800965a:	787b      	ldrb	r3, [r7, #1]
 800965c:	2b2a      	cmp	r3, #42	; 0x2a
 800965e:	d133      	bne.n	80096c8 <_svfiprintf_r+0x178>
 8009660:	9b03      	ldr	r3, [sp, #12]
 8009662:	1d1a      	adds	r2, r3, #4
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	9203      	str	r2, [sp, #12]
 8009668:	2b00      	cmp	r3, #0
 800966a:	bfb8      	it	lt
 800966c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009670:	3702      	adds	r7, #2
 8009672:	9305      	str	r3, [sp, #20]
 8009674:	4d2e      	ldr	r5, [pc, #184]	; (8009730 <_svfiprintf_r+0x1e0>)
 8009676:	7839      	ldrb	r1, [r7, #0]
 8009678:	2203      	movs	r2, #3
 800967a:	4628      	mov	r0, r5
 800967c:	f7f6 fdb8 	bl	80001f0 <memchr>
 8009680:	b138      	cbz	r0, 8009692 <_svfiprintf_r+0x142>
 8009682:	2340      	movs	r3, #64	; 0x40
 8009684:	1b40      	subs	r0, r0, r5
 8009686:	fa03 f000 	lsl.w	r0, r3, r0
 800968a:	9b04      	ldr	r3, [sp, #16]
 800968c:	4303      	orrs	r3, r0
 800968e:	3701      	adds	r7, #1
 8009690:	9304      	str	r3, [sp, #16]
 8009692:	7839      	ldrb	r1, [r7, #0]
 8009694:	4827      	ldr	r0, [pc, #156]	; (8009734 <_svfiprintf_r+0x1e4>)
 8009696:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800969a:	2206      	movs	r2, #6
 800969c:	1c7e      	adds	r6, r7, #1
 800969e:	f7f6 fda7 	bl	80001f0 <memchr>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	d038      	beq.n	8009718 <_svfiprintf_r+0x1c8>
 80096a6:	4b24      	ldr	r3, [pc, #144]	; (8009738 <_svfiprintf_r+0x1e8>)
 80096a8:	bb13      	cbnz	r3, 80096f0 <_svfiprintf_r+0x1a0>
 80096aa:	9b03      	ldr	r3, [sp, #12]
 80096ac:	3307      	adds	r3, #7
 80096ae:	f023 0307 	bic.w	r3, r3, #7
 80096b2:	3308      	adds	r3, #8
 80096b4:	9303      	str	r3, [sp, #12]
 80096b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096b8:	444b      	add	r3, r9
 80096ba:	9309      	str	r3, [sp, #36]	; 0x24
 80096bc:	e76d      	b.n	800959a <_svfiprintf_r+0x4a>
 80096be:	fb05 3202 	mla	r2, r5, r2, r3
 80096c2:	2001      	movs	r0, #1
 80096c4:	460f      	mov	r7, r1
 80096c6:	e7a6      	b.n	8009616 <_svfiprintf_r+0xc6>
 80096c8:	2300      	movs	r3, #0
 80096ca:	3701      	adds	r7, #1
 80096cc:	9305      	str	r3, [sp, #20]
 80096ce:	4619      	mov	r1, r3
 80096d0:	250a      	movs	r5, #10
 80096d2:	4638      	mov	r0, r7
 80096d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096d8:	3a30      	subs	r2, #48	; 0x30
 80096da:	2a09      	cmp	r2, #9
 80096dc:	d903      	bls.n	80096e6 <_svfiprintf_r+0x196>
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d0c8      	beq.n	8009674 <_svfiprintf_r+0x124>
 80096e2:	9105      	str	r1, [sp, #20]
 80096e4:	e7c6      	b.n	8009674 <_svfiprintf_r+0x124>
 80096e6:	fb05 2101 	mla	r1, r5, r1, r2
 80096ea:	2301      	movs	r3, #1
 80096ec:	4607      	mov	r7, r0
 80096ee:	e7f0      	b.n	80096d2 <_svfiprintf_r+0x182>
 80096f0:	ab03      	add	r3, sp, #12
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	4622      	mov	r2, r4
 80096f6:	4b11      	ldr	r3, [pc, #68]	; (800973c <_svfiprintf_r+0x1ec>)
 80096f8:	a904      	add	r1, sp, #16
 80096fa:	4640      	mov	r0, r8
 80096fc:	f7fc fbba 	bl	8005e74 <_printf_float>
 8009700:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009704:	4681      	mov	r9, r0
 8009706:	d1d6      	bne.n	80096b6 <_svfiprintf_r+0x166>
 8009708:	89a3      	ldrh	r3, [r4, #12]
 800970a:	065b      	lsls	r3, r3, #25
 800970c:	f53f af35 	bmi.w	800957a <_svfiprintf_r+0x2a>
 8009710:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009712:	b01d      	add	sp, #116	; 0x74
 8009714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009718:	ab03      	add	r3, sp, #12
 800971a:	9300      	str	r3, [sp, #0]
 800971c:	4622      	mov	r2, r4
 800971e:	4b07      	ldr	r3, [pc, #28]	; (800973c <_svfiprintf_r+0x1ec>)
 8009720:	a904      	add	r1, sp, #16
 8009722:	4640      	mov	r0, r8
 8009724:	f7fc fe5c 	bl	80063e0 <_printf_i>
 8009728:	e7ea      	b.n	8009700 <_svfiprintf_r+0x1b0>
 800972a:	bf00      	nop
 800972c:	0800a2dc 	.word	0x0800a2dc
 8009730:	0800a2e2 	.word	0x0800a2e2
 8009734:	0800a2e6 	.word	0x0800a2e6
 8009738:	08005e75 	.word	0x08005e75
 800973c:	0800949d 	.word	0x0800949d

08009740 <_sungetc_r>:
 8009740:	b538      	push	{r3, r4, r5, lr}
 8009742:	1c4b      	adds	r3, r1, #1
 8009744:	4614      	mov	r4, r2
 8009746:	d103      	bne.n	8009750 <_sungetc_r+0x10>
 8009748:	f04f 35ff 	mov.w	r5, #4294967295
 800974c:	4628      	mov	r0, r5
 800974e:	bd38      	pop	{r3, r4, r5, pc}
 8009750:	8993      	ldrh	r3, [r2, #12]
 8009752:	f023 0320 	bic.w	r3, r3, #32
 8009756:	8193      	strh	r3, [r2, #12]
 8009758:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800975a:	6852      	ldr	r2, [r2, #4]
 800975c:	b2cd      	uxtb	r5, r1
 800975e:	b18b      	cbz	r3, 8009784 <_sungetc_r+0x44>
 8009760:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009762:	4293      	cmp	r3, r2
 8009764:	dd08      	ble.n	8009778 <_sungetc_r+0x38>
 8009766:	6823      	ldr	r3, [r4, #0]
 8009768:	1e5a      	subs	r2, r3, #1
 800976a:	6022      	str	r2, [r4, #0]
 800976c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009770:	6863      	ldr	r3, [r4, #4]
 8009772:	3301      	adds	r3, #1
 8009774:	6063      	str	r3, [r4, #4]
 8009776:	e7e9      	b.n	800974c <_sungetc_r+0xc>
 8009778:	4621      	mov	r1, r4
 800977a:	f000 fbc3 	bl	8009f04 <__submore>
 800977e:	2800      	cmp	r0, #0
 8009780:	d0f1      	beq.n	8009766 <_sungetc_r+0x26>
 8009782:	e7e1      	b.n	8009748 <_sungetc_r+0x8>
 8009784:	6921      	ldr	r1, [r4, #16]
 8009786:	6823      	ldr	r3, [r4, #0]
 8009788:	b151      	cbz	r1, 80097a0 <_sungetc_r+0x60>
 800978a:	4299      	cmp	r1, r3
 800978c:	d208      	bcs.n	80097a0 <_sungetc_r+0x60>
 800978e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009792:	42a9      	cmp	r1, r5
 8009794:	d104      	bne.n	80097a0 <_sungetc_r+0x60>
 8009796:	3b01      	subs	r3, #1
 8009798:	3201      	adds	r2, #1
 800979a:	6023      	str	r3, [r4, #0]
 800979c:	6062      	str	r2, [r4, #4]
 800979e:	e7d5      	b.n	800974c <_sungetc_r+0xc>
 80097a0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80097a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097a8:	6363      	str	r3, [r4, #52]	; 0x34
 80097aa:	2303      	movs	r3, #3
 80097ac:	63a3      	str	r3, [r4, #56]	; 0x38
 80097ae:	4623      	mov	r3, r4
 80097b0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80097b4:	6023      	str	r3, [r4, #0]
 80097b6:	2301      	movs	r3, #1
 80097b8:	e7dc      	b.n	8009774 <_sungetc_r+0x34>

080097ba <__ssrefill_r>:
 80097ba:	b510      	push	{r4, lr}
 80097bc:	460c      	mov	r4, r1
 80097be:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80097c0:	b169      	cbz	r1, 80097de <__ssrefill_r+0x24>
 80097c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097c6:	4299      	cmp	r1, r3
 80097c8:	d001      	beq.n	80097ce <__ssrefill_r+0x14>
 80097ca:	f7ff fdbf 	bl	800934c <_free_r>
 80097ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097d0:	6063      	str	r3, [r4, #4]
 80097d2:	2000      	movs	r0, #0
 80097d4:	6360      	str	r0, [r4, #52]	; 0x34
 80097d6:	b113      	cbz	r3, 80097de <__ssrefill_r+0x24>
 80097d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80097da:	6023      	str	r3, [r4, #0]
 80097dc:	bd10      	pop	{r4, pc}
 80097de:	6923      	ldr	r3, [r4, #16]
 80097e0:	6023      	str	r3, [r4, #0]
 80097e2:	2300      	movs	r3, #0
 80097e4:	6063      	str	r3, [r4, #4]
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	f043 0320 	orr.w	r3, r3, #32
 80097ec:	81a3      	strh	r3, [r4, #12]
 80097ee:	f04f 30ff 	mov.w	r0, #4294967295
 80097f2:	e7f3      	b.n	80097dc <__ssrefill_r+0x22>

080097f4 <__ssvfiscanf_r>:
 80097f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80097fc:	460c      	mov	r4, r1
 80097fe:	2100      	movs	r1, #0
 8009800:	9144      	str	r1, [sp, #272]	; 0x110
 8009802:	9145      	str	r1, [sp, #276]	; 0x114
 8009804:	499f      	ldr	r1, [pc, #636]	; (8009a84 <__ssvfiscanf_r+0x290>)
 8009806:	91a0      	str	r1, [sp, #640]	; 0x280
 8009808:	f10d 0804 	add.w	r8, sp, #4
 800980c:	499e      	ldr	r1, [pc, #632]	; (8009a88 <__ssvfiscanf_r+0x294>)
 800980e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8009a8c <__ssvfiscanf_r+0x298>
 8009812:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009816:	4606      	mov	r6, r0
 8009818:	4692      	mov	sl, r2
 800981a:	91a1      	str	r1, [sp, #644]	; 0x284
 800981c:	9300      	str	r3, [sp, #0]
 800981e:	270a      	movs	r7, #10
 8009820:	f89a 3000 	ldrb.w	r3, [sl]
 8009824:	2b00      	cmp	r3, #0
 8009826:	f000 812a 	beq.w	8009a7e <__ssvfiscanf_r+0x28a>
 800982a:	4655      	mov	r5, sl
 800982c:	f7ff f93e 	bl	8008aac <__locale_ctype_ptr>
 8009830:	f815 bb01 	ldrb.w	fp, [r5], #1
 8009834:	4458      	add	r0, fp
 8009836:	7843      	ldrb	r3, [r0, #1]
 8009838:	f013 0308 	ands.w	r3, r3, #8
 800983c:	d01c      	beq.n	8009878 <__ssvfiscanf_r+0x84>
 800983e:	6863      	ldr	r3, [r4, #4]
 8009840:	2b00      	cmp	r3, #0
 8009842:	dd12      	ble.n	800986a <__ssvfiscanf_r+0x76>
 8009844:	f7ff f932 	bl	8008aac <__locale_ctype_ptr>
 8009848:	6823      	ldr	r3, [r4, #0]
 800984a:	781a      	ldrb	r2, [r3, #0]
 800984c:	4410      	add	r0, r2
 800984e:	7842      	ldrb	r2, [r0, #1]
 8009850:	0712      	lsls	r2, r2, #28
 8009852:	d401      	bmi.n	8009858 <__ssvfiscanf_r+0x64>
 8009854:	46aa      	mov	sl, r5
 8009856:	e7e3      	b.n	8009820 <__ssvfiscanf_r+0x2c>
 8009858:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800985a:	3201      	adds	r2, #1
 800985c:	9245      	str	r2, [sp, #276]	; 0x114
 800985e:	6862      	ldr	r2, [r4, #4]
 8009860:	3301      	adds	r3, #1
 8009862:	3a01      	subs	r2, #1
 8009864:	6062      	str	r2, [r4, #4]
 8009866:	6023      	str	r3, [r4, #0]
 8009868:	e7e9      	b.n	800983e <__ssvfiscanf_r+0x4a>
 800986a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800986c:	4621      	mov	r1, r4
 800986e:	4630      	mov	r0, r6
 8009870:	4798      	blx	r3
 8009872:	2800      	cmp	r0, #0
 8009874:	d0e6      	beq.n	8009844 <__ssvfiscanf_r+0x50>
 8009876:	e7ed      	b.n	8009854 <__ssvfiscanf_r+0x60>
 8009878:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800987c:	f040 8082 	bne.w	8009984 <__ssvfiscanf_r+0x190>
 8009880:	9343      	str	r3, [sp, #268]	; 0x10c
 8009882:	9341      	str	r3, [sp, #260]	; 0x104
 8009884:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8009888:	2b2a      	cmp	r3, #42	; 0x2a
 800988a:	d103      	bne.n	8009894 <__ssvfiscanf_r+0xa0>
 800988c:	2310      	movs	r3, #16
 800988e:	9341      	str	r3, [sp, #260]	; 0x104
 8009890:	f10a 0502 	add.w	r5, sl, #2
 8009894:	46aa      	mov	sl, r5
 8009896:	f815 1b01 	ldrb.w	r1, [r5], #1
 800989a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800989e:	2a09      	cmp	r2, #9
 80098a0:	d922      	bls.n	80098e8 <__ssvfiscanf_r+0xf4>
 80098a2:	2203      	movs	r2, #3
 80098a4:	4879      	ldr	r0, [pc, #484]	; (8009a8c <__ssvfiscanf_r+0x298>)
 80098a6:	f7f6 fca3 	bl	80001f0 <memchr>
 80098aa:	b138      	cbz	r0, 80098bc <__ssvfiscanf_r+0xc8>
 80098ac:	eba0 0309 	sub.w	r3, r0, r9
 80098b0:	2001      	movs	r0, #1
 80098b2:	4098      	lsls	r0, r3
 80098b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80098b6:	4318      	orrs	r0, r3
 80098b8:	9041      	str	r0, [sp, #260]	; 0x104
 80098ba:	46aa      	mov	sl, r5
 80098bc:	f89a 3000 	ldrb.w	r3, [sl]
 80098c0:	2b67      	cmp	r3, #103	; 0x67
 80098c2:	f10a 0501 	add.w	r5, sl, #1
 80098c6:	d82b      	bhi.n	8009920 <__ssvfiscanf_r+0x12c>
 80098c8:	2b65      	cmp	r3, #101	; 0x65
 80098ca:	f080 809f 	bcs.w	8009a0c <__ssvfiscanf_r+0x218>
 80098ce:	2b47      	cmp	r3, #71	; 0x47
 80098d0:	d810      	bhi.n	80098f4 <__ssvfiscanf_r+0x100>
 80098d2:	2b45      	cmp	r3, #69	; 0x45
 80098d4:	f080 809a 	bcs.w	8009a0c <__ssvfiscanf_r+0x218>
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d06c      	beq.n	80099b6 <__ssvfiscanf_r+0x1c2>
 80098dc:	2b25      	cmp	r3, #37	; 0x25
 80098de:	d051      	beq.n	8009984 <__ssvfiscanf_r+0x190>
 80098e0:	2303      	movs	r3, #3
 80098e2:	9347      	str	r3, [sp, #284]	; 0x11c
 80098e4:	9742      	str	r7, [sp, #264]	; 0x108
 80098e6:	e027      	b.n	8009938 <__ssvfiscanf_r+0x144>
 80098e8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80098ea:	fb07 1303 	mla	r3, r7, r3, r1
 80098ee:	3b30      	subs	r3, #48	; 0x30
 80098f0:	9343      	str	r3, [sp, #268]	; 0x10c
 80098f2:	e7cf      	b.n	8009894 <__ssvfiscanf_r+0xa0>
 80098f4:	2b5b      	cmp	r3, #91	; 0x5b
 80098f6:	d06a      	beq.n	80099ce <__ssvfiscanf_r+0x1da>
 80098f8:	d80c      	bhi.n	8009914 <__ssvfiscanf_r+0x120>
 80098fa:	2b58      	cmp	r3, #88	; 0x58
 80098fc:	d1f0      	bne.n	80098e0 <__ssvfiscanf_r+0xec>
 80098fe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009904:	9241      	str	r2, [sp, #260]	; 0x104
 8009906:	2210      	movs	r2, #16
 8009908:	9242      	str	r2, [sp, #264]	; 0x108
 800990a:	2b6e      	cmp	r3, #110	; 0x6e
 800990c:	bf8c      	ite	hi
 800990e:	2304      	movhi	r3, #4
 8009910:	2303      	movls	r3, #3
 8009912:	e010      	b.n	8009936 <__ssvfiscanf_r+0x142>
 8009914:	2b63      	cmp	r3, #99	; 0x63
 8009916:	d065      	beq.n	80099e4 <__ssvfiscanf_r+0x1f0>
 8009918:	2b64      	cmp	r3, #100	; 0x64
 800991a:	d1e1      	bne.n	80098e0 <__ssvfiscanf_r+0xec>
 800991c:	9742      	str	r7, [sp, #264]	; 0x108
 800991e:	e7f4      	b.n	800990a <__ssvfiscanf_r+0x116>
 8009920:	2b70      	cmp	r3, #112	; 0x70
 8009922:	d04b      	beq.n	80099bc <__ssvfiscanf_r+0x1c8>
 8009924:	d826      	bhi.n	8009974 <__ssvfiscanf_r+0x180>
 8009926:	2b6e      	cmp	r3, #110	; 0x6e
 8009928:	d062      	beq.n	80099f0 <__ssvfiscanf_r+0x1fc>
 800992a:	d84c      	bhi.n	80099c6 <__ssvfiscanf_r+0x1d2>
 800992c:	2b69      	cmp	r3, #105	; 0x69
 800992e:	d1d7      	bne.n	80098e0 <__ssvfiscanf_r+0xec>
 8009930:	2300      	movs	r3, #0
 8009932:	9342      	str	r3, [sp, #264]	; 0x108
 8009934:	2303      	movs	r3, #3
 8009936:	9347      	str	r3, [sp, #284]	; 0x11c
 8009938:	6863      	ldr	r3, [r4, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	dd68      	ble.n	8009a10 <__ssvfiscanf_r+0x21c>
 800993e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009940:	0659      	lsls	r1, r3, #25
 8009942:	d407      	bmi.n	8009954 <__ssvfiscanf_r+0x160>
 8009944:	f7ff f8b2 	bl	8008aac <__locale_ctype_ptr>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	781a      	ldrb	r2, [r3, #0]
 800994c:	4410      	add	r0, r2
 800994e:	7842      	ldrb	r2, [r0, #1]
 8009950:	0712      	lsls	r2, r2, #28
 8009952:	d464      	bmi.n	8009a1e <__ssvfiscanf_r+0x22a>
 8009954:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009956:	2b02      	cmp	r3, #2
 8009958:	dc73      	bgt.n	8009a42 <__ssvfiscanf_r+0x24e>
 800995a:	466b      	mov	r3, sp
 800995c:	4622      	mov	r2, r4
 800995e:	a941      	add	r1, sp, #260	; 0x104
 8009960:	4630      	mov	r0, r6
 8009962:	f000 f897 	bl	8009a94 <_scanf_chars>
 8009966:	2801      	cmp	r0, #1
 8009968:	f000 8089 	beq.w	8009a7e <__ssvfiscanf_r+0x28a>
 800996c:	2802      	cmp	r0, #2
 800996e:	f47f af71 	bne.w	8009854 <__ssvfiscanf_r+0x60>
 8009972:	e01d      	b.n	80099b0 <__ssvfiscanf_r+0x1bc>
 8009974:	2b75      	cmp	r3, #117	; 0x75
 8009976:	d0d1      	beq.n	800991c <__ssvfiscanf_r+0x128>
 8009978:	2b78      	cmp	r3, #120	; 0x78
 800997a:	d0c0      	beq.n	80098fe <__ssvfiscanf_r+0x10a>
 800997c:	2b73      	cmp	r3, #115	; 0x73
 800997e:	d1af      	bne.n	80098e0 <__ssvfiscanf_r+0xec>
 8009980:	2302      	movs	r3, #2
 8009982:	e7d8      	b.n	8009936 <__ssvfiscanf_r+0x142>
 8009984:	6863      	ldr	r3, [r4, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	dd0c      	ble.n	80099a4 <__ssvfiscanf_r+0x1b0>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	781a      	ldrb	r2, [r3, #0]
 800998e:	455a      	cmp	r2, fp
 8009990:	d175      	bne.n	8009a7e <__ssvfiscanf_r+0x28a>
 8009992:	3301      	adds	r3, #1
 8009994:	6862      	ldr	r2, [r4, #4]
 8009996:	6023      	str	r3, [r4, #0]
 8009998:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800999a:	3a01      	subs	r2, #1
 800999c:	3301      	adds	r3, #1
 800999e:	6062      	str	r2, [r4, #4]
 80099a0:	9345      	str	r3, [sp, #276]	; 0x114
 80099a2:	e757      	b.n	8009854 <__ssvfiscanf_r+0x60>
 80099a4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80099a6:	4621      	mov	r1, r4
 80099a8:	4630      	mov	r0, r6
 80099aa:	4798      	blx	r3
 80099ac:	2800      	cmp	r0, #0
 80099ae:	d0ec      	beq.n	800998a <__ssvfiscanf_r+0x196>
 80099b0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d159      	bne.n	8009a6a <__ssvfiscanf_r+0x276>
 80099b6:	f04f 30ff 	mov.w	r0, #4294967295
 80099ba:	e05c      	b.n	8009a76 <__ssvfiscanf_r+0x282>
 80099bc:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80099be:	f042 0220 	orr.w	r2, r2, #32
 80099c2:	9241      	str	r2, [sp, #260]	; 0x104
 80099c4:	e79b      	b.n	80098fe <__ssvfiscanf_r+0x10a>
 80099c6:	2308      	movs	r3, #8
 80099c8:	9342      	str	r3, [sp, #264]	; 0x108
 80099ca:	2304      	movs	r3, #4
 80099cc:	e7b3      	b.n	8009936 <__ssvfiscanf_r+0x142>
 80099ce:	4629      	mov	r1, r5
 80099d0:	4640      	mov	r0, r8
 80099d2:	f000 f9c7 	bl	8009d64 <__sccl>
 80099d6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80099d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099dc:	9341      	str	r3, [sp, #260]	; 0x104
 80099de:	4605      	mov	r5, r0
 80099e0:	2301      	movs	r3, #1
 80099e2:	e7a8      	b.n	8009936 <__ssvfiscanf_r+0x142>
 80099e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80099e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099ea:	9341      	str	r3, [sp, #260]	; 0x104
 80099ec:	2300      	movs	r3, #0
 80099ee:	e7a2      	b.n	8009936 <__ssvfiscanf_r+0x142>
 80099f0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80099f2:	06c3      	lsls	r3, r0, #27
 80099f4:	f53f af2e 	bmi.w	8009854 <__ssvfiscanf_r+0x60>
 80099f8:	9b00      	ldr	r3, [sp, #0]
 80099fa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80099fc:	1d19      	adds	r1, r3, #4
 80099fe:	9100      	str	r1, [sp, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	07c0      	lsls	r0, r0, #31
 8009a04:	bf4c      	ite	mi
 8009a06:	801a      	strhmi	r2, [r3, #0]
 8009a08:	601a      	strpl	r2, [r3, #0]
 8009a0a:	e723      	b.n	8009854 <__ssvfiscanf_r+0x60>
 8009a0c:	2305      	movs	r3, #5
 8009a0e:	e792      	b.n	8009936 <__ssvfiscanf_r+0x142>
 8009a10:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a12:	4621      	mov	r1, r4
 8009a14:	4630      	mov	r0, r6
 8009a16:	4798      	blx	r3
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d090      	beq.n	800993e <__ssvfiscanf_r+0x14a>
 8009a1c:	e7c8      	b.n	80099b0 <__ssvfiscanf_r+0x1bc>
 8009a1e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009a20:	3201      	adds	r2, #1
 8009a22:	9245      	str	r2, [sp, #276]	; 0x114
 8009a24:	6862      	ldr	r2, [r4, #4]
 8009a26:	3a01      	subs	r2, #1
 8009a28:	2a00      	cmp	r2, #0
 8009a2a:	6062      	str	r2, [r4, #4]
 8009a2c:	dd02      	ble.n	8009a34 <__ssvfiscanf_r+0x240>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	e787      	b.n	8009944 <__ssvfiscanf_r+0x150>
 8009a34:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a36:	4621      	mov	r1, r4
 8009a38:	4630      	mov	r0, r6
 8009a3a:	4798      	blx	r3
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	d081      	beq.n	8009944 <__ssvfiscanf_r+0x150>
 8009a40:	e7b6      	b.n	80099b0 <__ssvfiscanf_r+0x1bc>
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	dc06      	bgt.n	8009a54 <__ssvfiscanf_r+0x260>
 8009a46:	466b      	mov	r3, sp
 8009a48:	4622      	mov	r2, r4
 8009a4a:	a941      	add	r1, sp, #260	; 0x104
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f000 f885 	bl	8009b5c <_scanf_i>
 8009a52:	e788      	b.n	8009966 <__ssvfiscanf_r+0x172>
 8009a54:	4b0e      	ldr	r3, [pc, #56]	; (8009a90 <__ssvfiscanf_r+0x29c>)
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	f43f aefc 	beq.w	8009854 <__ssvfiscanf_r+0x60>
 8009a5c:	466b      	mov	r3, sp
 8009a5e:	4622      	mov	r2, r4
 8009a60:	a941      	add	r1, sp, #260	; 0x104
 8009a62:	4630      	mov	r0, r6
 8009a64:	f7fc fdce 	bl	8006604 <_scanf_float>
 8009a68:	e77d      	b.n	8009966 <__ssvfiscanf_r+0x172>
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009a70:	bf18      	it	ne
 8009a72:	f04f 30ff 	movne.w	r0, #4294967295
 8009a76:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8009a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009a80:	e7f9      	b.n	8009a76 <__ssvfiscanf_r+0x282>
 8009a82:	bf00      	nop
 8009a84:	08009741 	.word	0x08009741
 8009a88:	080097bb 	.word	0x080097bb
 8009a8c:	0800a2e2 	.word	0x0800a2e2
 8009a90:	08006605 	.word	0x08006605

08009a94 <_scanf_chars>:
 8009a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a98:	4615      	mov	r5, r2
 8009a9a:	688a      	ldr	r2, [r1, #8]
 8009a9c:	4680      	mov	r8, r0
 8009a9e:	460c      	mov	r4, r1
 8009aa0:	b932      	cbnz	r2, 8009ab0 <_scanf_chars+0x1c>
 8009aa2:	698a      	ldr	r2, [r1, #24]
 8009aa4:	2a00      	cmp	r2, #0
 8009aa6:	bf14      	ite	ne
 8009aa8:	f04f 32ff 	movne.w	r2, #4294967295
 8009aac:	2201      	moveq	r2, #1
 8009aae:	608a      	str	r2, [r1, #8]
 8009ab0:	6822      	ldr	r2, [r4, #0]
 8009ab2:	06d1      	lsls	r1, r2, #27
 8009ab4:	bf5f      	itttt	pl
 8009ab6:	681a      	ldrpl	r2, [r3, #0]
 8009ab8:	1d11      	addpl	r1, r2, #4
 8009aba:	6019      	strpl	r1, [r3, #0]
 8009abc:	6817      	ldrpl	r7, [r2, #0]
 8009abe:	2600      	movs	r6, #0
 8009ac0:	69a3      	ldr	r3, [r4, #24]
 8009ac2:	b1db      	cbz	r3, 8009afc <_scanf_chars+0x68>
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d107      	bne.n	8009ad8 <_scanf_chars+0x44>
 8009ac8:	682b      	ldr	r3, [r5, #0]
 8009aca:	6962      	ldr	r2, [r4, #20]
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	5cd3      	ldrb	r3, [r2, r3]
 8009ad0:	b9a3      	cbnz	r3, 8009afc <_scanf_chars+0x68>
 8009ad2:	2e00      	cmp	r6, #0
 8009ad4:	d132      	bne.n	8009b3c <_scanf_chars+0xa8>
 8009ad6:	e006      	b.n	8009ae6 <_scanf_chars+0x52>
 8009ad8:	2b02      	cmp	r3, #2
 8009ada:	d007      	beq.n	8009aec <_scanf_chars+0x58>
 8009adc:	2e00      	cmp	r6, #0
 8009ade:	d12d      	bne.n	8009b3c <_scanf_chars+0xa8>
 8009ae0:	69a3      	ldr	r3, [r4, #24]
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d12a      	bne.n	8009b3c <_scanf_chars+0xa8>
 8009ae6:	2001      	movs	r0, #1
 8009ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aec:	f7fe ffde 	bl	8008aac <__locale_ctype_ptr>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	781b      	ldrb	r3, [r3, #0]
 8009af4:	4418      	add	r0, r3
 8009af6:	7843      	ldrb	r3, [r0, #1]
 8009af8:	071b      	lsls	r3, r3, #28
 8009afa:	d4ef      	bmi.n	8009adc <_scanf_chars+0x48>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	06da      	lsls	r2, r3, #27
 8009b00:	bf5e      	ittt	pl
 8009b02:	682b      	ldrpl	r3, [r5, #0]
 8009b04:	781b      	ldrbpl	r3, [r3, #0]
 8009b06:	703b      	strbpl	r3, [r7, #0]
 8009b08:	682a      	ldr	r2, [r5, #0]
 8009b0a:	686b      	ldr	r3, [r5, #4]
 8009b0c:	f102 0201 	add.w	r2, r2, #1
 8009b10:	602a      	str	r2, [r5, #0]
 8009b12:	68a2      	ldr	r2, [r4, #8]
 8009b14:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b18:	f102 32ff 	add.w	r2, r2, #4294967295
 8009b1c:	606b      	str	r3, [r5, #4]
 8009b1e:	f106 0601 	add.w	r6, r6, #1
 8009b22:	bf58      	it	pl
 8009b24:	3701      	addpl	r7, #1
 8009b26:	60a2      	str	r2, [r4, #8]
 8009b28:	b142      	cbz	r2, 8009b3c <_scanf_chars+0xa8>
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	dcc8      	bgt.n	8009ac0 <_scanf_chars+0x2c>
 8009b2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009b32:	4629      	mov	r1, r5
 8009b34:	4640      	mov	r0, r8
 8009b36:	4798      	blx	r3
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	d0c1      	beq.n	8009ac0 <_scanf_chars+0x2c>
 8009b3c:	6823      	ldr	r3, [r4, #0]
 8009b3e:	f013 0310 	ands.w	r3, r3, #16
 8009b42:	d105      	bne.n	8009b50 <_scanf_chars+0xbc>
 8009b44:	68e2      	ldr	r2, [r4, #12]
 8009b46:	3201      	adds	r2, #1
 8009b48:	60e2      	str	r2, [r4, #12]
 8009b4a:	69a2      	ldr	r2, [r4, #24]
 8009b4c:	b102      	cbz	r2, 8009b50 <_scanf_chars+0xbc>
 8009b4e:	703b      	strb	r3, [r7, #0]
 8009b50:	6923      	ldr	r3, [r4, #16]
 8009b52:	441e      	add	r6, r3
 8009b54:	6126      	str	r6, [r4, #16]
 8009b56:	2000      	movs	r0, #0
 8009b58:	e7c6      	b.n	8009ae8 <_scanf_chars+0x54>
	...

08009b5c <_scanf_i>:
 8009b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b60:	469a      	mov	sl, r3
 8009b62:	4b74      	ldr	r3, [pc, #464]	; (8009d34 <_scanf_i+0x1d8>)
 8009b64:	460c      	mov	r4, r1
 8009b66:	4683      	mov	fp, r0
 8009b68:	4616      	mov	r6, r2
 8009b6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009b6e:	b087      	sub	sp, #28
 8009b70:	ab03      	add	r3, sp, #12
 8009b72:	68a7      	ldr	r7, [r4, #8]
 8009b74:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009b78:	4b6f      	ldr	r3, [pc, #444]	; (8009d38 <_scanf_i+0x1dc>)
 8009b7a:	69a1      	ldr	r1, [r4, #24]
 8009b7c:	4a6f      	ldr	r2, [pc, #444]	; (8009d3c <_scanf_i+0x1e0>)
 8009b7e:	2903      	cmp	r1, #3
 8009b80:	bf08      	it	eq
 8009b82:	461a      	moveq	r2, r3
 8009b84:	1e7b      	subs	r3, r7, #1
 8009b86:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009b8a:	bf84      	itt	hi
 8009b8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009b90:	60a3      	strhi	r3, [r4, #8]
 8009b92:	6823      	ldr	r3, [r4, #0]
 8009b94:	9200      	str	r2, [sp, #0]
 8009b96:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009b9a:	bf88      	it	hi
 8009b9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009ba0:	f104 091c 	add.w	r9, r4, #28
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	bf8c      	ite	hi
 8009ba8:	197f      	addhi	r7, r7, r5
 8009baa:	2700      	movls	r7, #0
 8009bac:	464b      	mov	r3, r9
 8009bae:	f04f 0800 	mov.w	r8, #0
 8009bb2:	9301      	str	r3, [sp, #4]
 8009bb4:	6831      	ldr	r1, [r6, #0]
 8009bb6:	ab03      	add	r3, sp, #12
 8009bb8:	2202      	movs	r2, #2
 8009bba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009bbe:	7809      	ldrb	r1, [r1, #0]
 8009bc0:	f7f6 fb16 	bl	80001f0 <memchr>
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	b330      	cbz	r0, 8009c16 <_scanf_i+0xba>
 8009bc8:	f1b8 0f01 	cmp.w	r8, #1
 8009bcc:	d15a      	bne.n	8009c84 <_scanf_i+0x128>
 8009bce:	6862      	ldr	r2, [r4, #4]
 8009bd0:	b92a      	cbnz	r2, 8009bde <_scanf_i+0x82>
 8009bd2:	6822      	ldr	r2, [r4, #0]
 8009bd4:	2108      	movs	r1, #8
 8009bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009bda:	6061      	str	r1, [r4, #4]
 8009bdc:	6022      	str	r2, [r4, #0]
 8009bde:	6822      	ldr	r2, [r4, #0]
 8009be0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009be4:	6022      	str	r2, [r4, #0]
 8009be6:	68a2      	ldr	r2, [r4, #8]
 8009be8:	1e51      	subs	r1, r2, #1
 8009bea:	60a1      	str	r1, [r4, #8]
 8009bec:	b19a      	cbz	r2, 8009c16 <_scanf_i+0xba>
 8009bee:	6832      	ldr	r2, [r6, #0]
 8009bf0:	1c51      	adds	r1, r2, #1
 8009bf2:	6031      	str	r1, [r6, #0]
 8009bf4:	7812      	ldrb	r2, [r2, #0]
 8009bf6:	701a      	strb	r2, [r3, #0]
 8009bf8:	1c5d      	adds	r5, r3, #1
 8009bfa:	6873      	ldr	r3, [r6, #4]
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	6073      	str	r3, [r6, #4]
 8009c02:	dc07      	bgt.n	8009c14 <_scanf_i+0xb8>
 8009c04:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c08:	4631      	mov	r1, r6
 8009c0a:	4658      	mov	r0, fp
 8009c0c:	4798      	blx	r3
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	f040 8086 	bne.w	8009d20 <_scanf_i+0x1c4>
 8009c14:	462b      	mov	r3, r5
 8009c16:	f108 0801 	add.w	r8, r8, #1
 8009c1a:	f1b8 0f03 	cmp.w	r8, #3
 8009c1e:	d1c8      	bne.n	8009bb2 <_scanf_i+0x56>
 8009c20:	6862      	ldr	r2, [r4, #4]
 8009c22:	b90a      	cbnz	r2, 8009c28 <_scanf_i+0xcc>
 8009c24:	220a      	movs	r2, #10
 8009c26:	6062      	str	r2, [r4, #4]
 8009c28:	6862      	ldr	r2, [r4, #4]
 8009c2a:	4945      	ldr	r1, [pc, #276]	; (8009d40 <_scanf_i+0x1e4>)
 8009c2c:	6960      	ldr	r0, [r4, #20]
 8009c2e:	9301      	str	r3, [sp, #4]
 8009c30:	1a89      	subs	r1, r1, r2
 8009c32:	f000 f897 	bl	8009d64 <__sccl>
 8009c36:	9b01      	ldr	r3, [sp, #4]
 8009c38:	f04f 0800 	mov.w	r8, #0
 8009c3c:	461d      	mov	r5, r3
 8009c3e:	68a3      	ldr	r3, [r4, #8]
 8009c40:	6822      	ldr	r2, [r4, #0]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d03a      	beq.n	8009cbc <_scanf_i+0x160>
 8009c46:	6831      	ldr	r1, [r6, #0]
 8009c48:	6960      	ldr	r0, [r4, #20]
 8009c4a:	f891 c000 	ldrb.w	ip, [r1]
 8009c4e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009c52:	2800      	cmp	r0, #0
 8009c54:	d032      	beq.n	8009cbc <_scanf_i+0x160>
 8009c56:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009c5a:	d121      	bne.n	8009ca0 <_scanf_i+0x144>
 8009c5c:	0510      	lsls	r0, r2, #20
 8009c5e:	d51f      	bpl.n	8009ca0 <_scanf_i+0x144>
 8009c60:	f108 0801 	add.w	r8, r8, #1
 8009c64:	b117      	cbz	r7, 8009c6c <_scanf_i+0x110>
 8009c66:	3301      	adds	r3, #1
 8009c68:	3f01      	subs	r7, #1
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	6873      	ldr	r3, [r6, #4]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	6073      	str	r3, [r6, #4]
 8009c74:	dd1b      	ble.n	8009cae <_scanf_i+0x152>
 8009c76:	6833      	ldr	r3, [r6, #0]
 8009c78:	3301      	adds	r3, #1
 8009c7a:	6033      	str	r3, [r6, #0]
 8009c7c:	68a3      	ldr	r3, [r4, #8]
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	60a3      	str	r3, [r4, #8]
 8009c82:	e7dc      	b.n	8009c3e <_scanf_i+0xe2>
 8009c84:	f1b8 0f02 	cmp.w	r8, #2
 8009c88:	d1ad      	bne.n	8009be6 <_scanf_i+0x8a>
 8009c8a:	6822      	ldr	r2, [r4, #0]
 8009c8c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009c90:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009c94:	d1bf      	bne.n	8009c16 <_scanf_i+0xba>
 8009c96:	2110      	movs	r1, #16
 8009c98:	6061      	str	r1, [r4, #4]
 8009c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c9e:	e7a1      	b.n	8009be4 <_scanf_i+0x88>
 8009ca0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009ca4:	6022      	str	r2, [r4, #0]
 8009ca6:	780b      	ldrb	r3, [r1, #0]
 8009ca8:	702b      	strb	r3, [r5, #0]
 8009caa:	3501      	adds	r5, #1
 8009cac:	e7de      	b.n	8009c6c <_scanf_i+0x110>
 8009cae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009cb2:	4631      	mov	r1, r6
 8009cb4:	4658      	mov	r0, fp
 8009cb6:	4798      	blx	r3
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d0df      	beq.n	8009c7c <_scanf_i+0x120>
 8009cbc:	6823      	ldr	r3, [r4, #0]
 8009cbe:	05d9      	lsls	r1, r3, #23
 8009cc0:	d50c      	bpl.n	8009cdc <_scanf_i+0x180>
 8009cc2:	454d      	cmp	r5, r9
 8009cc4:	d908      	bls.n	8009cd8 <_scanf_i+0x17c>
 8009cc6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009cca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cce:	4632      	mov	r2, r6
 8009cd0:	4658      	mov	r0, fp
 8009cd2:	4798      	blx	r3
 8009cd4:	1e6f      	subs	r7, r5, #1
 8009cd6:	463d      	mov	r5, r7
 8009cd8:	454d      	cmp	r5, r9
 8009cda:	d029      	beq.n	8009d30 <_scanf_i+0x1d4>
 8009cdc:	6822      	ldr	r2, [r4, #0]
 8009cde:	f012 0210 	ands.w	r2, r2, #16
 8009ce2:	d113      	bne.n	8009d0c <_scanf_i+0x1b0>
 8009ce4:	702a      	strb	r2, [r5, #0]
 8009ce6:	6863      	ldr	r3, [r4, #4]
 8009ce8:	9e00      	ldr	r6, [sp, #0]
 8009cea:	4649      	mov	r1, r9
 8009cec:	4658      	mov	r0, fp
 8009cee:	47b0      	blx	r6
 8009cf0:	f8da 3000 	ldr.w	r3, [sl]
 8009cf4:	6821      	ldr	r1, [r4, #0]
 8009cf6:	1d1a      	adds	r2, r3, #4
 8009cf8:	f8ca 2000 	str.w	r2, [sl]
 8009cfc:	f011 0f20 	tst.w	r1, #32
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	d010      	beq.n	8009d26 <_scanf_i+0x1ca>
 8009d04:	6018      	str	r0, [r3, #0]
 8009d06:	68e3      	ldr	r3, [r4, #12]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	60e3      	str	r3, [r4, #12]
 8009d0c:	eba5 0509 	sub.w	r5, r5, r9
 8009d10:	44a8      	add	r8, r5
 8009d12:	6925      	ldr	r5, [r4, #16]
 8009d14:	4445      	add	r5, r8
 8009d16:	6125      	str	r5, [r4, #16]
 8009d18:	2000      	movs	r0, #0
 8009d1a:	b007      	add	sp, #28
 8009d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d20:	f04f 0800 	mov.w	r8, #0
 8009d24:	e7ca      	b.n	8009cbc <_scanf_i+0x160>
 8009d26:	07ca      	lsls	r2, r1, #31
 8009d28:	bf4c      	ite	mi
 8009d2a:	8018      	strhmi	r0, [r3, #0]
 8009d2c:	6018      	strpl	r0, [r3, #0]
 8009d2e:	e7ea      	b.n	8009d06 <_scanf_i+0x1aa>
 8009d30:	2001      	movs	r0, #1
 8009d32:	e7f2      	b.n	8009d1a <_scanf_i+0x1be>
 8009d34:	0800a108 	.word	0x0800a108
 8009d38:	080077a9 	.word	0x080077a9
 8009d3c:	08009ee1 	.word	0x08009ee1
 8009d40:	0800a2fd 	.word	0x0800a2fd

08009d44 <_sbrk_r>:
 8009d44:	b538      	push	{r3, r4, r5, lr}
 8009d46:	4c06      	ldr	r4, [pc, #24]	; (8009d60 <_sbrk_r+0x1c>)
 8009d48:	2300      	movs	r3, #0
 8009d4a:	4605      	mov	r5, r0
 8009d4c:	4608      	mov	r0, r1
 8009d4e:	6023      	str	r3, [r4, #0]
 8009d50:	f7fb ff5e 	bl	8005c10 <_sbrk>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_sbrk_r+0x1a>
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_sbrk_r+0x1a>
 8009d5c:	602b      	str	r3, [r5, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	200043fc 	.word	0x200043fc

08009d64 <__sccl>:
 8009d64:	b570      	push	{r4, r5, r6, lr}
 8009d66:	780b      	ldrb	r3, [r1, #0]
 8009d68:	2b5e      	cmp	r3, #94	; 0x5e
 8009d6a:	bf13      	iteet	ne
 8009d6c:	1c4a      	addne	r2, r1, #1
 8009d6e:	1c8a      	addeq	r2, r1, #2
 8009d70:	784b      	ldrbeq	r3, [r1, #1]
 8009d72:	2100      	movne	r1, #0
 8009d74:	bf08      	it	eq
 8009d76:	2101      	moveq	r1, #1
 8009d78:	1e44      	subs	r4, r0, #1
 8009d7a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8009d7e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8009d82:	42ac      	cmp	r4, r5
 8009d84:	d1fb      	bne.n	8009d7e <__sccl+0x1a>
 8009d86:	b913      	cbnz	r3, 8009d8e <__sccl+0x2a>
 8009d88:	3a01      	subs	r2, #1
 8009d8a:	4610      	mov	r0, r2
 8009d8c:	bd70      	pop	{r4, r5, r6, pc}
 8009d8e:	f081 0401 	eor.w	r4, r1, #1
 8009d92:	54c4      	strb	r4, [r0, r3]
 8009d94:	1c51      	adds	r1, r2, #1
 8009d96:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8009d9a:	2d2d      	cmp	r5, #45	; 0x2d
 8009d9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8009da0:	460a      	mov	r2, r1
 8009da2:	d006      	beq.n	8009db2 <__sccl+0x4e>
 8009da4:	2d5d      	cmp	r5, #93	; 0x5d
 8009da6:	d0f0      	beq.n	8009d8a <__sccl+0x26>
 8009da8:	b90d      	cbnz	r5, 8009dae <__sccl+0x4a>
 8009daa:	4632      	mov	r2, r6
 8009dac:	e7ed      	b.n	8009d8a <__sccl+0x26>
 8009dae:	462b      	mov	r3, r5
 8009db0:	e7ef      	b.n	8009d92 <__sccl+0x2e>
 8009db2:	780e      	ldrb	r6, [r1, #0]
 8009db4:	2e5d      	cmp	r6, #93	; 0x5d
 8009db6:	d0fa      	beq.n	8009dae <__sccl+0x4a>
 8009db8:	42b3      	cmp	r3, r6
 8009dba:	dcf8      	bgt.n	8009dae <__sccl+0x4a>
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	429e      	cmp	r6, r3
 8009dc0:	54c4      	strb	r4, [r0, r3]
 8009dc2:	dcfb      	bgt.n	8009dbc <__sccl+0x58>
 8009dc4:	3102      	adds	r1, #2
 8009dc6:	e7e6      	b.n	8009d96 <__sccl+0x32>

08009dc8 <strncmp>:
 8009dc8:	b510      	push	{r4, lr}
 8009dca:	b16a      	cbz	r2, 8009de8 <strncmp+0x20>
 8009dcc:	3901      	subs	r1, #1
 8009dce:	1884      	adds	r4, r0, r2
 8009dd0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009dd4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d103      	bne.n	8009de4 <strncmp+0x1c>
 8009ddc:	42a0      	cmp	r0, r4
 8009dde:	d001      	beq.n	8009de4 <strncmp+0x1c>
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d1f5      	bne.n	8009dd0 <strncmp+0x8>
 8009de4:	1a98      	subs	r0, r3, r2
 8009de6:	bd10      	pop	{r4, pc}
 8009de8:	4610      	mov	r0, r2
 8009dea:	e7fc      	b.n	8009de6 <strncmp+0x1e>

08009dec <_strtoul_l.isra.0>:
 8009dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009df0:	4680      	mov	r8, r0
 8009df2:	4689      	mov	r9, r1
 8009df4:	4692      	mov	sl, r2
 8009df6:	461e      	mov	r6, r3
 8009df8:	460f      	mov	r7, r1
 8009dfa:	463d      	mov	r5, r7
 8009dfc:	9808      	ldr	r0, [sp, #32]
 8009dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e02:	f7fe fe4f 	bl	8008aa4 <__locale_ctype_ptr_l>
 8009e06:	4420      	add	r0, r4
 8009e08:	7843      	ldrb	r3, [r0, #1]
 8009e0a:	f013 0308 	ands.w	r3, r3, #8
 8009e0e:	d130      	bne.n	8009e72 <_strtoul_l.isra.0+0x86>
 8009e10:	2c2d      	cmp	r4, #45	; 0x2d
 8009e12:	d130      	bne.n	8009e76 <_strtoul_l.isra.0+0x8a>
 8009e14:	787c      	ldrb	r4, [r7, #1]
 8009e16:	1cbd      	adds	r5, r7, #2
 8009e18:	2101      	movs	r1, #1
 8009e1a:	2e00      	cmp	r6, #0
 8009e1c:	d05c      	beq.n	8009ed8 <_strtoul_l.isra.0+0xec>
 8009e1e:	2e10      	cmp	r6, #16
 8009e20:	d109      	bne.n	8009e36 <_strtoul_l.isra.0+0x4a>
 8009e22:	2c30      	cmp	r4, #48	; 0x30
 8009e24:	d107      	bne.n	8009e36 <_strtoul_l.isra.0+0x4a>
 8009e26:	782b      	ldrb	r3, [r5, #0]
 8009e28:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009e2c:	2b58      	cmp	r3, #88	; 0x58
 8009e2e:	d14e      	bne.n	8009ece <_strtoul_l.isra.0+0xe2>
 8009e30:	786c      	ldrb	r4, [r5, #1]
 8009e32:	2610      	movs	r6, #16
 8009e34:	3502      	adds	r5, #2
 8009e36:	f04f 32ff 	mov.w	r2, #4294967295
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	fbb2 f2f6 	udiv	r2, r2, r6
 8009e40:	fb06 fc02 	mul.w	ip, r6, r2
 8009e44:	ea6f 0c0c 	mvn.w	ip, ip
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009e4e:	2f09      	cmp	r7, #9
 8009e50:	d817      	bhi.n	8009e82 <_strtoul_l.isra.0+0x96>
 8009e52:	463c      	mov	r4, r7
 8009e54:	42a6      	cmp	r6, r4
 8009e56:	dd23      	ble.n	8009ea0 <_strtoul_l.isra.0+0xb4>
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	db1e      	blt.n	8009e9a <_strtoul_l.isra.0+0xae>
 8009e5c:	4282      	cmp	r2, r0
 8009e5e:	d31c      	bcc.n	8009e9a <_strtoul_l.isra.0+0xae>
 8009e60:	d101      	bne.n	8009e66 <_strtoul_l.isra.0+0x7a>
 8009e62:	45a4      	cmp	ip, r4
 8009e64:	db19      	blt.n	8009e9a <_strtoul_l.isra.0+0xae>
 8009e66:	fb00 4006 	mla	r0, r0, r6, r4
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e70:	e7eb      	b.n	8009e4a <_strtoul_l.isra.0+0x5e>
 8009e72:	462f      	mov	r7, r5
 8009e74:	e7c1      	b.n	8009dfa <_strtoul_l.isra.0+0xe>
 8009e76:	2c2b      	cmp	r4, #43	; 0x2b
 8009e78:	bf04      	itt	eq
 8009e7a:	1cbd      	addeq	r5, r7, #2
 8009e7c:	787c      	ldrbeq	r4, [r7, #1]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	e7cb      	b.n	8009e1a <_strtoul_l.isra.0+0x2e>
 8009e82:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009e86:	2f19      	cmp	r7, #25
 8009e88:	d801      	bhi.n	8009e8e <_strtoul_l.isra.0+0xa2>
 8009e8a:	3c37      	subs	r4, #55	; 0x37
 8009e8c:	e7e2      	b.n	8009e54 <_strtoul_l.isra.0+0x68>
 8009e8e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009e92:	2f19      	cmp	r7, #25
 8009e94:	d804      	bhi.n	8009ea0 <_strtoul_l.isra.0+0xb4>
 8009e96:	3c57      	subs	r4, #87	; 0x57
 8009e98:	e7dc      	b.n	8009e54 <_strtoul_l.isra.0+0x68>
 8009e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e9e:	e7e5      	b.n	8009e6c <_strtoul_l.isra.0+0x80>
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	da09      	bge.n	8009eb8 <_strtoul_l.isra.0+0xcc>
 8009ea4:	2322      	movs	r3, #34	; 0x22
 8009ea6:	f8c8 3000 	str.w	r3, [r8]
 8009eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8009eae:	f1ba 0f00 	cmp.w	sl, #0
 8009eb2:	d107      	bne.n	8009ec4 <_strtoul_l.isra.0+0xd8>
 8009eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb8:	b101      	cbz	r1, 8009ebc <_strtoul_l.isra.0+0xd0>
 8009eba:	4240      	negs	r0, r0
 8009ebc:	f1ba 0f00 	cmp.w	sl, #0
 8009ec0:	d0f8      	beq.n	8009eb4 <_strtoul_l.isra.0+0xc8>
 8009ec2:	b10b      	cbz	r3, 8009ec8 <_strtoul_l.isra.0+0xdc>
 8009ec4:	f105 39ff 	add.w	r9, r5, #4294967295
 8009ec8:	f8ca 9000 	str.w	r9, [sl]
 8009ecc:	e7f2      	b.n	8009eb4 <_strtoul_l.isra.0+0xc8>
 8009ece:	2430      	movs	r4, #48	; 0x30
 8009ed0:	2e00      	cmp	r6, #0
 8009ed2:	d1b0      	bne.n	8009e36 <_strtoul_l.isra.0+0x4a>
 8009ed4:	2608      	movs	r6, #8
 8009ed6:	e7ae      	b.n	8009e36 <_strtoul_l.isra.0+0x4a>
 8009ed8:	2c30      	cmp	r4, #48	; 0x30
 8009eda:	d0a4      	beq.n	8009e26 <_strtoul_l.isra.0+0x3a>
 8009edc:	260a      	movs	r6, #10
 8009ede:	e7aa      	b.n	8009e36 <_strtoul_l.isra.0+0x4a>

08009ee0 <_strtoul_r>:
 8009ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ee2:	4c06      	ldr	r4, [pc, #24]	; (8009efc <_strtoul_r+0x1c>)
 8009ee4:	4d06      	ldr	r5, [pc, #24]	; (8009f00 <_strtoul_r+0x20>)
 8009ee6:	6824      	ldr	r4, [r4, #0]
 8009ee8:	6a24      	ldr	r4, [r4, #32]
 8009eea:	2c00      	cmp	r4, #0
 8009eec:	bf08      	it	eq
 8009eee:	462c      	moveq	r4, r5
 8009ef0:	9400      	str	r4, [sp, #0]
 8009ef2:	f7ff ff7b 	bl	8009dec <_strtoul_l.isra.0>
 8009ef6:	b003      	add	sp, #12
 8009ef8:	bd30      	pop	{r4, r5, pc}
 8009efa:	bf00      	nop
 8009efc:	2000022c 	.word	0x2000022c
 8009f00:	20000290 	.word	0x20000290

08009f04 <__submore>:
 8009f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f08:	460c      	mov	r4, r1
 8009f0a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009f0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f10:	4299      	cmp	r1, r3
 8009f12:	d11d      	bne.n	8009f50 <__submore+0x4c>
 8009f14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009f18:	f7ff fa66 	bl	80093e8 <_malloc_r>
 8009f1c:	b918      	cbnz	r0, 8009f26 <__submore+0x22>
 8009f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f2a:	63a3      	str	r3, [r4, #56]	; 0x38
 8009f2c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009f30:	6360      	str	r0, [r4, #52]	; 0x34
 8009f32:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009f36:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009f3a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009f3e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009f42:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009f46:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009f4a:	6020      	str	r0, [r4, #0]
 8009f4c:	2000      	movs	r0, #0
 8009f4e:	e7e8      	b.n	8009f22 <__submore+0x1e>
 8009f50:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009f52:	0077      	lsls	r7, r6, #1
 8009f54:	463a      	mov	r2, r7
 8009f56:	f000 f837 	bl	8009fc8 <_realloc_r>
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d0de      	beq.n	8009f1e <__submore+0x1a>
 8009f60:	eb00 0806 	add.w	r8, r0, r6
 8009f64:	4601      	mov	r1, r0
 8009f66:	4632      	mov	r2, r6
 8009f68:	4640      	mov	r0, r8
 8009f6a:	f7fe fdd7 	bl	8008b1c <memcpy>
 8009f6e:	f8c4 8000 	str.w	r8, [r4]
 8009f72:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8009f76:	e7e9      	b.n	8009f4c <__submore+0x48>

08009f78 <__ascii_wctomb>:
 8009f78:	b149      	cbz	r1, 8009f8e <__ascii_wctomb+0x16>
 8009f7a:	2aff      	cmp	r2, #255	; 0xff
 8009f7c:	bf85      	ittet	hi
 8009f7e:	238a      	movhi	r3, #138	; 0x8a
 8009f80:	6003      	strhi	r3, [r0, #0]
 8009f82:	700a      	strbls	r2, [r1, #0]
 8009f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f88:	bf98      	it	ls
 8009f8a:	2001      	movls	r0, #1
 8009f8c:	4770      	bx	lr
 8009f8e:	4608      	mov	r0, r1
 8009f90:	4770      	bx	lr

08009f92 <memmove>:
 8009f92:	4288      	cmp	r0, r1
 8009f94:	b510      	push	{r4, lr}
 8009f96:	eb01 0302 	add.w	r3, r1, r2
 8009f9a:	d807      	bhi.n	8009fac <memmove+0x1a>
 8009f9c:	1e42      	subs	r2, r0, #1
 8009f9e:	4299      	cmp	r1, r3
 8009fa0:	d00a      	beq.n	8009fb8 <memmove+0x26>
 8009fa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fa6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009faa:	e7f8      	b.n	8009f9e <memmove+0xc>
 8009fac:	4283      	cmp	r3, r0
 8009fae:	d9f5      	bls.n	8009f9c <memmove+0xa>
 8009fb0:	1881      	adds	r1, r0, r2
 8009fb2:	1ad2      	subs	r2, r2, r3
 8009fb4:	42d3      	cmn	r3, r2
 8009fb6:	d100      	bne.n	8009fba <memmove+0x28>
 8009fb8:	bd10      	pop	{r4, pc}
 8009fba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fbe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009fc2:	e7f7      	b.n	8009fb4 <memmove+0x22>

08009fc4 <__malloc_lock>:
 8009fc4:	4770      	bx	lr

08009fc6 <__malloc_unlock>:
 8009fc6:	4770      	bx	lr

08009fc8 <_realloc_r>:
 8009fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fca:	4607      	mov	r7, r0
 8009fcc:	4614      	mov	r4, r2
 8009fce:	460e      	mov	r6, r1
 8009fd0:	b921      	cbnz	r1, 8009fdc <_realloc_r+0x14>
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009fd8:	f7ff ba06 	b.w	80093e8 <_malloc_r>
 8009fdc:	b922      	cbnz	r2, 8009fe8 <_realloc_r+0x20>
 8009fde:	f7ff f9b5 	bl	800934c <_free_r>
 8009fe2:	4625      	mov	r5, r4
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe8:	f000 f814 	bl	800a014 <_malloc_usable_size_r>
 8009fec:	42a0      	cmp	r0, r4
 8009fee:	d20f      	bcs.n	800a010 <_realloc_r+0x48>
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	f7ff f9f8 	bl	80093e8 <_malloc_r>
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d0f2      	beq.n	8009fe4 <_realloc_r+0x1c>
 8009ffe:	4631      	mov	r1, r6
 800a000:	4622      	mov	r2, r4
 800a002:	f7fe fd8b 	bl	8008b1c <memcpy>
 800a006:	4631      	mov	r1, r6
 800a008:	4638      	mov	r0, r7
 800a00a:	f7ff f99f 	bl	800934c <_free_r>
 800a00e:	e7e9      	b.n	8009fe4 <_realloc_r+0x1c>
 800a010:	4635      	mov	r5, r6
 800a012:	e7e7      	b.n	8009fe4 <_realloc_r+0x1c>

0800a014 <_malloc_usable_size_r>:
 800a014:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a018:	1f18      	subs	r0, r3, #4
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	bfbc      	itt	lt
 800a01e:	580b      	ldrlt	r3, [r1, r0]
 800a020:	18c0      	addlt	r0, r0, r3
 800a022:	4770      	bx	lr

0800a024 <_init>:
 800a024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a026:	bf00      	nop
 800a028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a02a:	bc08      	pop	{r3}
 800a02c:	469e      	mov	lr, r3
 800a02e:	4770      	bx	lr

0800a030 <_fini>:
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a032:	bf00      	nop
 800a034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a036:	bc08      	pop	{r3}
 800a038:	469e      	mov	lr, r3
 800a03a:	4770      	bx	lr
