$date
	Wed Feb  4 11:10:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_xnor_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module x1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 % n1 $end
$var wire 1 & n2 $end
$var wire 1 ' vcd $end
$var wire 1 ( w $end
$var wire 1 ) x $end
$var wire 1 ! y $end
$var wire 1 * z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
1)
z(
1'
1&
1%
0$
0#
0"
1!
$end
#10
z*
0&
z)
0!
0(
1#
#20
0*
1&
0%
1)
0!
z(
0#
1"
#30
1!
z*
0&
0(
1#
#50
