<stg><name>attention</name>


<trans_list>

<trans id="311" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="19" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="26" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:0  %quantized_hidden_sta = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:1  %quantized_hidden_sta_1 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:2  %quantized_hidden_sta_2 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:3  %quantized_hidden_sta_3 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:4  %quantized_hidden_sta_4 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:5  %quantized_hidden_sta_5 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:6  %quantized_hidden_sta_6 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:7  %quantized_hidden_sta_7 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:8  %quantized_hidden_sta_8 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:9  %quantized_hidden_sta_9 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:10  %quantized_hidden_sta_10 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:11  %quantized_hidden_sta_11 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:12  %quantized_hidden_sta_12 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:13  %quantized_hidden_sta_13 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:14  %quantized_hidden_sta_14 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:15  %quantized_hidden_sta_15 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:16  %quantized_hidden_sta_16 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:17  %quantized_hidden_sta_17 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_17"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:18  %quantized_hidden_sta_18 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:19  %quantized_hidden_sta_19 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:20  %quantized_hidden_sta_20 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:21  %quantized_hidden_sta_21 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_21"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:22  %quantized_hidden_sta_22 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_22"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:23  %quantized_hidden_sta_23 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_23"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:24  %quantized_hidden_sta_24 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_24"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:25  %quantized_hidden_sta_25 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_25"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:26  %quantized_hidden_sta_26 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_26"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:27  %quantized_hidden_sta_27 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:28  %quantized_hidden_sta_28 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:29  %quantized_hidden_sta_29 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_29"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:30  %quantized_hidden_sta_30 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_30"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:31  %quantized_hidden_sta_31 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_31"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:32  %quantized_hidden_sta_32 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_32"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:33  %quantized_hidden_sta_33 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_33"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:34  %quantized_hidden_sta_34 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_34"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:35  %quantized_hidden_sta_35 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_35"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:36  %quantized_hidden_sta_36 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_36"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:37  %quantized_hidden_sta_37 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_37"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:38  %quantized_hidden_sta_38 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_38"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:39  %quantized_hidden_sta_39 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_39"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:40  %quantized_hidden_sta_40 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_40"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:41  %quantized_hidden_sta_41 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:42  %quantized_hidden_sta_42 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_42"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:43  %quantized_hidden_sta_43 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_43"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:44  %quantized_hidden_sta_44 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_44"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:45  %quantized_hidden_sta_45 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_45"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:46  %quantized_hidden_sta_46 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_46"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:47  %quantized_hidden_sta_47 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_47"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:48  %quantized_hidden_sta_48 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_48"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:49  %quantized_hidden_sta_49 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_49"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:50  %quantized_hidden_sta_50 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_50"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:51  %quantized_hidden_sta_51 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_51"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:52  %quantized_hidden_sta_52 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_52"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:53  %quantized_hidden_sta_53 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_53"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:54  %quantized_hidden_sta_54 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_54"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:55  %quantized_hidden_sta_55 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_55"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:56  %quantized_hidden_sta_56 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_56"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:57  %quantized_hidden_sta_57 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_57"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:58  %quantized_hidden_sta_58 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_58"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:59  %quantized_hidden_sta_59 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_59"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:60  %quantized_hidden_sta_60 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_60"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:61  %quantized_hidden_sta_61 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_61"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:62  %quantized_hidden_sta_62 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_62"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:63  %quantized_hidden_sta_63 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_63"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:64  %q_proj_re_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="q_proj_re_0_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:65  %k_proj_re_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_re_0_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:66  %v_proj_re_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_proj_re_0_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:67  %q_proj_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="q_proj_0_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:68  %k_proj_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_0_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:69  %v_proj_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_proj_0_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:70  %q_embed_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="q_embed_0_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:71  %k_embed_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_embed_0_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:72  %k_cache_upd_V = alloca [2304 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_cache_upd_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:73  %v_cache_upd_V = alloca [2304 x i40], align 8

]]></Node>
<StgValue><ssdm name="v_cache_upd_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:74  %k_proj_transposed_V = alloca [2304 x i40], align 8

]]></Node>
<StgValue><ssdm name="k_proj_transposed_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:75  %attn_weights_0_V = alloca [48 x i40], align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:76  %attn_output_0 = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="40" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:77  %attn_output_2D_0_V = alloca [384 x i40], align 8

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:78  %quantized_final_outp = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:79  %quantized_final_outp_1 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:80  %quantized_final_outp_2 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:81  %quantized_final_outp_3 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:82  %quantized_final_outp_4 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_4"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:83  %quantized_final_outp_5 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_5"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:84  %quantized_final_outp_6 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_6"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:85  %quantized_final_outp_7 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_7"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:86  %quantized_final_outp_8 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:87  %quantized_final_outp_9 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_9"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:88  %quantized_final_outp_10 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_10"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:89  %quantized_final_outp_11 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:90  %quantized_final_outp_12 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_12"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:91  %quantized_final_outp_13 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_13"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:92  %quantized_final_outp_14 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_14"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:93  %quantized_final_outp_15 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_15"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:94  %quantized_final_outp_16 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_16"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:95  %quantized_final_outp_17 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_17"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:96  %quantized_final_outp_18 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_18"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:97  %quantized_final_outp_19 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_19"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:98  %quantized_final_outp_20 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_20"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:99  %quantized_final_outp_21 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_21"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:100  %quantized_final_outp_22 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_22"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:101  %quantized_final_outp_23 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_23"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:102  %quantized_final_outp_24 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_24"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:103  %quantized_final_outp_25 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_25"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:104  %quantized_final_outp_26 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_26"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:105  %quantized_final_outp_27 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_27"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:106  %quantized_final_outp_28 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_28"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:107  %quantized_final_outp_29 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_29"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:108  %quantized_final_outp_30 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_30"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:109  %quantized_final_outp_31 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_31"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:110  %quantized_final_outp_32 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_32"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:111  %quantized_final_outp_33 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_33"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:112  %quantized_final_outp_34 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_34"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:113  %quantized_final_outp_35 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_35"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:114  %quantized_final_outp_36 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_36"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:115  %quantized_final_outp_37 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_37"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:116  %quantized_final_outp_38 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_38"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:117  %quantized_final_outp_39 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_39"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:118  %quantized_final_outp_40 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_40"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:119  %quantized_final_outp_41 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_41"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:120  %quantized_final_outp_42 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_42"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:121  %quantized_final_outp_43 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_43"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:122  %quantized_final_outp_44 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_44"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:123  %quantized_final_outp_45 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_45"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:124  %quantized_final_outp_46 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_46"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:125  %quantized_final_outp_47 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_47"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:126  %quantized_final_outp_48 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_48"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:127  %quantized_final_outp_49 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_49"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:128  %quantized_final_outp_50 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_50"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:129  %quantized_final_outp_51 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_51"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:130  %quantized_final_outp_52 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_52"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:131  %quantized_final_outp_53 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_53"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:132  %quantized_final_outp_54 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_54"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:133  %quantized_final_outp_55 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_55"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:134  %quantized_final_outp_56 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_56"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:135  %quantized_final_outp_57 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_57"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:136  %quantized_final_outp_58 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_58"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:137  %quantized_final_outp_59 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_59"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:138  %quantized_final_outp_60 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_60"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:139  %quantized_final_outp_61 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_61"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:140  %quantized_final_outp_62 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_62"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.preheader:141  %quantized_final_outp_63 = alloca [6 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_63"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
arrayctor.loop.preheader:142  call fastcc void @"rms_norm<384>"([384 x i40]* %hidden_states_0_V, [384 x i40]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:144  call fastcc void @init_2d_mem([384 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:145  call fastcc void @init_2d_mem([384 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:146  call fastcc void @init_2d_mem([384 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="184" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
arrayctor.loop.preheader:142  call fastcc void @"rms_norm<384>"([384 x i40]* %hidden_states_0_V, [384 x i40]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:144  call fastcc void @init_2d_mem([384 x i40]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln110"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:145  call fastcc void @init_2d_mem([384 x i40]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop.preheader:146  call fastcc void @init_2d_mem([384 x i40]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="188" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayctor.loop.preheader:143  %scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="189" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayctor.loop.preheader:143  %scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %hidden_states_0_V, [6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="190" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="40" op_86_bw="40">
<![CDATA[
arrayctor.loop.preheader:147  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @q_weights_0, [2304 x i8]* @q_weights_1, [2304 x i8]* @q_weights_2, [2304 x i8]* @q_weights_3, [2304 x i8]* @q_weights_4, [2304 x i8]* @q_weights_5, [2304 x i8]* @q_weights_6, [2304 x i8]* @q_weights_7, [2304 x i8]* @q_weights_8, [2304 x i8]* @q_weights_9, [2304 x i8]* @q_weights_10, [2304 x i8]* @q_weights_11, [2304 x i8]* @q_weights_12, [2304 x i8]* @q_weights_13, [2304 x i8]* @q_weights_14, [2304 x i8]* @q_weights_15, i22 1256162)

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="40" op_86_bw="40">
<![CDATA[
arrayctor.loop.preheader:147  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @q_weights_0, [2304 x i8]* @q_weights_1, [2304 x i8]* @q_weights_2, [2304 x i8]* @q_weights_3, [2304 x i8]* @q_weights_4, [2304 x i8]* @q_weights_5, [2304 x i8]* @q_weights_6, [2304 x i8]* @q_weights_7, [2304 x i8]* @q_weights_8, [2304 x i8]* @q_weights_9, [2304 x i8]* @q_weights_10, [2304 x i8]* @q_weights_11, [2304 x i8]* @q_weights_12, [2304 x i8]* @q_weights_13, [2304 x i8]* @q_weights_14, [2304 x i8]* @q_weights_15, i22 1256162)

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="192" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
arrayctor.loop.preheader:148  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @k_weights_0, [2304 x i8]* @k_weights_1, [2304 x i8]* @k_weights_2, [2304 x i8]* @k_weights_3, [2304 x i8]* @k_weights_4, [2304 x i8]* @k_weights_5, [2304 x i8]* @k_weights_6, [2304 x i8]* @k_weights_7, [2304 x i8]* @k_weights_8, [2304 x i8]* @k_weights_9, [2304 x i8]* @k_weights_10, [2304 x i8]* @k_weights_11, [2304 x i8]* @k_weights_12, [2304 x i8]* @k_weights_13, [2304 x i8]* @k_weights_14, [2304 x i8]* @k_weights_15, i22 1234323)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:150  call fastcc void @reshape_2D_to_3D([384 x i40]* %q_proj_re_0_V, [384 x i40]* %q_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
arrayctor.loop.preheader:148  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @k_weights_0, [2304 x i8]* @k_weights_1, [2304 x i8]* @k_weights_2, [2304 x i8]* @k_weights_3, [2304 x i8]* @k_weights_4, [2304 x i8]* @k_weights_5, [2304 x i8]* @k_weights_6, [2304 x i8]* @k_weights_7, [2304 x i8]* @k_weights_8, [2304 x i8]* @k_weights_9, [2304 x i8]* @k_weights_10, [2304 x i8]* @k_weights_11, [2304 x i8]* @k_weights_12, [2304 x i8]* @k_weights_13, [2304 x i8]* @k_weights_14, [2304 x i8]* @k_weights_15, i22 1234323)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:150  call fastcc void @reshape_2D_to_3D([384 x i40]* %q_proj_re_0_V, [384 x i40]* %q_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="196" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
arrayctor.loop.preheader:149  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @v_weights_0, [2304 x i8]* @v_weights_1, [2304 x i8]* @v_weights_2, [2304 x i8]* @v_weights_3, [2304 x i8]* @v_weights_4, [2304 x i8]* @v_weights_5, [2304 x i8]* @v_weights_6, [2304 x i8]* @v_weights_7, [2304 x i8]* @v_weights_8, [2304 x i8]* @v_weights_9, [2304 x i8]* @v_weights_10, [2304 x i8]* @v_weights_11, [2304 x i8]* @v_weights_12, [2304 x i8]* @v_weights_13, [2304 x i8]* @v_weights_14, [2304 x i8]* @v_weights_15, i22 716061)

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:151  call fastcc void @reshape_2D_to_3D([384 x i40]* %k_proj_re_0_V, [384 x i40]* %k_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="198" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
arrayctor.loop.preheader:149  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_hidden_sta, [6 x i8]* %quantized_hidden_sta_1, [6 x i8]* %quantized_hidden_sta_2, [6 x i8]* %quantized_hidden_sta_3, [6 x i8]* %quantized_hidden_sta_4, [6 x i8]* %quantized_hidden_sta_5, [6 x i8]* %quantized_hidden_sta_6, [6 x i8]* %quantized_hidden_sta_7, [6 x i8]* %quantized_hidden_sta_8, [6 x i8]* %quantized_hidden_sta_9, [6 x i8]* %quantized_hidden_sta_10, [6 x i8]* %quantized_hidden_sta_11, [6 x i8]* %quantized_hidden_sta_12, [6 x i8]* %quantized_hidden_sta_13, [6 x i8]* %quantized_hidden_sta_14, [6 x i8]* %quantized_hidden_sta_15, [6 x i8]* %quantized_hidden_sta_16, [6 x i8]* %quantized_hidden_sta_17, [6 x i8]* %quantized_hidden_sta_18, [6 x i8]* %quantized_hidden_sta_19, [6 x i8]* %quantized_hidden_sta_20, [6 x i8]* %quantized_hidden_sta_21, [6 x i8]* %quantized_hidden_sta_22, [6 x i8]* %quantized_hidden_sta_23, [6 x i8]* %quantized_hidden_sta_24, [6 x i8]* %quantized_hidden_sta_25, [6 x i8]* %quantized_hidden_sta_26, [6 x i8]* %quantized_hidden_sta_27, [6 x i8]* %quantized_hidden_sta_28, [6 x i8]* %quantized_hidden_sta_29, [6 x i8]* %quantized_hidden_sta_30, [6 x i8]* %quantized_hidden_sta_31, [6 x i8]* %quantized_hidden_sta_32, [6 x i8]* %quantized_hidden_sta_33, [6 x i8]* %quantized_hidden_sta_34, [6 x i8]* %quantized_hidden_sta_35, [6 x i8]* %quantized_hidden_sta_36, [6 x i8]* %quantized_hidden_sta_37, [6 x i8]* %quantized_hidden_sta_38, [6 x i8]* %quantized_hidden_sta_39, [6 x i8]* %quantized_hidden_sta_40, [6 x i8]* %quantized_hidden_sta_41, [6 x i8]* %quantized_hidden_sta_42, [6 x i8]* %quantized_hidden_sta_43, [6 x i8]* %quantized_hidden_sta_44, [6 x i8]* %quantized_hidden_sta_45, [6 x i8]* %quantized_hidden_sta_46, [6 x i8]* %quantized_hidden_sta_47, [6 x i8]* %quantized_hidden_sta_48, [6 x i8]* %quantized_hidden_sta_49, [6 x i8]* %quantized_hidden_sta_50, [6 x i8]* %quantized_hidden_sta_51, [6 x i8]* %quantized_hidden_sta_52, [6 x i8]* %quantized_hidden_sta_53, [6 x i8]* %quantized_hidden_sta_54, [6 x i8]* %quantized_hidden_sta_55, [6 x i8]* %quantized_hidden_sta_56, [6 x i8]* %quantized_hidden_sta_57, [6 x i8]* %quantized_hidden_sta_58, [6 x i8]* %quantized_hidden_sta_59, [6 x i8]* %quantized_hidden_sta_60, [6 x i8]* %quantized_hidden_sta_61, [6 x i8]* %quantized_hidden_sta_62, [6 x i8]* %quantized_hidden_sta_63, [384 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [2304 x i8]* @v_weights_0, [2304 x i8]* @v_weights_1, [2304 x i8]* @v_weights_2, [2304 x i8]* @v_weights_3, [2304 x i8]* @v_weights_4, [2304 x i8]* @v_weights_5, [2304 x i8]* @v_weights_6, [2304 x i8]* @v_weights_7, [2304 x i8]* @v_weights_8, [2304 x i8]* @v_weights_9, [2304 x i8]* @v_weights_10, [2304 x i8]* @v_weights_11, [2304 x i8]* @v_weights_12, [2304 x i8]* @v_weights_13, [2304 x i8]* @v_weights_14, [2304 x i8]* @v_weights_15, i22 716061)

]]></Node>
<StgValue><ssdm name="call_ln128"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:151  call fastcc void @reshape_2D_to_3D([384 x i40]* %k_proj_re_0_V, [384 x i40]* %k_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln141"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:152  call fastcc void @reshape_2D_to_3D([384 x i40]* %v_proj_re_0_V, [384 x i40]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:153  call fastcc void @apply_rotary_pos_emb([384 x i40]* %q_proj_0_V, [384 x i40]* %k_proj_0_V, [384 x i40]* %q_embed_0_V, [384 x i40]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:152  call fastcc void @reshape_2D_to_3D([384 x i40]* %v_proj_re_0_V, [384 x i40]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln142"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="40" op_5_bw="17" op_6_bw="17" op_7_bw="0" op_8_bw="0">
<![CDATA[
arrayctor.loop.preheader:153  call fastcc void @apply_rotary_pos_emb([384 x i40]* %q_proj_0_V, [384 x i40]* %k_proj_0_V, [384 x i40]* %q_embed_0_V, [384 x i40]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln147"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="204" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:154  call fastcc void @cache_update([1920 x i40]* @k_cache_V, [2304 x i40]* %k_cache_upd_V, [384 x i40]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:154  call fastcc void @cache_update([1920 x i40]* @k_cache_V, [2304 x i40]* %k_cache_upd_V, [384 x i40]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop.preheader:155  call fastcc void @cache_update([1920 x i40]* @v_cache_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:156  call fastcc void @transpose_last_two_d([2304 x i40]* %k_cache_upd_V, [2304 x i40]* %k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="208" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop.preheader:155  call fastcc void @cache_update([1920 x i40]* @v_cache_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %v_proj_0_V)

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
arrayctor.loop.preheader:156  call fastcc void @transpose_last_two_d([2304 x i40]* %k_cache_upd_V, [2304 x i40]* %k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="210" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:157  call fastcc void @GEMM_3D_float.1([384 x i40]* %q_embed_0_V, [2304 x i40]* %k_proj_transposed_V, [48 x i40]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0">
<![CDATA[
arrayctor.loop.preheader:157  call fastcc void @GEMM_3D_float.1([384 x i40]* %q_embed_0_V, [2304 x i40]* %k_proj_transposed_V, [48 x i40]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:158  br label %0

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i4 [ 0, %arrayctor.loop.preheader ], [ %h, %SF_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln177 = icmp eq i4 %h_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %h = add i4 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln177, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln178"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
SF_LOOP_2_begin:1  %tmp_64 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %h_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
SF_LOOP_2_begin:2  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="5">
<![CDATA[
SF_LOOP_2_begin:3  %zext_ln1265 = zext i5 %tmp_65 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
SF_LOOP_2_begin:4  %sub_ln1265 = sub i7 %tmp_64, %zext_ln1265

]]></Node>
<StgValue><ssdm name="sub_ln1265"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_begin:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="32" op_3_bw="46" op_4_bw="50" op_5_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  call fastcc void @"softmax<1, 8, 6>"([48 x i40]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:2  call fastcc void @init_2d_mem([384 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln208"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln179, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln179 = icmp eq i3 %d_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln179 = add i3 %d_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln179, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:1  %zext_ln1265_2 = zext i3 %d_0_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1265_2"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:2  %add_ln1265 = add i7 %sub_ln1265, %zext_ln1265_2

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:3  %sext_ln1265 = sext i7 %add_ln1265 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:4  %attn_weights_0_V_ad = getelementptr [48 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="40" op_0_bw="6">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SF_LOOP_2_end:0  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="239" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="40" op_0_bw="6">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:10  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="56" op_0_bw="56" op_1_bw="40" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:6  %shl_ln3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="113" op_0_bw="56">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:7  %sext_ln1148 = sext i56 %shl_ln3 to i113

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="243" st_id="22" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i113 83205075835834171, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="244" st_id="23" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i113 83205075835834171, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %mul_ln1148 = mul i113 83205075835834171, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="38" op_0_bw="38" op_1_bw="113" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:12  %tmp_87 = call i38 @_ssdm_op_PartSelect.i38.i113.i32.i32(i113 %mul_ln1148, i32 75, i32 112)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:9  %sub_ln1148 = sub i113 0, %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="38" op_0_bw="38" op_1_bw="113" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:11  %tmp_86 = call i38 @_ssdm_op_PartSelect.i38.i113.i32.i32(i113 %sub_ln1148, i32 75, i32 112)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:13  %select_ln1148 = select i1 %tmp_85, i38 %tmp_86, i38 %tmp_87

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:14  %sext_ln703 = sext i38 %select_ln1148 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:15  %sub_ln703 = sub i40 0, %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="40" op_0_bw="38">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:16  %sext_ln703_122 = sext i38 %select_ln1148 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_122"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:17  %select_ln1148_2 = select i1 %tmp_85, i40 %sub_ln703, i40 %sext_ln703_122

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="40" op_1_bw="6" op_2_bw="40">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:18  store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="257" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="32" op_3_bw="46" op_4_bw="50" op_5_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  call fastcc void @"softmax<1, 8, 6>"([48 x i40]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_begin:2  call fastcc void @init_2d_mem([384 x i40]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln208"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  call fastcc void @GEMM_3D_float([48 x i40]* %attn_weights_0_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="260" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="40" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  call fastcc void @GEMM_3D_float([48 x i40]* %attn_weights_0_V, [2304 x i40]* %v_cache_upd_V, [384 x i40]* %attn_output_0)

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %h106_0_0 = phi i4 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln210, %ATTN_2D_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h106_0_0"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln210 = icmp eq i4 %h106_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %add_ln210 = add i4 %h106_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln210, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:2  %trunc_ln212 = trunc i4 %h106_0_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln212"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
ATTN_2D_LOOP_2_begin:3  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %trunc_ln212, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="9">
<![CDATA[
ATTN_2D_LOOP_2_begin:4  %zext_ln212 = zext i9 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="273" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:5  %shl_ln212_1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln212, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln212_1"/></StgValue>
</operation>

<operation id="274" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="7">
<![CDATA[
ATTN_2D_LOOP_2_begin:6  %zext_ln212_2 = zext i7 %shl_ln212_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="275" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ATTN_2D_LOOP_2_begin:7  %sub_ln212 = sub i10 %zext_ln212, %zext_ln212_2

]]></Node>
<StgValue><ssdm name="sub_ln212"/></StgValue>
</operation>

<operation id="276" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
ATTN_2D_LOOP_2_begin:8  %tmp_66 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %h106_0_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="277" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
ATTN_2D_LOOP_2_begin:9  %tmp_67 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h106_0_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="8">
<![CDATA[
ATTN_2D_LOOP_2_begin:10  %zext_ln203 = zext i8 %tmp_67 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ATTN_2D_LOOP_2_begin:11  %sub_ln203 = sub i10 %tmp_66, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_begin:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<384>"([384 x i40]* %attn_output_2D_0_V, [384 x i40]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:3  call fastcc void @init_2d_mem([384 x i40]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln234"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %d107_0_0 = phi i6 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln211, %4 ]

]]></Node>
<StgValue><ssdm name="d107_0_0"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="6">
<![CDATA[
:1  %zext_ln211 = zext i6 %d107_0_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln211 = icmp eq i6 %d107_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln211 = add i6 %d107_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln211, label %ATTN_2D_LOOP_2_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln212 = add i10 %zext_ln211, %sub_ln212

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln203 = add i10 %sub_ln203, %zext_ln211

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
:5  %sext_ln203 = sext i10 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %attn_output_0_addr = getelementptr [384 x i40]* %attn_output_0, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="attn_output_0_addr"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="9">
<![CDATA[
:7  %attn_output_0_load = load i40* %attn_output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_2_end:0  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str25, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str26) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
:2  %sext_ln212 = sext i10 %add_ln212 to i32

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln212_1 = zext i32 %sext_ln212 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="9">
<![CDATA[
:7  %attn_output_0_load = load i40* %attn_output_0_addr, align 8

]]></Node>
<StgValue><ssdm name="attn_output_0_load"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_0_V_s = getelementptr [384 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_s"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="40" op_1_bw="9">
<![CDATA[
:9  store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="303" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:1  call fastcc void @"rms_norm<384>"([384 x i40]* %attn_output_2D_0_V, [384 x i40]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>

<operation id="304" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:3  call fastcc void @init_2d_mem([384 x i40]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln234"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="305" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="0" op_67_bw="0" op_68_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %final_scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [6 x i8]* %quantized_final_outp_4, [6 x i8]* %quantized_final_outp_5, [6 x i8]* %quantized_final_outp_6, [6 x i8]* %quantized_final_outp_7, [6 x i8]* %quantized_final_outp_8, [6 x i8]* %quantized_final_outp_9, [6 x i8]* %quantized_final_outp_10, [6 x i8]* %quantized_final_outp_11, [6 x i8]* %quantized_final_outp_12, [6 x i8]* %quantized_final_outp_13, [6 x i8]* %quantized_final_outp_14, [6 x i8]* %quantized_final_outp_15, [6 x i8]* %quantized_final_outp_16, [6 x i8]* %quantized_final_outp_17, [6 x i8]* %quantized_final_outp_18, [6 x i8]* %quantized_final_outp_19, [6 x i8]* %quantized_final_outp_20, [6 x i8]* %quantized_final_outp_21, [6 x i8]* %quantized_final_outp_22, [6 x i8]* %quantized_final_outp_23, [6 x i8]* %quantized_final_outp_24, [6 x i8]* %quantized_final_outp_25, [6 x i8]* %quantized_final_outp_26, [6 x i8]* %quantized_final_outp_27, [6 x i8]* %quantized_final_outp_28, [6 x i8]* %quantized_final_outp_29, [6 x i8]* %quantized_final_outp_30, [6 x i8]* %quantized_final_outp_31, [6 x i8]* %quantized_final_outp_32, [6 x i8]* %quantized_final_outp_33, [6 x i8]* %quantized_final_outp_34, [6 x i8]* %quantized_final_outp_35, [6 x i8]* %quantized_final_outp_36, [6 x i8]* %quantized_final_outp_37, [6 x i8]* %quantized_final_outp_38, [6 x i8]* %quantized_final_outp_39, [6 x i8]* %quantized_final_outp_40, [6 x i8]* %quantized_final_outp_41, [6 x i8]* %quantized_final_outp_42, [6 x i8]* %quantized_final_outp_43, [6 x i8]* %quantized_final_outp_44, [6 x i8]* %quantized_final_outp_45, [6 x i8]* %quantized_final_outp_46, [6 x i8]* %quantized_final_outp_47, [6 x i8]* %quantized_final_outp_48, [6 x i8]* %quantized_final_outp_49, [6 x i8]* %quantized_final_outp_50, [6 x i8]* %quantized_final_outp_51, [6 x i8]* %quantized_final_outp_52, [6 x i8]* %quantized_final_outp_53, [6 x i8]* %quantized_final_outp_54, [6 x i8]* %quantized_final_outp_55, [6 x i8]* %quantized_final_outp_56, [6 x i8]* %quantized_final_outp_57, [6 x i8]* %quantized_final_outp_58, [6 x i8]* %quantized_final_outp_59, [6 x i8]* %quantized_final_outp_60, [6 x i8]* %quantized_final_outp_61, [6 x i8]* %quantized_final_outp_62, [6 x i8]* %quantized_final_outp_63)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="306" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="0" op_67_bw="0" op_68_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:2  %final_scales_0_V = call fastcc i40 @quantize_activation([384 x i40]* %attn_output_2D_0_V, [6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [6 x i8]* %quantized_final_outp_4, [6 x i8]* %quantized_final_outp_5, [6 x i8]* %quantized_final_outp_6, [6 x i8]* %quantized_final_outp_7, [6 x i8]* %quantized_final_outp_8, [6 x i8]* %quantized_final_outp_9, [6 x i8]* %quantized_final_outp_10, [6 x i8]* %quantized_final_outp_11, [6 x i8]* %quantized_final_outp_12, [6 x i8]* %quantized_final_outp_13, [6 x i8]* %quantized_final_outp_14, [6 x i8]* %quantized_final_outp_15, [6 x i8]* %quantized_final_outp_16, [6 x i8]* %quantized_final_outp_17, [6 x i8]* %quantized_final_outp_18, [6 x i8]* %quantized_final_outp_19, [6 x i8]* %quantized_final_outp_20, [6 x i8]* %quantized_final_outp_21, [6 x i8]* %quantized_final_outp_22, [6 x i8]* %quantized_final_outp_23, [6 x i8]* %quantized_final_outp_24, [6 x i8]* %quantized_final_outp_25, [6 x i8]* %quantized_final_outp_26, [6 x i8]* %quantized_final_outp_27, [6 x i8]* %quantized_final_outp_28, [6 x i8]* %quantized_final_outp_29, [6 x i8]* %quantized_final_outp_30, [6 x i8]* %quantized_final_outp_31, [6 x i8]* %quantized_final_outp_32, [6 x i8]* %quantized_final_outp_33, [6 x i8]* %quantized_final_outp_34, [6 x i8]* %quantized_final_outp_35, [6 x i8]* %quantized_final_outp_36, [6 x i8]* %quantized_final_outp_37, [6 x i8]* %quantized_final_outp_38, [6 x i8]* %quantized_final_outp_39, [6 x i8]* %quantized_final_outp_40, [6 x i8]* %quantized_final_outp_41, [6 x i8]* %quantized_final_outp_42, [6 x i8]* %quantized_final_outp_43, [6 x i8]* %quantized_final_outp_44, [6 x i8]* %quantized_final_outp_45, [6 x i8]* %quantized_final_outp_46, [6 x i8]* %quantized_final_outp_47, [6 x i8]* %quantized_final_outp_48, [6 x i8]* %quantized_final_outp_49, [6 x i8]* %quantized_final_outp_50, [6 x i8]* %quantized_final_outp_51, [6 x i8]* %quantized_final_outp_52, [6 x i8]* %quantized_final_outp_53, [6 x i8]* %quantized_final_outp_54, [6 x i8]* %quantized_final_outp_55, [6 x i8]* %quantized_final_outp_56, [6 x i8]* %quantized_final_outp_57, [6 x i8]* %quantized_final_outp_58, [6 x i8]* %quantized_final_outp_59, [6 x i8]* %quantized_final_outp_60, [6 x i8]* %quantized_final_outp_61, [6 x i8]* %quantized_final_outp_62, [6 x i8]* %quantized_final_outp_63)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="40" op_86_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:4  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [6 x i8]* %quantized_final_outp_4, [6 x i8]* %quantized_final_outp_5, [6 x i8]* %quantized_final_outp_6, [6 x i8]* %quantized_final_outp_7, [6 x i8]* %quantized_final_outp_8, [6 x i8]* %quantized_final_outp_9, [6 x i8]* %quantized_final_outp_10, [6 x i8]* %quantized_final_outp_11, [6 x i8]* %quantized_final_outp_12, [6 x i8]* %quantized_final_outp_13, [6 x i8]* %quantized_final_outp_14, [6 x i8]* %quantized_final_outp_15, [6 x i8]* %quantized_final_outp_16, [6 x i8]* %quantized_final_outp_17, [6 x i8]* %quantized_final_outp_18, [6 x i8]* %quantized_final_outp_19, [6 x i8]* %quantized_final_outp_20, [6 x i8]* %quantized_final_outp_21, [6 x i8]* %quantized_final_outp_22, [6 x i8]* %quantized_final_outp_23, [6 x i8]* %quantized_final_outp_24, [6 x i8]* %quantized_final_outp_25, [6 x i8]* %quantized_final_outp_26, [6 x i8]* %quantized_final_outp_27, [6 x i8]* %quantized_final_outp_28, [6 x i8]* %quantized_final_outp_29, [6 x i8]* %quantized_final_outp_30, [6 x i8]* %quantized_final_outp_31, [6 x i8]* %quantized_final_outp_32, [6 x i8]* %quantized_final_outp_33, [6 x i8]* %quantized_final_outp_34, [6 x i8]* %quantized_final_outp_35, [6 x i8]* %quantized_final_outp_36, [6 x i8]* %quantized_final_outp_37, [6 x i8]* %quantized_final_outp_38, [6 x i8]* %quantized_final_outp_39, [6 x i8]* %quantized_final_outp_40, [6 x i8]* %quantized_final_outp_41, [6 x i8]* %quantized_final_outp_42, [6 x i8]* %quantized_final_outp_43, [6 x i8]* %quantized_final_outp_44, [6 x i8]* %quantized_final_outp_45, [6 x i8]* %quantized_final_outp_46, [6 x i8]* %quantized_final_outp_47, [6 x i8]* %quantized_final_outp_48, [6 x i8]* %quantized_final_outp_49, [6 x i8]* %quantized_final_outp_50, [6 x i8]* %quantized_final_outp_51, [6 x i8]* %quantized_final_outp_52, [6 x i8]* %quantized_final_outp_53, [6 x i8]* %quantized_final_outp_54, [6 x i8]* %quantized_final_outp_55, [6 x i8]* %quantized_final_outp_56, [6 x i8]* %quantized_final_outp_57, [6 x i8]* %quantized_final_outp_58, [6 x i8]* %quantized_final_outp_59, [6 x i8]* %quantized_final_outp_60, [6 x i8]* %quantized_final_outp_61, [6 x i8]* %quantized_final_outp_62, [6 x i8]* %quantized_final_outp_63, [384 x i40]* %final_output_0_V, i40 %final_scales_0_V, [2304 x i8]* @o_weights_0, [2304 x i8]* @o_weights_1, [2304 x i8]* @o_weights_2, [2304 x i8]* @o_weights_3, [2304 x i8]* @o_weights_4, [2304 x i8]* @o_weights_5, [2304 x i8]* @o_weights_6, [2304 x i8]* @o_weights_7, [2304 x i8]* @o_weights_8, [2304 x i8]* @o_weights_9, [2304 x i8]* @o_weights_10, [2304 x i8]* @o_weights_11, [2304 x i8]* @o_weights_12, [2304 x i8]* @o_weights_13, [2304 x i8]* @o_weights_14, [2304 x i8]* @o_weights_15, i22 728135)

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_end:0  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="40" op_66_bw="40" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="22" op_84_bw="0" op_85_bw="40" op_86_bw="40">
<![CDATA[
ATTN_2D_LOOP_1_end:4  call fastcc void @linear_forward_no_mu([6 x i8]* %quantized_final_outp, [6 x i8]* %quantized_final_outp_1, [6 x i8]* %quantized_final_outp_2, [6 x i8]* %quantized_final_outp_3, [6 x i8]* %quantized_final_outp_4, [6 x i8]* %quantized_final_outp_5, [6 x i8]* %quantized_final_outp_6, [6 x i8]* %quantized_final_outp_7, [6 x i8]* %quantized_final_outp_8, [6 x i8]* %quantized_final_outp_9, [6 x i8]* %quantized_final_outp_10, [6 x i8]* %quantized_final_outp_11, [6 x i8]* %quantized_final_outp_12, [6 x i8]* %quantized_final_outp_13, [6 x i8]* %quantized_final_outp_14, [6 x i8]* %quantized_final_outp_15, [6 x i8]* %quantized_final_outp_16, [6 x i8]* %quantized_final_outp_17, [6 x i8]* %quantized_final_outp_18, [6 x i8]* %quantized_final_outp_19, [6 x i8]* %quantized_final_outp_20, [6 x i8]* %quantized_final_outp_21, [6 x i8]* %quantized_final_outp_22, [6 x i8]* %quantized_final_outp_23, [6 x i8]* %quantized_final_outp_24, [6 x i8]* %quantized_final_outp_25, [6 x i8]* %quantized_final_outp_26, [6 x i8]* %quantized_final_outp_27, [6 x i8]* %quantized_final_outp_28, [6 x i8]* %quantized_final_outp_29, [6 x i8]* %quantized_final_outp_30, [6 x i8]* %quantized_final_outp_31, [6 x i8]* %quantized_final_outp_32, [6 x i8]* %quantized_final_outp_33, [6 x i8]* %quantized_final_outp_34, [6 x i8]* %quantized_final_outp_35, [6 x i8]* %quantized_final_outp_36, [6 x i8]* %quantized_final_outp_37, [6 x i8]* %quantized_final_outp_38, [6 x i8]* %quantized_final_outp_39, [6 x i8]* %quantized_final_outp_40, [6 x i8]* %quantized_final_outp_41, [6 x i8]* %quantized_final_outp_42, [6 x i8]* %quantized_final_outp_43, [6 x i8]* %quantized_final_outp_44, [6 x i8]* %quantized_final_outp_45, [6 x i8]* %quantized_final_outp_46, [6 x i8]* %quantized_final_outp_47, [6 x i8]* %quantized_final_outp_48, [6 x i8]* %quantized_final_outp_49, [6 x i8]* %quantized_final_outp_50, [6 x i8]* %quantized_final_outp_51, [6 x i8]* %quantized_final_outp_52, [6 x i8]* %quantized_final_outp_53, [6 x i8]* %quantized_final_outp_54, [6 x i8]* %quantized_final_outp_55, [6 x i8]* %quantized_final_outp_56, [6 x i8]* %quantized_final_outp_57, [6 x i8]* %quantized_final_outp_58, [6 x i8]* %quantized_final_outp_59, [6 x i8]* %quantized_final_outp_60, [6 x i8]* %quantized_final_outp_61, [6 x i8]* %quantized_final_outp_62, [6 x i8]* %quantized_final_outp_63, [384 x i40]* %final_output_0_V, i40 %final_scales_0_V, [2304 x i8]* @o_weights_0, [2304 x i8]* @o_weights_1, [2304 x i8]* @o_weights_2, [2304 x i8]* @o_weights_3, [2304 x i8]* @o_weights_4, [2304 x i8]* @o_weights_5, [2304 x i8]* @o_weights_6, [2304 x i8]* @o_weights_7, [2304 x i8]* @o_weights_8, [2304 x i8]* @o_weights_9, [2304 x i8]* @o_weights_10, [2304 x i8]* @o_weights_11, [2304 x i8]* @o_weights_12, [2304 x i8]* @o_weights_13, [2304 x i8]* @o_weights_14, [2304 x i8]* @o_weights_15, i22 728135)

]]></Node>
<StgValue><ssdm name="call_ln235"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0">
<![CDATA[
ATTN_2D_LOOP_1_end:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln242"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
