Timeline:

Day 1 - Create Python Script, Assembly to Hex Values
Day 2 - Complete instr_mem.sv and Start if_stage.sv
Day 3 - Complete if_stage.sv and Start id_stage.sv
Day 4 - Work on id_stage.sv and Complete alu.sv
Day 5 - Complete id_stage.sv and Complete ex_branch.sv
Day 6 - Complete mem_stage.sv and Complete wb_stage.sv
Day 7 - Complete data_mem.sv and start pipeline_reg.sv
Day 8 - Complete pipeline_reg.sv and start hazard_handle.sv
Day 9 - Complete hazard_handle.sv
Day 10 - Complete cpu_top.sv and Start the UVM for cpu_tb.sv
Day 11 - Work on UVM
Day 12 - Work on UVM
Day 13 - Work on UVM
Day 14 - Complete UVM and run Simulation
Day 15 - Debug and fix errors
Day 16 - Complete cpu_fpga_top.sv and Debug on FPGA
Day 17 - Run on FPGA
