Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sun Oct  6 16:06:24 2024
| Host             : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command          : report_power -file A7BoardTop_power_routed.rpt -pb A7BoardTop_power_summary_routed.pb -rpx A7BoardTop_power_routed.rpx
| Design           : A7BoardTop
| Device           : xc7a200tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.603        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.451        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.028 |       11 |       --- |             --- |
| Slice Logic             |     0.010 |    14753 |       --- |             --- |
|   LUT as Logic          |     0.009 |     6132 |    133800 |            4.58 |
|   CARRY4                |    <0.001 |      430 |     33450 |            1.29 |
|   Register              |    <0.001 |     5561 |    269200 |            2.07 |
|   F7/F8 Muxes           |    <0.001 |      587 |    133800 |            0.44 |
|   Others                |     0.000 |      931 |       --- |             --- |
|   BUFG                  |     0.000 |        2 |        32 |            6.25 |
|   LUT as Shift Register |     0.000 |        7 |     46200 |            0.02 |
| Signals                 |     0.011 |    13332 |       --- |             --- |
| Block RAM               |     0.020 |    268.5 |       365 |           73.56 |
| MMCM                    |     0.229 |        2 |        10 |           20.00 |
| DSPs                    |    <0.001 |       13 |       740 |            1.76 |
| I/O                     |     0.152 |       83 |       400 |           20.75 |
| Static Power            |     0.152 |          |           |                 |
| Total                   |     0.603 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.107 |       0.070 |      0.037 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.158 |       0.127 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.051 |       0.046 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.002 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk100_clk_wiz_0   | clk_wiz_0Inst/inst/clk100_clk_wiz_0   |            10.0 |
| clk100ps_clk_wiz_0 | clk_wiz_0Inst/inst/clk100ps_clk_wiz_0 |            10.0 |
| clk125_clk_wiz_0   | clk_wiz_0Inst/inst/clk125_clk_wiz_0   |             8.0 |
| clk12_clk_wiz_1    | clk_wiz_1Inst/inst/clk12_clk_wiz_1    |            83.3 |
| clk25_clk_wiz_0    | clk_wiz_0Inst/inst/clk25_clk_wiz_0    |            40.0 |
| clk50_clk_wiz_0    | clk_wiz_0Inst/inst/clk50_clk_wiz_0    |            20.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0Inst/inst/clkfbout_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_1 | clk_wiz_1Inst/inst/clkfbout_clk_wiz_1 |            20.0 |
| sysClk50           | sysClk50                              |            20.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| A7BoardTop            |     0.451 |
|   clk_wiz_0Inst       |     0.107 |
|     inst              |     0.107 |
|   clk_wiz_1Inst       |     0.123 |
|     inst              |     0.123 |
|   dvidInst            |     0.002 |
|   tangerineSOCInst    |     0.066 |
|     UARTInst          |     0.002 |
|     blitterInst       |     0.012 |
|     fastRamInst       |     0.009 |
|       U0              |     0.009 |
|     i2sControllerInst |     0.003 |
|     nekoRvInst        |     0.014 |
|     pixelGenInst      |     0.001 |
|     sdramDMAInst      |     0.007 |
|       gfxBufRamInst   |     0.002 |
|     spriteGenInst     |     0.003 |
|       spriteDPRamInst |     0.002 |
|     systemRamInst     |     0.009 |
|       U0              |     0.009 |
|     usbHostInst       |     0.003 |
+-----------------------+-----------+


