set ABS_TOP                         /home/robert/Documents/hardware_dev/mrdust
set TOP                            z1top
set FPGA_PART                      xc7z020clg400-1
set_param general.maxThreads       4
set_param general.maxBackupLogs    0
set RTL { /home/robert/Documents/hardware_dev/mrdust/src/edge_det.v /home/robert/Documents/hardware_dev/mrdust/src/fsm.v }
set CONSTRAINTS { }
