 
****************************************
Report : qor
Design : spi_combine
Version: K-2015.06
Date   : Wed Dec 27 15:32:35 2023
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.16
  Critical Path Slack:           0.24
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'spi_SlaveMode_u/sck_i'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          2.74
  Critical Path Slack:           6.25
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        167
  Leaf Cell Count:                719
  Buf/Inv Cell Count:              92
  Buf Cell Count:                   0
  Inv Cell Count:                  92
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:       543
  Sequential Cell Count:          176
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6985.036879
  Noncombinational Area:  8788.147076
  Buf/Inv Area:            598.348801
  Total Buffer Area:             0.00
  Total Inverter Area:         598.35
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             15773.183954
  Design Area:           15773.183954


  Design Rules
  -----------------------------------
  Total Number of Nets:           743
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.60
  Logic Optimization:                  1.00
  Mapping Optimization:                1.31
  -----------------------------------------
  Overall Compile Time:                4.80
  Overall Compile Wall Clock Time:     6.05

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
