Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 08:25:10 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (81)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (81)
-------------------------------
 There are 81 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.307        0.000                      0                  221        0.078        0.000                      0                  221        2.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.307        0.000                      0                  221        0.238        0.000                      0                  221       19.500        0.000                       0                    83  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.320        0.000                      0                  221        0.238        0.000                      0                  221       19.500        0.000                       0                    83  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.307        0.000                      0                  221        0.078        0.000                      0                  221  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.307        0.000                      0                  221        0.078        0.000                      0                  221  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 3.426ns (59.429%)  route 2.339ns (40.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.330     4.867    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.388ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 3.543ns (62.338%)  route 2.141ns (37.662%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.131     4.786    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.388    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.778    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.415ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 3.330ns (58.743%)  route 2.339ns (41.257%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.441 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.329     4.771    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 33.415    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 3.467ns (61.395%)  route 2.180ns (38.605%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.578 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.171     4.749    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.453ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.434ns (61.111%)  route 2.185ns (38.889%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.545 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.176     4.721    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 33.453    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 3.447ns (62.406%)  route 2.077ns (37.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.558 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.067     4.626    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.644ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 3.426ns (63.130%)  route 2.001ns (36.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.992     4.529    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 33.644    

Slack (MET) :             33.670ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.221ns (59.628%)  route 2.181ns (40.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.172     4.504    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                 33.670    

Slack (MET) :             33.725ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.543ns (66.280%)  route 1.803ns (33.720%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.793     4.448    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 33.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.344    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X91Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.239    -0.629    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.537    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.119%)  route 0.163ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.163    -0.322    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.274    -0.615    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091    -0.524    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.769%)  route 0.182ns (46.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.283    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y85         LUT5 (Prop_lut5_I1_O)        0.048    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[4]
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X90Y85         FDRE (Hold_fdre_C_D)         0.131    -0.483    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.310    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y90         LUT5 (Prop_lut5_I4_O)        0.043    -0.267 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.852    -0.888    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.238    -0.649    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.133    -0.516    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.408    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.098    -0.310 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.846    -0.894    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.092    -0.560    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.290    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.247 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.870    -0.870    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X90Y84         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.450    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.405 r  design_1_i/Debounce_Switch_1/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.342    design_1_i/Debounce_Switch_1/inst/r_State_i_4_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.297 r  design_1_i/Debounce_Switch_1/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/Debounce_Switch_1/inst/r_State_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                         clock pessimism              0.252    -0.639    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/Debounce_Switch_1/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.334    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.634    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.748%)  route 0.196ns (51.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4, routed)           0.196    -0.293    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X91Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                         clock pessimism              0.274    -0.594    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.502    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.331    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.042    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.107    -0.544    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y87     design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y87     design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.320ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 3.426ns (59.429%)  route 2.339ns (40.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.330     4.867    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 33.320    

Slack (MET) :             33.401ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 3.543ns (62.338%)  route 2.141ns (37.662%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.131     4.786    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.401    

Slack (MET) :             33.410ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.778    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.188    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.188    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 33.410    

Slack (MET) :             33.428ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 3.330ns (58.743%)  route 2.339ns (41.257%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.441 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.329     4.771    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.199    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 33.428    

Slack (MET) :             33.444ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 3.467ns (61.395%)  route 2.180ns (38.605%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.578 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.171     4.749    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 33.444    

Slack (MET) :             33.466ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.434ns (61.111%)  route 2.185ns (38.889%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.545 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.176     4.721    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.188    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.188    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 33.466    

Slack (MET) :             33.573ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 3.447ns (62.406%)  route 2.077ns (37.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.558 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.067     4.626    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.199    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 33.573    

Slack (MET) :             33.657ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 3.426ns (63.130%)  route 2.001ns (36.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.992     4.529    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.147    38.935    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 33.657    

Slack (MET) :             33.683ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.221ns (59.628%)  route 2.181ns (40.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.172     4.504    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                 33.683    

Slack (MET) :             33.738ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.543ns (66.280%)  route 1.803ns (33.720%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.793     4.448    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.147    38.935    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 33.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.344    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X91Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.239    -0.629    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.537    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.119%)  route 0.163ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.163    -0.322    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.274    -0.615    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091    -0.524    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.769%)  route 0.182ns (46.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.283    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y85         LUT5 (Prop_lut5_I1_O)        0.048    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[4]
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X90Y85         FDRE (Hold_fdre_C_D)         0.131    -0.483    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.310    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y90         LUT5 (Prop_lut5_I4_O)        0.043    -0.267 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.852    -0.888    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.238    -0.649    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.133    -0.516    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.408    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.098    -0.310 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.846    -0.894    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.092    -0.560    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.290    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.247 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.870    -0.870    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X90Y84         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.450    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.405 r  design_1_i/Debounce_Switch_1/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.342    design_1_i/Debounce_Switch_1/inst/r_State_i_4_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.297 r  design_1_i/Debounce_Switch_1/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/Debounce_Switch_1/inst/r_State_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                         clock pessimism              0.252    -0.639    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/Debounce_Switch_1/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.334    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.634    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.091    -0.543    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.748%)  route 0.196ns (51.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4, routed)           0.196    -0.293    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X91Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                         clock pessimism              0.274    -0.594    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.502    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.331    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.042    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.240    -0.651    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.107    -0.544    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y87     design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y87     design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 3.426ns (59.429%)  route 2.339ns (40.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.330     4.867    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.388ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 3.543ns (62.338%)  route 2.141ns (37.662%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.131     4.786    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.388    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.778    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.415ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 3.330ns (58.743%)  route 2.339ns (41.257%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.441 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.329     4.771    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 33.415    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 3.467ns (61.395%)  route 2.180ns (38.605%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.578 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.171     4.749    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.453ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.434ns (61.111%)  route 2.185ns (38.889%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.545 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.176     4.721    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 33.453    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 3.447ns (62.406%)  route 2.077ns (37.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.558 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.067     4.626    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.644ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 3.426ns (63.130%)  route 2.001ns (36.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.992     4.529    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 33.644    

Slack (MET) :             33.670ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.221ns (59.628%)  route 2.181ns (40.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.172     4.504    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                 33.670    

Slack (MET) :             33.725ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.543ns (66.280%)  route 1.803ns (33.720%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.793     4.448    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 33.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.344    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X91Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.239    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.119%)  route 0.163ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.163    -0.322    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.274    -0.615    
                         clock uncertainty            0.160    -0.455    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.769%)  route 0.182ns (46.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.283    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y85         LUT5 (Prop_lut5_I1_O)        0.048    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[4]
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.160    -0.454    
    SLICE_X90Y85         FDRE (Hold_fdre_C_D)         0.131    -0.323    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.310    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y90         LUT5 (Prop_lut5_I4_O)        0.043    -0.267 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.852    -0.888    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.238    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.133    -0.356    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.408    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.098    -0.310 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.846    -0.894    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.092    -0.400    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.290    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.247 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.870    -0.870    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X90Y84         FDRE (Hold_fdre_C_D)         0.131    -0.338    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.450    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.405 r  design_1_i/Debounce_Switch_1/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.342    design_1_i/Debounce_Switch_1/inst/r_State_i_4_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.297 r  design_1_i/Debounce_Switch_1/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/Debounce_Switch_1/inst/r_State_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                         clock pessimism              0.252    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/Debounce_Switch_1/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.334    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.748%)  route 0.196ns (51.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4, routed)           0.196    -0.293    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X91Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                         clock pessimism              0.274    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.342    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.331    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.042    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.240    -0.651    
                         clock uncertainty            0.160    -0.491    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.107    -0.384    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.307ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 3.426ns (59.429%)  route 2.339ns (40.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.330     4.867    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 33.307    

Slack (MET) :             33.388ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 3.543ns (62.338%)  route 2.141ns (37.662%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.131     4.786    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 33.388    

Slack (MET) :             33.397ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.662 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.778    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 33.397    

Slack (MET) :             33.415ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 3.330ns (58.743%)  route 2.339ns (41.257%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.441 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.329     4.771    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                 33.415    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 3.467ns (61.395%)  route 2.180ns (38.605%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.578 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.171     4.749    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.453ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.434ns (61.111%)  route 2.185ns (38.889%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.545 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.176     4.721    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.721    
  -------------------------------------------------------------------
                         slack                                 33.453    

Slack (MET) :             33.560ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 3.447ns (62.406%)  route 2.077ns (37.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.558 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.067     4.626    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.626    
  -------------------------------------------------------------------
                         slack                                 33.560    

Slack (MET) :             33.644ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 3.426ns (63.130%)  route 2.001ns (36.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.537 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.992     4.529    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 33.644    

Slack (MET) :             33.670ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.221ns (59.628%)  route 2.181ns (40.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.172     4.504    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                 33.670    

Slack (MET) :             33.725ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 3.543ns (66.280%)  route 1.803ns (33.720%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.565    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y86         LUT2 (Prop_lut2_I1_O)        0.124     2.689 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.689    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.222 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.222    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.339 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.339    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.654 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.793     4.448    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 33.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.344    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]
    SLICE_X91Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[2]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/C
                         clock pessimism              0.239    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.377    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.119%)  route 0.163ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.163    -0.322    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X85Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.274    -0.615    
                         clock uncertainty            0.160    -0.455    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.769%)  route 0.182ns (46.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.283    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y85         LUT5 (Prop_lut5_I1_O)        0.048    -0.235 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    design_1_i/num_capture_4bit_0/inst/p_0_in[4]
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y85         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.160    -0.454    
    SLICE_X90Y85         FDRE (Hold_fdre_C_D)         0.131    -0.323    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.582    -0.649    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.175    -0.310    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y90         LUT5 (Prop_lut5_I4_O)        0.043    -0.267 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.852    -0.888    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y90         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.238    -0.649    
                         clock uncertainty            0.160    -0.489    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.133    -0.356    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.074%)  route 0.116ns (33.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/Q
                         net (fo=8, routed)           0.116    -0.408    design_1_i/VGA_timings_0/inst/oCountV[4]
    SLICE_X85Y84         LUT6 (Prop_lut6_I4_O)        0.098    -0.310 r  design_1_i/VGA_timings_0/inst/CountV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    design_1_i/VGA_timings_0/inst/p_0_in__0[5]
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.846    -0.894    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y84         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.092    -0.400    design_1_i/VGA_timings_0/inst/CountV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.290    design_1_i/num_capture_4bit_0/inst/oAddr[1]
    SLICE_X90Y84         LUT3 (Prop_lut3_I0_O)        0.043    -0.247 r  design_1_i/num_capture_4bit_0/inst/rCurrAddr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.870    -0.870    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X90Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.160    -0.469    
    SLICE_X90Y84         FDRE (Hold_fdre_C_D)         0.131    -0.338    design_1_i/num_capture_4bit_0/inst/rCurrAddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_1/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.579    -0.652    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X88Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]/Q
                         net (fo=2, routed)           0.062    -0.450    design_1_i/Debounce_Switch_1/inst/r_Count_reg[9]
    SLICE_X89Y86         LUT4 (Prop_lut4_I0_O)        0.045    -0.405 r  design_1_i/Debounce_Switch_1/inst/r_State_i_4/O
                         net (fo=2, routed)           0.063    -0.342    design_1_i/Debounce_Switch_1/inst/r_State_i_4_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.297 r  design_1_i/Debounce_Switch_1/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/Debounce_Switch_1/inst/r_State_i_1_n_0
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/Debounce_Switch_1/inst/i_Clk
    SLICE_X89Y86         FDRE                                         r  design_1_i/Debounce_Switch_1/inst/r_State_reg/C
                         clock pessimism              0.252    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X89Y86         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/Debounce_Switch_1/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.175    -0.334    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.850    -0.890    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y88         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.634    
                         clock uncertainty            0.160    -0.474    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.091    -0.383    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.748%)  route 0.196ns (51.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.602    -0.629    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X93Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=4, routed)           0.196    -0.293    design_1_i/num_capture_4bit_0/inst/iPush
    SLICE_X91Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/num_capture_4bit_0/inst/rFSM_Curr[1]_i_1_n_0
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.871    -0.869    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X91Y86         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/C
                         clock pessimism              0.274    -0.594    
                         clock uncertainty            0.160    -0.434    
    SLICE_X91Y86         FDRE (Hold_fdre_C_D)         0.092    -0.342    design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 r  design_1_i/VGA_timings_0/inst/CountH_reg[8]/Q
                         net (fo=18, routed)          0.179    -0.331    design_1_i/VGA_timings_0/inst/oCountH[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I0_O)        0.042    -0.289 r  design_1_i/VGA_timings_0/inst/CountH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/VGA_timings_0/inst/p_0_in[9]
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=81, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
                         clock pessimism              0.240    -0.651    
                         clock uncertainty            0.160    -0.491    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.107    -0.384    design_1_i/VGA_timings_0/inst/CountH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.095    





