#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fa40d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fac100 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x1f93570 .functor NOT 1, L_0x1fe3470, C4<0>, C4<0>, C4<0>;
L_0x1fe31b0 .functor XOR 1, L_0x1fe3070, L_0x1fe3110, C4<0>, C4<0>;
L_0x1fe3360 .functor XOR 1, L_0x1fe31b0, L_0x1fe32c0, C4<0>, C4<0>;
v0x1fe0140_0 .net "A", 0 0, v0x1fdd090_0;  1 drivers
v0x1fe0200_0 .net "B", 0 0, v0x1fdd130_0;  1 drivers
v0x1fe02c0_0 .net "C", 0 0, v0x1fdd1d0_0;  1 drivers
v0x1fe0360_0 .net "S", 0 0, v0x1fdd270_0;  1 drivers
v0x1fe0400_0 .net "Z_dut", 0 0, v0x1fdddb0_0;  1 drivers
v0x1fe04f0_0 .net "Z_ref", 0 0, L_0x1fe1210;  1 drivers
v0x1fe0590_0 .net *"_ivl_10", 0 0, L_0x1fe32c0;  1 drivers
v0x1fe0630_0 .net *"_ivl_12", 0 0, L_0x1fe3360;  1 drivers
v0x1fe06d0_0 .net *"_ivl_2", 0 0, L_0x1fe2fd0;  1 drivers
v0x1fe07b0_0 .net *"_ivl_4", 0 0, L_0x1fe3070;  1 drivers
v0x1fe0890_0 .net *"_ivl_6", 0 0, L_0x1fe3110;  1 drivers
v0x1fe0970_0 .net *"_ivl_8", 0 0, L_0x1fe31b0;  1 drivers
v0x1fe0a50_0 .var "clk", 0 0;
v0x1fe0af0_0 .net "enable", 0 0, v0x1fdd400_0;  1 drivers
v0x1fe0b90_0 .var/2u "stats1", 159 0;
v0x1fe0c70_0 .var/2u "strobe", 0 0;
v0x1fe0d30_0 .net "tb_match", 0 0, L_0x1fe3470;  1 drivers
v0x1fe0df0_0 .net "tb_mismatch", 0 0, L_0x1f93570;  1 drivers
v0x1fe0eb0_0 .net "wavedrom_enable", 0 0, v0x1fdd4d0_0;  1 drivers
v0x1fe0f50_0 .net "wavedrom_title", 511 0, v0x1fdd570_0;  1 drivers
L_0x1fe2fd0 .concat [ 1 0 0 0], L_0x1fe1210;
L_0x1fe3070 .concat [ 1 0 0 0], L_0x1fe1210;
L_0x1fe3110 .concat [ 1 0 0 0], v0x1fdddb0_0;
L_0x1fe32c0 .concat [ 1 0 0 0], L_0x1fe1210;
L_0x1fe3470 .cmp/eeq 1, L_0x1fe2fd0, L_0x1fe3360;
S_0x1fac290 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1fac100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x1f930a0_0 .net "A", 0 0, v0x1fdd090_0;  alias, 1 drivers
v0x1f93390_0 .net "B", 0 0, v0x1fdd130_0;  alias, 1 drivers
v0x1f93680_0 .net "C", 0 0, v0x1fdd1d0_0;  alias, 1 drivers
v0x1f93cf0_0 .net "S", 0 0, v0x1fdd270_0;  alias, 1 drivers
v0x1f94080_0 .net "Z", 0 0, L_0x1fe1210;  alias, 1 drivers
v0x1f94410_0 .net *"_ivl_0", 2 0, L_0x1fe0ff0;  1 drivers
v0x1f947a0_0 .net "clk", 0 0, v0x1fe0a50_0;  1 drivers
v0x1fdc6d0_0 .net "enable", 0 0, v0x1fdd400_0;  alias, 1 drivers
v0x1fdc790_0 .var "q", 7 0;
E_0x1fa2df0 .event posedge, v0x1f947a0_0;
L_0x1fe0ff0 .concat [ 1 1 1 0], v0x1fdd1d0_0, v0x1fdd130_0, v0x1fdd090_0;
L_0x1fe1210 .part/v v0x1fdc790_0, L_0x1fe0ff0, 1;
S_0x1fdc950 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x1fac100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1fdd090_0 .var "A", 0 0;
v0x1fdd130_0 .var "B", 0 0;
v0x1fdd1d0_0 .var "C", 0 0;
v0x1fdd270_0 .var "S", 0 0;
v0x1fdd310_0 .net "clk", 0 0, v0x1fe0a50_0;  alias, 1 drivers
v0x1fdd400_0 .var "enable", 0 0;
v0x1fdd4d0_0 .var "wavedrom_enable", 0 0;
v0x1fdd570_0 .var "wavedrom_title", 511 0;
E_0x1fa1e40/0 .event negedge, v0x1f947a0_0;
E_0x1fa1e40/1 .event posedge, v0x1f947a0_0;
E_0x1fa1e40 .event/or E_0x1fa1e40/0, E_0x1fa1e40/1;
E_0x1f899f0 .event negedge, v0x1f947a0_0;
S_0x1fdcb90 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1fdc950;
 .timescale -12 -12;
v0x1fdcd90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fdce90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1fdc950;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fdd6e0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x1fac100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
L_0x1f93be0 .functor NOT 1, v0x1fdd090_0, C4<0>, C4<0>, C4<0>;
L_0x1f93f70 .functor NOT 1, v0x1fdd130_0, C4<0>, C4<0>, C4<0>;
L_0x1f94300 .functor AND 1, L_0x1f93be0, L_0x1f93f70, C4<1>, C4<1>;
L_0x1f94690 .functor NOT 1, v0x1fdd1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1facbc0 .functor AND 1, L_0x1f94300, L_0x1f94690, C4<1>, C4<1>;
L_0x1fbace0 .functor NOT 1, v0x1fdd090_0, C4<0>, C4<0>, C4<0>;
L_0x1fe1420 .functor NOT 1, v0x1fdd130_0, C4<0>, C4<0>, C4<0>;
L_0x1fe1490 .functor AND 1, L_0x1fbace0, L_0x1fe1420, C4<1>, C4<1>;
L_0x1fe15f0 .functor AND 1, L_0x1fe1490, v0x1fdd1d0_0, C4<1>, C4<1>;
L_0x1fe16b0 .functor NOT 1, v0x1fdd090_0, C4<0>, C4<0>, C4<0>;
L_0x1fe1780 .functor AND 1, L_0x1fe16b0, v0x1fdd130_0, C4<1>, C4<1>;
L_0x1fe17f0 .functor NOT 1, v0x1fdd1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe18d0 .functor AND 1, L_0x1fe1780, L_0x1fe17f0, C4<1>, C4<1>;
L_0x1fe1a10 .functor NOT 1, v0x1fdd090_0, C4<0>, C4<0>, C4<0>;
L_0x1fe1860 .functor AND 1, L_0x1fe1a10, v0x1fdd130_0, C4<1>, C4<1>;
L_0x1fe1d70 .functor AND 1, L_0x1fe1860, v0x1fdd1d0_0, C4<1>, C4<1>;
L_0x1fe1fd0 .functor NOT 1, v0x1fdd130_0, C4<0>, C4<0>, C4<0>;
L_0x1fe2040 .functor AND 1, v0x1fdd090_0, L_0x1fe1fd0, C4<1>, C4<1>;
L_0x1fe21d0 .functor NOT 1, v0x1fdd1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe2240 .functor AND 1, L_0x1fe2040, L_0x1fe21d0, C4<1>, C4<1>;
L_0x1fe2430 .functor NOT 1, v0x1fdd130_0, C4<0>, C4<0>, C4<0>;
L_0x1fe24a0 .functor AND 1, v0x1fdd090_0, L_0x1fe2430, C4<1>, C4<1>;
L_0x1fe2620 .functor AND 1, L_0x1fe24a0, v0x1fdd1d0_0, C4<1>, C4<1>;
L_0x1fe26e0 .functor AND 1, v0x1fdd090_0, v0x1fdd130_0, C4<1>, C4<1>;
L_0x1fe2820 .functor NOT 1, v0x1fdd1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe28c0 .functor AND 1, L_0x1fe26e0, L_0x1fe2820, C4<1>, C4<1>;
L_0x1fe2d60 .functor AND 1, v0x1fdd090_0, v0x1fdd130_0, C4<1>, C4<1>;
L_0x1fe2dd0 .functor AND 1, L_0x1fe2d60, v0x1fdd1d0_0, C4<1>, C4<1>;
v0x1fdd9b0_0 .net "A", 0 0, v0x1fdd090_0;  alias, 1 drivers
v0x1fddac0_0 .net "B", 0 0, v0x1fdd130_0;  alias, 1 drivers
v0x1fddbd0_0 .net "C", 0 0, v0x1fdd1d0_0;  alias, 1 drivers
v0x1fddcc0_0 .net "S", 0 0, v0x1fdd270_0;  alias, 1 drivers
v0x1fdddb0_0 .var "Z", 0 0;
v0x1fddea0_0 .net *"_ivl_10", 0 0, L_0x1facbc0;  1 drivers
v0x1fddf60_0 .net *"_ivl_14", 0 0, L_0x1fbace0;  1 drivers
v0x1fde040_0 .net *"_ivl_16", 0 0, L_0x1fe1420;  1 drivers
v0x1fde120_0 .net *"_ivl_18", 0 0, L_0x1fe1490;  1 drivers
v0x1fde290_0 .net *"_ivl_2", 0 0, L_0x1f93be0;  1 drivers
v0x1fde370_0 .net *"_ivl_20", 0 0, L_0x1fe15f0;  1 drivers
v0x1fde450_0 .net *"_ivl_24", 0 0, L_0x1fe16b0;  1 drivers
v0x1fde530_0 .net *"_ivl_26", 0 0, L_0x1fe1780;  1 drivers
v0x1fde610_0 .net *"_ivl_28", 0 0, L_0x1fe17f0;  1 drivers
v0x1fde6f0_0 .net *"_ivl_30", 0 0, L_0x1fe18d0;  1 drivers
v0x1fde7d0_0 .net *"_ivl_34", 0 0, L_0x1fe1a10;  1 drivers
v0x1fde8b0_0 .net *"_ivl_36", 0 0, L_0x1fe1860;  1 drivers
v0x1fdeaa0_0 .net *"_ivl_38", 0 0, L_0x1fe1d70;  1 drivers
v0x1fdeb80_0 .net *"_ivl_4", 0 0, L_0x1f93f70;  1 drivers
v0x1fdec60_0 .net *"_ivl_42", 0 0, L_0x1fe1fd0;  1 drivers
v0x1fded40_0 .net *"_ivl_44", 0 0, L_0x1fe2040;  1 drivers
v0x1fdee20_0 .net *"_ivl_46", 0 0, L_0x1fe21d0;  1 drivers
v0x1fdef00_0 .net *"_ivl_48", 0 0, L_0x1fe2240;  1 drivers
v0x1fdefe0_0 .net *"_ivl_52", 0 0, L_0x1fe2430;  1 drivers
v0x1fdf0c0_0 .net *"_ivl_54", 0 0, L_0x1fe24a0;  1 drivers
v0x1fdf1a0_0 .net *"_ivl_56", 0 0, L_0x1fe2620;  1 drivers
v0x1fdf280_0 .net *"_ivl_6", 0 0, L_0x1f94300;  1 drivers
v0x1fdf360_0 .net *"_ivl_60", 0 0, L_0x1fe26e0;  1 drivers
v0x1fdf440_0 .net *"_ivl_62", 0 0, L_0x1fe2820;  1 drivers
v0x1fdf520_0 .net *"_ivl_64", 0 0, L_0x1fe28c0;  1 drivers
v0x1fdf600_0 .net *"_ivl_69", 0 0, L_0x1fe2d60;  1 drivers
v0x1fdf6e0_0 .net *"_ivl_71", 0 0, L_0x1fe2dd0;  1 drivers
v0x1fdf7c0_0 .net *"_ivl_8", 0 0, L_0x1f94690;  1 drivers
v0x1fdfab0_0 .net "addr", 7 0, L_0x1fe2130;  1 drivers
v0x1fdfb90_0 .net "clk", 0 0, v0x1fe0a50_0;  alias, 1 drivers
v0x1fdfc30_0 .net "enable", 0 0, v0x1fdd400_0;  alias, 1 drivers
v0x1fdfd20_0 .var "shift_reg", 7 0;
E_0x1fbf2e0 .event anyedge, v0x1fdfab0_0, v0x1fdfd20_0;
LS_0x1fe2130_0_0 .concat8 [ 1 1 1 1], L_0x1facbc0, L_0x1fe15f0, L_0x1fe18d0, L_0x1fe1d70;
LS_0x1fe2130_0_4 .concat8 [ 1 1 1 1], L_0x1fe2240, L_0x1fe2620, L_0x1fe28c0, L_0x1fe2dd0;
L_0x1fe2130 .concat8 [ 4 4 0 0], LS_0x1fe2130_0_0, LS_0x1fe2130_0_4;
S_0x1fdff20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x1fac100;
 .timescale -12 -12;
E_0x1fbefc0 .event anyedge, v0x1fe0c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fe0c70_0;
    %nor/r;
    %assign/vec4 v0x1fe0c70_0, 0;
    %wait E_0x1fbefc0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fdc950;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd400_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1f899f0;
    %wait E_0x1fa2df0;
    %wait E_0x1fa2df0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fdd400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fdd400_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %wait E_0x1fa2df0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %wait E_0x1f899f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fdce90;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa1e40;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fdd270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fdd130_0, 0;
    %assign/vec4 v0x1fdd090_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1fdd400_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fac290;
T_4 ;
    %wait E_0x1fa2df0;
    %load/vec4 v0x1fdc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1fdc790_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1f93cf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1fdc790_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fdd6e0;
T_5 ;
    %wait E_0x1fa2df0;
    %load/vec4 v0x1fdfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1fdfd20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1fddcc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1fdfd20_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fdd6e0;
T_6 ;
    %wait E_0x1fbf2e0;
    %load/vec4 v0x1fdfd20_0;
    %load/vec4 v0x1fdfab0_0;
    %part/u 1;
    %store/vec4 v0x1fdddb0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1fac100;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe0a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe0c70_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1fac100;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe0a50_0;
    %inv;
    %store/vec4 v0x1fe0a50_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1fac100;
T_9 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fdd310_0, v0x1fe0df0_0, v0x1fe0a50_0, v0x1fe0af0_0, v0x1fe0360_0, v0x1fe0140_0, v0x1fe0200_0, v0x1fe02c0_0, v0x1fe04f0_0, v0x1fe0400_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1fac100;
T_10 ;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1fac100;
T_11 ;
    %wait E_0x1fa1e40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe0b90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe0b90_0, 4, 32;
    %load/vec4 v0x1fe0d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe0b90_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe0b90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe0b90_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1fe04f0_0;
    %load/vec4 v0x1fe04f0_0;
    %load/vec4 v0x1fe0400_0;
    %xor;
    %load/vec4 v0x1fe04f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe0b90_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1fe0b90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe0b90_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q12/iter0/response7/top_module.sv";
