# 0 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm6125.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm6125.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
   clock-output-names = "sleep_clk";
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x2>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_0>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x3>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_0>;
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x101>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   next-level-cache = <&L2_1>;
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x102>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   next-level-cache = <&L2_1>;
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "qcom,kryo260";
   reg = <0x0 0x103>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   next-level-cache = <&L2_1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm6125", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@40000000 {

  reg = <0x0 0x40000000 0x0 0x0>;
  device_type = "memory";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 6 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@45700000 {
   reg = <0x0 0x45700000 0x0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@45e00000 {
   reg = <0x0 0x45e00000 0x0 0x140000>;
   no-map;
  };

  sec_apps_mem: memory@45fff000 {
   reg = <0x0 0x45fff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: memory@46000000 {
   reg = <0x0 0x46000000 0x0 0x200000>;
   no-map;
  };

  reserved_mem1: memory@46200000 {
   reg = <0x0 0x46200000 0x0 0x2d00000>;
   no-map;
  };

  camera_mem: memory@4ab00000 {
   reg = <0x0 0x4ab00000 0x0 0x500000>;
   no-map;
  };

  modem_mem: memory@4b000000 {
   reg = <0x0 0x4b000000 0x0 0x7e00000>;
   no-map;
  };

  venus_mem: memory@52e00000 {
   reg = <0x0 0x52e00000 0x0 0x500000>;
   no-map;
  };

  wlan_msa_mem: memory@53300000 {
   reg = <0x0 0x53300000 0x0 0x200000>;
   no-map;
  };

  cdsp_mem: memory@53500000 {
   reg = <0x0 0x53500000 0x0 0x1e00000>;
   no-map;
  };

  adsp_pil_mem: memory@55300000 {
   reg = <0x0 0x55300000 0x0 0x1e00000>;
   no-map;
  };

  ipa_fw_mem: memory@57100000 {
   reg = <0x0 0x57100000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: memory@57110000 {
   reg = <0x0 0x57110000 0x0 0x5000>;
   no-map;
  };

  gpu_mem: memory@57115000 {
   reg = <0x0 0x57115000 0x0 0x2000>;
   no-map;
  };

  cont_splash_mem: memory@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   no-map;
  };

  dfps_data_mem: memory@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   no-map;
  };

  cdsp_sec_mem: memory@5f800000 {
   reg = <0x0 0x5f800000 0x0 0x1e00000>;
   no-map;
  };

  qseecom_mem: memory@5e400000 {
   reg = <0x0 0x5e400000 0x0 0x1400000>;
   no-map;
  };

  sdsp_mem: memory@f3000000 {
   reg = <0x0 0xf3000000 0x0 0x400000>;
   no-map;
  };

  adsp_mem: memory@f3400000 {
   reg = <0x0 0xf3400000 0x0 0x800000>;
   no-map;
  };

  qseecom_ta_mem: memory@13fc00000 {
   reg = <0x1 0x3fc00000 0x0 0x400000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: rpm-requests {
   compatible = "qcom,rpm-sm6125";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-sm6125", "qcom,rpmcc";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,sm6125-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmpd_opp_ret_plus: opp2 {
      opp-level = <32>;
     };

     rpmpd_opp_min_svs: opp3 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp4 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp5 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp6 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp8 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_no_cpr: opp10 {
      opp-level = <416>;
     };
    };
   };
  };
 };

 smem: smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x00 0xffffffff>;
  compatible = "simple-bus";

  tcsr_mutex: hwlock@340000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x00340000 0x20000>;
   #hwlock-cells = <1>;
  };

  tlmm: pinctrl@500000 {
   compatible = "qcom,sm6125-tlmm";
   reg = <0x00500000 0x400000>,
         <0x00900000 0x400000>,
         <0x00d00000 0x400000>;
   reg-names = "west", "south", "east";
   interrupts = <0 227 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 134>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   sdc2_off_state: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_on_state: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup00";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c0_sleep: qup-i2c0-sleep-state {
    pins = "gpio0", "gpio1";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_default: qup-i2c1-default-state {
    pins = "gpio4", "gpio5";
    function = "qup01";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c1_sleep: qup-i2c1-sleep-state {
    pins = "gpio4", "gpio5";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio6", "gpio7";
    function = "qup02";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c2_sleep: qup-i2c2-sleep-state {
    pins = "gpio6", "gpio7";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_default: qup-i2c3-default-state {
    pins = "gpio14", "gpio15";
    function = "qup03";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c3_sleep: qup-i2c3-sleep-state {
    pins = "gpio14", "gpio15";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_default: qup-i2c4-default-state {
    pins = "gpio16", "gpio17";
    function = "qup04";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c4_sleep: qup-i2c4-sleep-state {
    pins = "gpio16", "gpio17";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_default: qup-i2c5-default-state {
    pins = "gpio22", "gpio23";
    function = "qup10";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c5_sleep: qup-i2c5-sleep-state {
    pins = "gpio22", "gpio23";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_default: qup-i2c6-default-state {
    pins = "gpio30", "gpio31";
    function = "qup11";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c6_sleep: qup-i2c6-sleep-state {
    pins = "gpio30", "gpio31";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_default: qup-i2c7-default-state {
    pins = "gpio28", "gpio29";
    function = "qup12";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c7_sleep: qup-i2c7-sleep-state {
    pins = "gpio28", "gpio29";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio18", "gpio19";
    function = "qup13";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c8_sleep: qup-i2c8-sleep-state {
    pins = "gpio18", "gpio19";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c9_default: qup-i2c9-default-state {
    pins = "gpio10", "gpio11";
    function = "qup14";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c9_sleep: qup-i2c9-sleep-state {
    pins = "gpio10", "gpio11";
    function = "gpio";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_default: qup-spi0-default-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "qup00";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi0_sleep: qup-spi0-sleep-state {
    pins = "gpio0", "gpio1", "gpio2", "gpio3";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_default: qup-spi2-default-state {
    pins = "gpio6", "gpio7", "gpio8", "gpio9";
    function = "qup02";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_sleep: qup-spi2-sleep-state {
    pins = "gpio6", "gpio7", "gpio8", "gpio9";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_default: qup-spi5-default-state {
    pins = "gpio22", "gpio23", "gpio24", "gpio25";
    function = "qup10";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_sleep: qup-spi5-sleep-state {
    pins = "gpio22", "gpio23", "gpio24", "gpio25";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_default: qup-spi6-default-state {
    pins = "gpio30", "gpio31", "gpio32", "gpio33";
    function = "qup11";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_sleep: qup-spi6-sleep-state {
    pins = "gpio30", "gpio31", "gpio32", "gpio33";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_default: qup-spi8-default-state {
    pins = "gpio18", "gpio19", "gpio20", "gpio21";
    function = "qup13";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_sleep: qup-spi8-sleep-state {
    pins = "gpio18", "gpio19", "gpio20", "gpio21";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_default: qup-spi9-default-state {
    pins = "gpio10", "gpio11", "gpio12", "gpio13";
    function = "qup14";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_sleep: qup-spi9-sleep-state {
    pins = "gpio10", "gpio11", "gpio12", "gpio13";
    function = "gpio";
    drive-strength = <6>;
    bias-disable;
   };
  };

  gcc: clock-controller@1400000 {
   compatible = "qcom,gcc-sm6125";
   reg = <0x01400000 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo", "sleep_clk";
   clocks = <&rpmcc 0>, <&sleep_clk>;
  };

  hsusb_phy1: phy@1613000 {
   compatible = "qcom,msm8996-qusb2-phy";
   reg = <0x01613000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 15>,
     <&rpmcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 0>;
   status = "disabled";
  };

  rpm_msg_ram: sram@45f0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x045f0000 0x7000>;
  };

  sdhc_1: mmc@4744000 {
   compatible = "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x04744000 0x1000>, <0x04745000 0x1000>;
   reg-names = "hc", "cqhci";

   interrupts = <0 348 4>,
         <0 352 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 163>,
     <&gcc 164>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x160 0x0>;

   power-domains = <&rpmpd 0>;

   qcom,dll-config = <0x000f642c>;
   qcom,ddr-config = <0x80040873>;

   bus-width = <8>;
   non-removable;
   supports-cqe;

   status = "disabled";
  };

  sdhc_2: mmc@4784000 {
   compatible = "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x04784000 0x1000>;
   reg-names = "hc";

   interrupts = <0 350 4>,
         <0 353 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 168>,
     <&gcc 169>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x180 0x0>;

   pinctrl-0 = <&sdc2_on_state>;
   pinctrl-1 = <&sdc2_off_state>;
   pinctrl-names = "default", "sleep";

   power-domains = <&rpmpd 0>;

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040873>;

   bus-width = <4>;
   status = "disabled";
  };

  ufs_mem_hc: ufs@4804000 {
   compatible = "qcom,sm6125-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x04804000 0x3000>, <0x04810000 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 356 4>;

   clocks = <&gcc 175>,
     <&gcc 172>,
     <&gcc 174>,
     <&gcc 183>,
     <&rpmcc 0>,
     <&gcc 182>,
     <&gcc 181>,
     <&gcc 177>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "ice_core_clk";
   freq-table-hz = <50000000 240000000>,
     <0 0>,
     <0 0>,
     <37500000 150000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <75000000 300000000>;

   resets = <&gcc 2>;
   reset-names = "rst";
   #reset-cells = <1>;

   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";

   lanes-per-direction = <1>;

   iommus = <&apps_smmu 0x200 0x0>;

   status = "disabled";
  };

  ufs_mem_phy: phy@4807000 {
   compatible = "qcom,sm6125-qmp-ufs-phy";
   reg = <0x04807000 0xdb8>;

   clocks = <&gcc 208>,
     <&gcc 179>;
   clock-names = "ref",
          "ref_aux";

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   power-domains = <&gcc 1>;

   #phy-cells = <0>;

   status = "disabled";
  };

  gpi_dma0: dma-controller@4a00000 {
   compatible = "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0x04a00000 0x60000>;
   interrupts = <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>;
   dma-channels = <8>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0x136 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@4ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x04ac0000 0x2000>;
   clocks = <&gcc 159>,
     <&gcc 160>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x123 0x0>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   i2c0: i2c@4a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04a80000 0x4000>;
    clocks = <&gcc 133>;
    clock-names = "se";
    interrupts = <0 327 4>;
    pinctrl-0 = <&qup_i2c0_default>;
    pinctrl-1 = <&qup_i2c0_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi0: spi@4a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x04a80000 0x4000>;
    clocks = <&gcc 133>;
    clock-names = "se";
    interrupts = <0 327 4>;
    pinctrl-0 = <&qup_spi0_default>;
    pinctrl-1 = <&qup_spi0_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c1: i2c@4a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04a84000 0x4000>;
    clocks = <&gcc 135>;
    clock-names = "se";
    interrupts = <0 328 4>;
    pinctrl-0 = <&qup_i2c1_default>;
    pinctrl-1 = <&qup_i2c1_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c2: i2c@4a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04a88000 0x4000>;
    clocks = <&gcc 137>;
    clock-names = "se";
    interrupts = <0 329 4>;
    pinctrl-0 = <&qup_i2c2_default>;
    pinctrl-1 = <&qup_i2c2_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi2: spi@4a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x04a88000 0x4000>;
    clocks = <&gcc 137>;
    clock-names = "se";
    interrupts = <0 329 4>;
    pinctrl-0 = <&qup_spi2_default>;
    pinctrl-1 = <&qup_spi2_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c3: i2c@4a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04a8c000 0x4000>;
    clocks = <&gcc 139>;
    clock-names = "se";
    interrupts = <0 330 4>;
    pinctrl-0 = <&qup_i2c3_default>;
    pinctrl-1 = <&qup_i2c3_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c4: i2c@4a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04a90000 0x4000>;
    clocks = <&gcc 141>;
    clock-names = "se";
    interrupts = <0 331 4>;
    pinctrl-0 = <&qup_i2c4_default>;
    pinctrl-1 = <&qup_i2c4_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@4c00000 {
   compatible = "qcom,sm6125-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0x04c00000 0x60000>;
   interrupts = <0 314 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>;
   dma-channels = <8>;
   dma-channel-mask = <0x0f>;
   iommus = <&apps_smmu 0x156 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@4cc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x04cc0000 0x2000>;
   clocks = <&gcc 161>,
     <&gcc 162>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x143 0x0>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   status = "disabled";

   i2c5: i2c@4c80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04c80000 0x4000>;
    clocks = <&gcc 147>;
    clock-names = "se";
    interrupts = <0 308 4>;
    pinctrl-0 = <&qup_i2c5_default>;
    pinctrl-1 = <&qup_i2c5_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi5: spi@4c80000 {
    compatible = "qcom,geni-spi";
    reg = <0x04c80000 0x4000>;
    clocks = <&gcc 147>;
    clock-names = "se";
    interrupts = <0 308 4>;
    pinctrl-0 = <&qup_spi5_default>;
    pinctrl-1 = <&qup_spi5_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c6: i2c@4c84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04c84000 0x4000>;
    clocks = <&gcc 149>;
    clock-names = "se";
    interrupts = <0 309 4>;
    pinctrl-0 = <&qup_i2c6_default>;
    pinctrl-1 = <&qup_i2c6_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi6: spi@4c84000 {
    compatible = "qcom,geni-spi";
    reg = <0x04c84000 0x4000>;
    clocks = <&gcc 149>;
    clock-names = "se";
    interrupts = <0 309 4>;
    pinctrl-0 = <&qup_spi6_default>;
    pinctrl-1 = <&qup_spi6_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c7: i2c@4c88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04c88000 0x4000>;
    clocks = <&gcc 151>;
    clock-names = "se";
    interrupts = <0 310 4>;
    pinctrl-0 = <&qup_i2c7_default>;
    pinctrl-1 = <&qup_i2c7_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c8: i2c@4c8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04c8c000 0x4000>;
    clocks = <&gcc 153>;
    clock-names = "se";
    interrupts = <0 311 4>;
    pinctrl-0 = <&qup_i2c8_default>;
    pinctrl-1 = <&qup_i2c8_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi8: spi@4c8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x04c8c000 0x4000>;
    clocks = <&gcc 153>;
    clock-names = "se";
    interrupts = <0 311 4>;
    pinctrl-0 = <&qup_spi8_default>;
    pinctrl-1 = <&qup_spi8_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c9: i2c@4c90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x04c90000 0x4000>;
    clocks = <&gcc 155>;
    clock-names = "se";
    interrupts = <0 312 4>;
    pinctrl-0 = <&qup_i2c9_default>;
    pinctrl-1 = <&qup_i2c9_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi9: spi@4c90000 {
    compatible = "qcom,geni-spi";
    reg = <0x04c90000 0x4000>;
    clocks = <&gcc 155>;
    clock-names = "se";
    interrupts = <0 312 4>;
    pinctrl-0 = <&qup_spi9_default>;
    pinctrl-1 = <&qup_spi9_sleep>;
    pinctrl-names = "default", "sleep";
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };
  };

  usb3: usb@4ef8800 {
   compatible = "qcom,sm6125-dwc3", "qcom,dwc3";
   reg = <0x04ef8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 100>,
     <&gcc 185>,
     <&gcc 173>,
     <&gcc 189>,
     <&gcc 187>,
     <&gcc 205>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 187>,
       <&gcc 185>;
   assigned-clock-rates = <19200000>, <66666667>;

   power-domains = <&gcc 0>;
   qcom,select-utmi-as-pipe-clk;
   status = "disabled";

   usb3_dwc3: usb@4e00000 {
    compatible = "snps,dwc3";
    reg = <0x04e00000 0xcd00>;
    interrupts = <0 255 4>;
    iommus = <&apps_smmu 0x100 0x0>;
    phys = <&hsusb_phy1>;
    phy-names = "usb2-phy";
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    maximum-speed = "high-speed";
    dr_mode = "peripheral";
   };
  };

  sram@4690000 {
   compatible = "qcom,rpm-stats";
   reg = <0x04690000 0x10000>;
  };

  spmi_bus: spmi@1c40000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x01c40000 0x1100>,
         <0x01e00000 0x2000000>,
         <0x03e00000 0x100000>,
         <0x03f00000 0xa0000>,
         <0x01c0a000 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 183 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  apps_smmu: iommu@c600000 {
   compatible = "qcom,sm6125-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0xc600000 0x80000>;
   interrupts = <0 81 4>,
         <0 88 4>,
         <0 89 4>,
         <0 90 4>,
         <0 91 4>,
         <0 92 4>,
         <0 93 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 119 4>,
         <0 120 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>,
         <0 124 4>,
         <0 125 4>,
         <0 126 4>,
         <0 127 4>,
         <0 128 4>,
         <0 129 4>,
         <0 130 4>,
         <0 131 4>,
         <0 132 4>,
         <0 133 4>,
         <0 134 4>,
         <0 135 4>,
         <0 136 4>,
         <0 137 4>,
         <0 138 4>,
         <0 139 4>,
         <0 140 4>,
         <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>;

   #global-interrupts = <1>;
   #iommu-cells = <2>;
  };

  apcs_glb: mailbox@f111000 {
   compatible = "qcom,sm6125-apcs-hmss-global",
         "qcom,msm8994-apcs-kpss-global";
   reg = <0x0f111000 0x1000>;

   #mbox-cells = <1>;
  };

  timer@f120000 {
   compatible = "arm,armv7-timer-mem";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <0x0f120000 0x1000>;
   clock-frequency = <19200000>;

   frame@f121000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x0f121000 0x1000>,
          <0x0f122000 0x1000>;
   };

   frame@f123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0f123000 0x1000>;
    status = "disabled";
   };

   frame@f124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0f124000 0x1000>;
    status = "disabled";
   };

   frame@f125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0f125000 0x1000>;
    status = "disabled";
   };

   frame@f126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0f126000 0x1000>;
    status = "disabled";
   };

   frame@f127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x0f127000 0x1000>;
    status = "disabled";
   };

   frame@f128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0f128000 0x1000>;
    status = "disabled";
   };
  };

  intc: interrupt-controller@f200000 {
   compatible = "arm,gic-v3";
   reg = <0x0f200000 0x20000>,
         <0x0f300000 0x100000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08
         1 2 0xf08
         1 3 0xf08
         1 0 0xf08>;
  clock-frequency = <19200000>;
 };
};
# 13 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2

/ {
 thermal-zones {
  pm6125-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm6125_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6125_pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    linux,code = <116>;
    bias-pull-up;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm6125_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm6125_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm6125_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   #io-channel-cells = <1>;

   ref-gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
   };

   vref-1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
   };

   die-temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
   };

   vph-pwr@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
   };

   vcoin@85 {
    reg = <0x85>;
    qcom,pre-scaling = <1 3>;
   };

   xo-therm@4c {
    reg = <0x4c>;
    qcom,pre-scaling = <1 1>;
    qcom,hw-settle-time = <200>;
    qcom,ratiometric;
   };
  };

  pm6125_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pm6125_rtc: rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
   status = "disabled";
  };

  pm6125_gpios: gpio@c000 {
   compatible = "qcom,pm6125-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6125_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm6125", "qcom,spmi-pmic";
  reg = <0x1 0>;
 };
};
# 14 "arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts" 2

/ {
 model = "Xiaomi Mi A3";
 compatible = "xiaomi,laurel-sprout", "qcom,sm6125";
 chassis-type = "handset";


 qcom,msm-id = <394 0>;
 qcom,board-id = <11 0>;

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  framebuffer0: framebuffer@5c000000 {
   compatible = "simple-framebuffer";
   reg = <0 0x5c000000 0 (1560 * 720 * 4)>;
   width = <720>;
   height = <1560>;
   stride = <(720 * 4)>;
   format = "a8r8g8b8";
  };
 };

 reserved-memory {
  debug_mem: debug@ffb00000 {
   reg = <0x0 0xffb00000 0x0 0xc0000>;
   no-map;
  };

  last_log_mem: lastlog@ffbc0000 {
   reg = <0x0 0xffbc0000 0x0 0x80000>;
   no-map;
  };

  pstore_mem: ramoops@ffc00000 {
   compatible = "ramoops";
   reg = <0x0 0xffc40000 0x0 0xc0000>;
   record-size = <0x1000>;
   console-size = <0x40000>;
   msg-size = <0x20000 0x20000>;
  };

  cmdline_mem: memory@ffd00000 {
   reg = <0x0 0xffd40000 0x0 0x1000>;
   no-map;
  };
 };

 extcon_usb: usb-id {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&tlmm 102 0>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&vol_up_n>;
  pinctrl-names = "default";

  key-volume-up {
   label = "Volume Up";
   gpios = <&pm6125_gpios 5 1>;
   linux,code = <115>;
   debounce-interval = <15>;
   linux,can-disable;
   wakeup-source;
  };
 };

 thermal-zones {
  rf-pa0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm6125_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  quiet-thermal {
   polling-delay-passive = <0>;
   polling-delay = <5000>;
   thermal-sensors = <&pm6125_adc_tm 1>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  xo-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm6125_adc_tm 2>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };
};

&hsusb_phy1 {
 vdd-supply = <&vreg_l7a>;
 vdda-pll-supply = <&vreg_l10a>;
 vdda-phy-dpdm-supply = <&vreg_l15a>;
 status = "okay";
};

&pm6125_adc {
 pinctrl-names = "default";
 pinctrl-0 = <&camera_flash_therm &emmc_ufs_therm>;

 adc-chan@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "rf_pa0_therm";
 };

 adc-chan@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "quiet_therm";
 };

 adc-chan@52 {
  reg = <0x52>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "camera_flash_therm";
 };

 adc-chan@54 {
  reg = <0x54>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "emmc_ufs_therm";
 };
};

&pm6125_adc_tm {
 status = "okay";

 rf-pa0-therm@0 {
  reg = <0>;
  io-channels = <&pm6125_adc 0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 quiet-therm@1 {
  reg = <1>;
  io-channels = <&pm6125_adc 0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 xo-therm@2 {
  reg = <2>;
  io-channels = <&pm6125_adc 0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pm6125_gpios {
 camera_flash_therm: camera-flash-therm-state {
  pins = "gpio3";
  function = "normal";
  bias-high-impedance;
 };

 emmc_ufs_therm: emmc-ufs-therm-state {
  pins = "gpio6";
  function = "normal";
  bias-high-impedance;
 };

 vol_up_n: vol-up-n-state {
  pins = "gpio5";
  function = "normal";
  input-enable;
  bias-pull-up;
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;
 status = "okay";
};

&rpm_requests {
 regulators-0 {
  compatible = "qcom,rpm-pm6125-regulators";

  vreg_s6a: s6 {
   regulator-min-microvolt = <936000>;
   regulator-max-microvolt = <1422000>;
  };

  vreg_l1a: l1 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1256000>;
  };

  vreg_l2a: l2 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1056000>;
  };

  vreg_l3a: l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1064000>;
  };

  vreg_l4a: l4 {
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
   regulator-allow-set-load;
  };

  vreg_l5a: l5 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
  };

  vreg_l6a: l6 {
   regulator-min-microvolt = <576000>;
   regulator-max-microvolt = <656000>;
  };

  vreg_l7a: l7 {
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
  };

  vreg_l8a: l8 {
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <728000>;
  };

  vreg_l9a: l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
  };

  vreg_l10a: l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
   regulator-allow-set-load;
  };

  vreg_l11a: l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1952000>;
   regulator-allow-set-load;
  };

  vreg_l12a: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1996000>;
  };

  vreg_l13a: l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1832000>;
  };

  vreg_l14a: l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
  };

  vreg_l15a: l15 {
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3232000>;
  };

  vreg_l16a: l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
  };

  vreg_l17a: l17 {
   regulator-min-microvolt = <1248000>;
   regulator-max-microvolt = <1304000>;
  };

  vreg_l18a: l18 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1264000>;
   regulator-allow-set-load;
  };

  vreg_l19a: l19 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
  };

  vreg_l20a: l20 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
  };

  vreg_l21a: l21 {
   regulator-min-microvolt = <2600000>;
   regulator-max-microvolt = <2856000>;
  };

  vreg_l22a: l22 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
  };

  vreg_l23a: l23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
  };

  vreg_l24a: l24 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <2950000>;
   regulator-allow-set-load;
  };
 };
};

&sdc2_off_state {
 sd-cd-pins {
  pins = "gpio98";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };
};

&sdc2_on_state {
 sd-cd-pins {
  pins = "gpio98";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sdhc_2 {
 cd-gpios = <&tlmm 98 0>;
 vmmc-supply = <&vreg_l22a>;
 vqmmc-supply = <&vreg_l5a>;
 no-sdio;
 no-mmc;
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <22 2>, <28 6>;
};

&ufs_mem_hc {
 vcc-supply = <&vreg_l24a>;
 vccq2-supply = <&vreg_l11a>;
 vcc-max-microamp = <600000>;
 vccq2-max-microamp = <600000>;
 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l4a>;
 vdda-pll-supply = <&vreg_l10a>;
 vdda-phy-max-microamp = <51400>;
 vdda-pll-max-microamp = <14200>;
 vddp-ref-clk-supply = <&vreg_l18a>;
 status = "okay";
};

&usb3 {
 status = "okay";
};

&usb3_dwc3 {
 extcon = <&extcon_usb>;
};
