{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:23:46 2016 " "Info: Processing started: Mon Nov 14 18:23:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM570ZM256C7 " "Warning: Timing characteristics of device EPM570ZM256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk5 " "Info: Assuming node \"clk5\" is an undefined clock" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk5 register send_num\[1\] register send_reg\[0\] 53.93 MHz 18.544 ns Internal " "Info: Clock \"clk5\" has Internal fmax of 53.93 MHz between source register \"send_num\[1\]\" and destination register \"send_reg\[0\]\" (period= 18.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.736 ns + Longest register register " "Info: + Longest register to register delay is 17.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns send_num\[1\] 1 REG LC_X10_Y3_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N6; Fanout = 4; REG Node = 'send_num\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send_num[1] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(2.247 ns) 4.049 ns Equal5~90 2 COMB LC_X10_Y3_N2 3 " "Info: 2: + IC(1.802 ns) + CELL(2.247 ns) = 4.049 ns; Loc. = LC_X10_Y3_N2; Fanout = 3; COMB Node = 'Equal5~90'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { send_num[1] Equal5~90 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.631 ns) + CELL(2.247 ns) 13.927 ns send_reg~237 3 COMB LC_X1_Y6_N7 9 " "Info: 3: + IC(7.631 ns) + CELL(2.247 ns) = 13.927 ns; Loc. = LC_X1_Y6_N7; Fanout = 9; COMB Node = 'send_reg~237'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.878 ns" { Equal5~90 send_reg~237 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(2.292 ns) 17.736 ns send_reg\[0\] 4 REG LC_X1_Y6_N0 1 " "Info: 4: + IC(1.517 ns) + CELL(2.292 ns) = 17.736 ns; Loc. = LC_X1_Y6_N0; Fanout = 1; REG Node = 'send_reg\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.809 ns" { send_reg~237 send_reg[0] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.786 ns ( 38.26 % ) " "Info: Total cell delay = 6.786 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.950 ns ( 61.74 % ) " "Info: Total interconnect delay = 10.950 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.736 ns" { send_num[1] Equal5~90 send_reg~237 send_reg[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "17.736 ns" { send_num[1] {} Equal5~90 {} send_reg~237 {} send_reg[0] {} } { 0.000ns 1.802ns 7.631ns 1.517ns } { 0.000ns 2.247ns 2.247ns 2.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 4.184 ns + Shortest register " "Info: + Shortest clock path from clock \"clk5\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk5 1 CLK PIN_K1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns send_reg\[0\] 2 REG LC_X1_Y6_N0 1 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X1_Y6_N0; Fanout = 1; REG Node = 'send_reg\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk5 send_reg[0] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_reg[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_reg[0] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 source 4.184 ns - Longest register " "Info: - Longest clock path from clock \"clk5\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk5 1 CLK PIN_K1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns send_num\[1\] 2 REG LC_X10_Y3_N6 4 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X10_Y3_N6; Fanout = 4; REG Node = 'send_num\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk5 send_num[1] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_num[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_num[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_reg[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_reg[0] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_num[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_num[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.736 ns" { send_num[1] Equal5~90 send_reg~237 send_reg[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "17.736 ns" { send_num[1] {} Equal5~90 {} send_reg~237 {} send_reg[0] {} } { 0.000ns 1.802ns 7.631ns 1.517ns } { 0.000ns 2.247ns 2.247ns 2.292ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_reg[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_reg[0] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_num[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_num[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "send_cnt\[7\] send clk5 12.378 ns register " "Info: tsu for register \"send_cnt\[7\]\" (data pin = \"send\", clock pin = \"clk5\") is 12.378 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.243 ns + Longest pin register " "Info: + Longest pin to register delay is 16.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns send 1 PIN PIN_C2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_C2; Fanout = 15; PIN Node = 'send'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.663 ns) + CELL(0.968 ns) 11.601 ns send_cnt\[2\]~136 2 COMB LC_X10_Y3_N3 8 " "Info: 2: + IC(9.663 ns) + CELL(0.968 ns) = 11.601 ns; Loc. = LC_X10_Y3_N3; Fanout = 8; COMB Node = 'send_cnt\[2\]~136'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { send send_cnt[2]~136 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(2.248 ns) 16.243 ns send_cnt\[7\] 3 REG LC_X11_Y3_N7 2 " "Info: 3: + IC(2.394 ns) + CELL(2.248 ns) = 16.243 ns; Loc. = LC_X11_Y3_N7; Fanout = 2; REG Node = 'send_cnt\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { send_cnt[2]~136 send_cnt[7] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.186 ns ( 25.77 % ) " "Info: Total cell delay = 4.186 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.057 ns ( 74.23 % ) " "Info: Total interconnect delay = 12.057 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.243 ns" { send send_cnt[2]~136 send_cnt[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "16.243 ns" { send {} send~combout {} send_cnt[2]~136 {} send_cnt[7] {} } { 0.000ns 0.000ns 9.663ns 2.394ns } { 0.000ns 0.970ns 0.968ns 2.248ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 4.184 ns - Shortest register " "Info: - Shortest clock path from clock \"clk5\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk5 1 CLK PIN_K1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns send_cnt\[7\] 2 REG LC_X11_Y3_N7 2 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X11_Y3_N7; Fanout = 2; REG Node = 'send_cnt\[7\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk5 send_cnt[7] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_cnt[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_cnt[7] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.243 ns" { send send_cnt[2]~136 send_cnt[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "16.243 ns" { send {} send~combout {} send_cnt[2]~136 {} send_cnt[7] {} } { 0.000ns 0.000ns 9.663ns 2.394ns } { 0.000ns 0.970ns 0.968ns 2.248ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_cnt[7] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_cnt[7] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk5 busy send_num\[1\] 18.934 ns register " "Info: tco from clock \"clk5\" to destination pin \"busy\" through register \"send_num\[1\]\" is 18.934 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 source 4.184 ns + Longest register " "Info: + Longest clock path from clock \"clk5\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk5 1 CLK PIN_K1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns send_num\[1\] 2 REG LC_X10_Y3_N6 4 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X10_Y3_N6; Fanout = 4; REG Node = 'send_num\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk5 send_num[1] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_num[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_num[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.261 ns + Longest register pin " "Info: + Longest register to pin delay is 14.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns send_num\[1\] 1 REG LC_X10_Y3_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N6; Fanout = 4; REG Node = 'send_num\[1\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send_num[1] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(2.247 ns) 4.049 ns Equal5~90 2 COMB LC_X10_Y3_N2 3 " "Info: 2: + IC(1.802 ns) + CELL(2.247 ns) = 4.049 ns; Loc. = LC_X10_Y3_N2; Fanout = 3; COMB Node = 'Equal5~90'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { send_num[1] Equal5~90 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.238 ns) + CELL(1.974 ns) 14.261 ns busy 3 PIN PIN_W7 0 " "Info: 3: + IC(8.238 ns) + CELL(1.974 ns) = 14.261 ns; Loc. = PIN_W7; Fanout = 0; PIN Node = 'busy'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.212 ns" { Equal5~90 busy } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.221 ns ( 29.60 % ) " "Info: Total cell delay = 4.221 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.040 ns ( 70.40 % ) " "Info: Total interconnect delay = 10.040 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.261 ns" { send_num[1] Equal5~90 busy } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.261 ns" { send_num[1] {} Equal5~90 {} busy {} } { 0.000ns 1.802ns 8.238ns } { 0.000ns 2.247ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_num[1] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_num[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.261 ns" { send_num[1] Equal5~90 busy } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "14.261 ns" { send_num[1] {} Equal5~90 {} busy {} } { 0.000ns 1.802ns 8.238ns } { 0.000ns 2.247ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "send_reg\[6\] sbyte\[5\] clk5 -0.787 ns register " "Info: th for register \"send_reg\[6\]\" (data pin = \"sbyte\[5\]\", clock pin = \"clk5\") is -0.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 4.184 ns + Longest register " "Info: + Longest clock path from clock \"clk5\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk5 1 CLK PIN_K1 51 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns send_reg\[6\] 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'send_reg\[6\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { clk5 send_reg[6] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_reg[6] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_reg[6] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.010 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns sbyte\[5\] 1 PIN PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_J1; Fanout = 1; PIN Node = 'sbyte\[5\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[5] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.030 ns) + CELL(1.010 ns) 5.010 ns send_reg\[6\] 2 REG LC_X1_Y6_N5 1 " "Info: 2: + IC(3.030 ns) + CELL(1.010 ns) = 5.010 ns; Loc. = LC_X1_Y6_N5; Fanout = 1; REG Node = 'send_reg\[6\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { sbyte[5] send_reg[6] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.980 ns ( 39.52 % ) " "Info: Total cell delay = 1.980 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.030 ns ( 60.48 % ) " "Info: Total interconnect delay = 3.030 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { sbyte[5] send_reg[6] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { sbyte[5] {} sbyte[5]~combout {} send_reg[6] {} } { 0.000ns 0.000ns 3.030ns } { 0.000ns 0.970ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { clk5 send_reg[6] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { clk5 {} clk5~combout {} send_reg[6] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.010 ns" { sbyte[5] send_reg[6] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.010 ns" { sbyte[5] {} sbyte[5]~combout {} send_reg[6] {} } { 0.000ns 0.000ns 3.030ns } { 0.000ns 0.970ns 1.010ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:23:47 2016 " "Info: Processing ended: Mon Nov 14 18:23:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
