// Seed: 3743006339
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wand id_10,
    output wor id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14
    , id_25,
    output wand id_15,
    input supply0 id_16,
    output tri0 id_17,
    input wor id_18,
    input tri id_19,
    input wand id_20
    , id_26,
    output tri1 id_21,
    input wor id_22,
    output wand id_23
);
  initial id_26 = -1;
  assign id_14 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output supply0 id_2
    , id_5,
    output wire id_3
);
  logic [-1 : -1] id_6 = id_5 ^ 1 !=? id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_10 = 0;
endmodule
