Timing Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Mar 13 23:51:23 2018


Design: Top
Family: IGLOO
Die: AGLN250V2
Package: 100 VQFP
Temperature Range: 0 - 70 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               master_clock
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      6.476
Max Clock-To-Out (ns):      15.885

Clock Domain:               main_clock
Period (ns):                56.692
Frequency (MHz):            17.639
Required Period (ns):       1000.000
Required Frequency (MHz):   1.000
External Setup (ns):        1.467
External Hold (ns):         0.608
Min Clock-To-Out (ns):      4.966
Max Clock-To-Out (ns):      17.686

Clock Domain:               downlink_clock_divider_0/clock_out:Q
Period (ns):                20.691
Frequency (MHz):            48.330
Required Period (ns):       10000.000
Required Frequency (MHz):   0.100
External Setup (ns):        15.645
External Hold (ns):         -2.262
Min Clock-To-Out (ns):      4.085
Max Clock-To-Out (ns):      11.984

Clock Domain:               camera_pclk
Period (ns):                29.998
Frequency (MHz):            33.336
Required Period (ns):       1000.000
Required Frequency (MHz):   1.000
External Setup (ns):        13.509
External Hold (ns):         0.964
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               pll_out
Period (ns):                11.870
Frequency (MHz):            84.246
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        17.995
External Hold (ns):         -2.774
Min Clock-To-Out (ns):      2.892
Max Clock-To-Out (ns):      19.426

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain master_clock

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin clock_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        pll_core_0/Core:CLKA
  To:                          signal_into_switch
  Delay (ns):                  13.746
  Slack (ns):
  Arrival (ns):                15.885
  Required (ns):
  Clock to Out (ns):           15.885


Expanded Path 1
  From: pll_core_0/Core:CLKA
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   15.885
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        master_clock
               +     0.000          Clock source
  0.000                        clock (r)
               +     0.000          net: clock
  0.000                        clock_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        clock_pad/U0/U0:Y (r)
               +     0.000          net: clock_pad/U0/NET1
  1.560                        clock_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        clock_pad/U0/U1:Y (r)
               +     0.328          net: clock_c
  2.139                        pll_core_0/Core:CLKA (r)
               +     3.869          cell: ADLIB:PLL
  6.008                        pll_core_0/Core:GLA (r)
               +     1.133          net: GLA
  7.141                        switch_encoder_0/signal_to_switch:A (r)
               +     0.828          cell: ADLIB:XOR2
  7.969                        switch_encoder_0/signal_to_switch:Y (f)
               +     3.014          net: signal_into_switch_c
  10.983                       signal_into_switch_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  12.385                       signal_into_switch_pad/U0/U1:DOUT (f)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  12.385                       signal_into_switch_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  15.885                       signal_into_switch_pad/U0/U0:PAD (f)
               +     0.000          net: signal_into_switch
  15.885                       signal_into_switch (f)
                                    
  15.885                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          master_clock
               +     0.000          Clock source
  N/C                          clock (r)
                                    
  N/C                          signal_into_switch (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain main_clock

SET Register to Register

Path 1
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1P0_EMPTY:D
  Delay (ns):                  30.062
  Slack (ns):                  471.654
  Arrival (ns):                34.788
  Required (ns):               506.442
  Setup (ns):                  1.169
  Minimum Period (ns):         56.692

Path 2
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[10]:D
  Delay (ns):                  21.847
  Slack (ns):                  479.848
  Arrival (ns):                26.573
  Required (ns):               506.421
  Setup (ns):                  1.169
  Minimum Period (ns):         40.304

Path 3
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[11]:D
  Delay (ns):                  21.832
  Slack (ns):                  479.938
  Arrival (ns):                26.558
  Required (ns):               506.496
  Setup (ns):                  1.169
  Minimum Period (ns):         40.124

Path 4
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[12]:D
  Delay (ns):                  21.160
  Slack (ns):                  480.613
  Arrival (ns):                25.886
  Required (ns):               506.499
  Setup (ns):                  1.112
  Minimum Period (ns):         38.774

Path 5
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[9]:D
  Delay (ns):                  20.578
  Slack (ns):                  481.195
  Arrival (ns):                25.304
  Required (ns):               506.499
  Setup (ns):                  1.112
  Minimum Period (ns):         37.610


Expanded Path 1
  From: packet_encoder_0/fifo_re:CLK
  To: input_buffer_0/DFN1P0_EMPTY:D
  data required time                             506.442
  data arrival time                          -   34.788
  slack                                          471.654
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (r)
               +     1.694          net: clock_control_0/clock_out_i
  1.694                        clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  3.563                        clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.163          net: clock_control_0_clock_out
  4.726                        packet_encoder_0/fifo_re:CLK (r)
               +     1.606          cell: ADLIB:DFN1C0
  6.332                        packet_encoder_0/fifo_re:Q (f)
               +     2.342          net: cam_write_en_c
  8.674                        input_buffer_0/AND2_MEMORYRE:B (f)
               +     1.362          cell: ADLIB:AND2A
  10.036                       input_buffer_0/AND2_MEMORYRE:Y (f)
               +     1.764          net: input_buffer_0/MEMORYRE
  11.800                       input_buffer_0/AND2_61:B (f)
               +     1.721          cell: ADLIB:AND2
  13.521                       input_buffer_0/AND2_61:Y (f)
               +     0.518          net: input_buffer_0/AND2_61_Y
  14.039                       input_buffer_0/AO1_14:B (f)
               +     1.458          cell: ADLIB:NOR2B
  15.497                       input_buffer_0/AO1_14:Y (f)
               +     0.687          net: input_buffer_0/AO1_14_Y
  16.184                       input_buffer_0/AO1_6:C (f)
               +     1.284          cell: ADLIB:NOR3C
  17.468                       input_buffer_0/AO1_6:Y (f)
               +     1.288          net: input_buffer_0/AO1_6_Y
  18.756                       input_buffer_0/AO1_2:B (f)
               +     1.278          cell: ADLIB:NOR2B
  20.034                       input_buffer_0/AO1_2:Y (f)
               +     0.525          net: input_buffer_0/AO1_2_Y
  20.559                       input_buffer_0/XOR2_RBINNXTSHIFT[7]:B (f)
               +     2.238          cell: ADLIB:AX1C
  22.797                       input_buffer_0/XOR2_RBINNXTSHIFT[7]:Y (f)
               +     0.753          net: input_buffer_0/RBINNXTSHIFT[7]
  23.550                       input_buffer_0/XNOR2_20:C (f)
               +     2.108          cell: ADLIB:XOR3
  25.658                       input_buffer_0/XNOR2_20:Y (r)
               +     0.380          net: input_buffer_0/XNOR2_20_Y
  26.038                       input_buffer_0/AND3_9:B (r)
               +     1.363          cell: ADLIB:AND3
  27.401                       input_buffer_0/AND3_9:Y (r)
               +     1.272          net: input_buffer_0/AND3_9_Y
  28.673                       input_buffer_0/AND3_8:A (r)
               +     1.522          cell: ADLIB:AND3
  30.195                       input_buffer_0/AND3_8:Y (r)
               +     1.387          net: input_buffer_0/AND3_8_Y
  31.582                       input_buffer_0/AND3_0:B (r)
               +     1.376          cell: ADLIB:AND3
  32.958                       input_buffer_0/AND3_0:Y (r)
               +     0.377          net: input_buffer_0/AND3_0_Y
  33.335                       input_buffer_0/AND2_EMPTYINT:C (r)
               +     1.152          cell: ADLIB:XA1A
  34.487                       input_buffer_0/AND2_EMPTYINT:Y (r)
               +     0.301          net: input_buffer_0/EMPTYINT
  34.788                       input_buffer_0/DFN1P0_EMPTY:D (r)
                                    
  34.788                       data arrival time
  ________________________________________________________
  Data required time calculation
  500.000                      main_clock
               +     0.000          Clock source
  500.000                      clock_control_0/clock_out:Q (f)
               +     1.490          net: clock_control_0/clock_out_i
  501.490                      clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  503.359                      clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  504.461                      input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  506.443                      input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.168          net: input_buffer_0/RCLOCKP
  507.611                      input_buffer_0/DFN1P0_EMPTY:CLK (r)
               -     1.169          Library setup time: ADLIB:DFN1P0
  506.442                      input_buffer_0/DFN1P0_EMPTY:D
                                    
  506.442                      data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        reset
  To:                          whitening_0/output_whitening:E
  Delay (ns):                  4.922
  Slack (ns):
  Arrival (ns):                4.922
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         1.467


Expanded Path 1
  From: reset
  To: whitening_0/output_whitening:E
  data required time                             N/C
  data arrival time                          -   4.922
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.155          net: reset_c
  3.731                        whitening_0/output_whitening_RNO:A (r)
               +     0.897          cell: ADLIB:NOR2B
  4.628                        whitening_0/output_whitening_RNO:Y (r)
               +     0.294          net: whitening_0/output_whitening_0_sqmuxa
  4.922                        whitening_0/output_whitening:E (r)
                                    
  4.922                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
               +     1.694          net: clock_control_0/clock_out_i
  N/C                          clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  N/C                          clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.181          net: clock_control_0_clock_out
  N/C                          whitening_0/output_whitening:CLK (r)
               -     1.289          Library setup time: ADLIB:DFN1E1
  N/C                          whitening_0/output_whitening:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        dbpsk_modulator_0/output_dbpsk:CLK
  To:                          signal_into_switch
  Delay (ns):                  12.956
  Slack (ns):
  Arrival (ns):                17.686
  Required (ns):
  Clock to Out (ns):           17.686

Path 2
  From:                        packet_encoder_0/fifo_re:CLK
  To:                          cam_write_en
  Delay (ns):                  9.775
  Slack (ns):
  Arrival (ns):                14.501
  Required (ns):
  Clock to Out (ns):           14.501


Expanded Path 1
  From: dbpsk_modulator_0/output_dbpsk:CLK
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   17.686
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (r)
               +     1.694          net: clock_control_0/clock_out_i
  1.694                        clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  3.563                        clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.167          net: clock_control_0_clock_out
  4.730                        dbpsk_modulator_0/output_dbpsk:CLK (r)
               +     1.049          cell: ADLIB:DFN1E0C0
  5.779                        dbpsk_modulator_0/output_dbpsk:Q (r)
               +     0.358          net: dbpsk_modulator_0/dbpsk_modulator_0_output_dbpsk
  6.137                        dbpsk_modulator_0/output_dbpsk_RNI6SQ4:B (r)
               +     0.824          cell: ADLIB:NOR2A
  6.961                        dbpsk_modulator_0/output_dbpsk_RNI6SQ4:Y (f)
               +     0.529          net: dbpsk_modulator_0_output_dbpsk_4
  7.490                        switch_encoder_0/signal_to_switch:B (f)
               +     2.280          cell: ADLIB:XOR2
  9.770                        switch_encoder_0/signal_to_switch:Y (f)
               +     3.014          net: signal_into_switch_c
  12.784                       signal_into_switch_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  14.186                       signal_into_switch_pad/U0/U1:DOUT (f)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  14.186                       signal_into_switch_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  17.686                       signal_into_switch_pad/U0/U0:PAD (f)
               +     0.000          net: signal_into_switch
  17.686                       signal_into_switch (f)
                                    
  17.686                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
                                    
  N/C                          signal_into_switch (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_26:CLR
  Delay (ns):                  8.283
  Slack (ns):                  991.482
  Arrival (ns):                15.948
  Required (ns):               1007.430
  Recovery (ns):               0.235
  Minimum Period (ns):         8.518
  Skew (ns):                   0.000

Path 2
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_11:CLR
  Delay (ns):                  7.915
  Slack (ns):                  991.850
  Arrival (ns):                15.580
  Required (ns):               1007.430
  Recovery (ns):               0.235
  Minimum Period (ns):         8.150
  Skew (ns):                   0.000

Path 3
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[2]:CLR
  Delay (ns):                  7.510
  Slack (ns):                  992.180
  Arrival (ns):                15.175
  Required (ns):               1007.355
  Recovery (ns):               0.235
  Minimum Period (ns):         7.820
  Skew (ns):                   0.075

Path 4
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[1]:CLR
  Delay (ns):                  7.416
  Slack (ns):                  992.284
  Arrival (ns):                15.081
  Required (ns):               1007.365
  Recovery (ns):               0.235
  Minimum Period (ns):         7.716
  Skew (ns):                   0.065

Path 5
  From:                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To:                          input_buffer_0/DFN1C0_MEM_RADDR[6]:CLR
  Delay (ns):                  7.164
  Slack (ns):                  992.558
  Arrival (ns):                14.829
  Required (ns):               1007.387
  Recovery (ns):               0.235
  Minimum Period (ns):         7.442
  Skew (ns):                   0.043


Expanded Path 1
  From: input_buffer_0/DFN1C0_READ_RESET_P_1:CLK
  To: input_buffer_0/DFN1C0_26:CLR
  data required time                             1007.430
  data arrival time                          -   15.948
  slack                                          991.482
  ________________________________________________________
  Data arrival time calculation
  0.000                        main_clock
               +     0.000          Clock source
  0.000                        clock_control_0/clock_out:Q (f)
               +     1.490          net: clock_control_0/clock_out_i
  1.490                        clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  3.359                        clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  4.461                        input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  6.443                        input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.222          net: input_buffer_0/RCLOCKP
  7.665                        input_buffer_0/DFN1C0_READ_RESET_P_1:CLK (r)
               +     1.049          cell: ADLIB:DFN1C0
  8.714                        input_buffer_0/DFN1C0_READ_RESET_P_1:Q (r)
               +     7.234          net: input_buffer_0/READ_RESET_P_1
  15.948                       input_buffer_0/DFN1C0_26:CLR (r)
                                    
  15.948                       data arrival time
  ________________________________________________________
  Data required time calculation
  1000.000                     main_clock
               +     0.000          Clock source
  1000.000                     clock_control_0/clock_out:Q (f)
               +     1.490          net: clock_control_0/clock_out_i
  1001.490                     clock_control_0/clock_out_RNICHN5:A (f)
               +     1.869          cell: ADLIB:CLKINT
  1003.359                     clock_control_0/clock_out_RNICHN5:Y (f)
               +     1.102          net: clock_control_0_clock_out
  1004.461                     input_buffer_0/RCLKBUBBLE_RNIURM3:A (f)
               +     1.982          cell: ADLIB:CLKINT
  1006.443                     input_buffer_0/RCLKBUBBLE_RNIURM3:Y (r)
               +     1.222          net: input_buffer_0/RCLOCKP
  1007.665                     input_buffer_0/DFN1C0_26:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  1007.430                     input_buffer_0/DFN1C0_26:CLR
                                    
  1007.430                     data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          packet_encoder_0/seq_number_ret_1:PRE
  Delay (ns):                  3.701
  Slack (ns):
  Arrival (ns):                3.701
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.771

Path 2
  From:                        reset
  To:                          packet_encoder_0/current[5]:PRE
  Delay (ns):                  3.709
  Slack (ns):
  Arrival (ns):                3.709
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.772

Path 3
  From:                        reset
  To:                          packet_encoder_0/current[4]:PRE
  Delay (ns):                  3.700
  Slack (ns):
  Arrival (ns):                3.700
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.773

Path 4
  From:                        reset
  To:                          whitening_0/state[1]:CLR
  Delay (ns):                  3.718
  Slack (ns):
  Arrival (ns):                3.718
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.773

Path 5
  From:                        reset
  To:                          whitening_0/state[0]:CLR
  Delay (ns):                  3.718
  Slack (ns):
  Arrival (ns):                3.718
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.773


Expanded Path 1
  From: reset
  To: packet_encoder_0/seq_number_ret_1:PRE
  data required time                             N/C
  data arrival time                          -   3.701
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.125          net: reset_c
  3.701                        packet_encoder_0/seq_number_ret_1:PRE (r)
                                    
  3.701                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          main_clock
               +     0.000          Clock source
  N/C                          clock_control_0/clock_out:Q (r)
               +     1.694          net: clock_control_0/clock_out_i
  N/C                          clock_control_0/clock_out_RNICHN5:A (r)
               +     1.869          cell: ADLIB:CLKINT
  N/C                          clock_control_0/clock_out_RNICHN5:Y (r)
               +     1.144          net: clock_control_0_clock_out
  N/C                          packet_encoder_0/seq_number_ret_1:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1P0
  N/C                          packet_encoder_0/seq_number_ret_1:PRE


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain downlink_clock_divider_0/clock_out:Q

SET Register to Register

Path 1
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/resolution:E
  Delay (ns):                  5.438
  Slack (ns):                  4993.857
  Arrival (ns):                7.024
  Required (ns):               5000.881
  Setup (ns):                  1.289
  Minimum Period (ns):         12.286

Path 2
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[5]:E
  Delay (ns):                  3.329
  Slack (ns):                  4995.277
  Arrival (ns):                4.915
  Required (ns):               5000.192
  Setup (ns):                  1.289
  Minimum Period (ns):         9.446

Path 3
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[12]:E
  Delay (ns):                  3.576
  Slack (ns):                  4995.719
  Arrival (ns):                5.162
  Required (ns):               5000.881
  Setup (ns):                  1.289
  Minimum Period (ns):         8.562

Path 4
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[8]:E
  Delay (ns):                  3.176
  Slack (ns):                  4996.084
  Arrival (ns):                4.762
  Required (ns):               5000.846
  Setup (ns):                  1.289
  Minimum Period (ns):         7.832

Path 5
  From:                        downlink_decoder_0/detected:CLK
  To:                          downlink_parser_0/downlink_buffer[9]:E
  Delay (ns):                  3.499
  Slack (ns):                  4996.264
  Arrival (ns):                5.085
  Required (ns):               5001.349
  Setup (ns):                  1.289
  Minimum Period (ns):         7.472


Expanded Path 1
  From: downlink_decoder_0/detected:CLK
  To: downlink_parser_0/resolution:E
  data required time                             5000.881
  data arrival time                          -   7.024
  slack                                          4993.857
  ________________________________________________________
  Data arrival time calculation
  0.000                        downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  0.000                        downlink_clock_divider_0/clock_out:Q (r)
               +     1.586          net: clock_out
  1.586                        downlink_decoder_0/detected:CLK (r)
               +     1.606          cell: ADLIB:DFN1C0
  3.192                        downlink_decoder_0/detected:Q (f)
               +     1.963          net: debug_detected
  5.155                        downlink_parser_0/resolution_RNO:C (f)
               +     1.584          cell: ADLIB:NOR3C
  6.739                        downlink_parser_0/resolution_RNO:Y (f)
               +     0.285          net: downlink_parser_0/compression_0_sqmuxa
  7.024                        downlink_parser_0/resolution:E (f)
                                    
  7.024                        data arrival time
  ________________________________________________________
  Data required time calculation
  5000.000                     downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  5000.000                     downlink_clock_divider_0/clock_out:Q (f)
               +     2.170          net: clock_out
  5002.170                     downlink_parser_0/resolution:CLK (f)
               -     1.289          Library setup time: ADLIB:DFN0E1C0
  5000.881                     downlink_parser_0/resolution:E
                                    
  5000.881                     data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[5]:D
  Delay (ns):                  16.841
  Slack (ns):
  Arrival (ns):                16.841
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         15.645

Path 2
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[4]:D
  Delay (ns):                  15.894
  Slack (ns):
  Arrival (ns):                15.894
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         14.706

Path 3
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[3]:D
  Delay (ns):                  15.258
  Slack (ns):
  Arrival (ns):                15.258
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         14.431

Path 4
  From:                        trigger_signal
  To:                          downlink_decoder_0/packet_length[2]:D
  Delay (ns):                  14.584
  Slack (ns):
  Arrival (ns):                14.584
  Required (ns):
  Setup (ns):                  1.112
  External Setup (ns):         13.757

Path 5
  From:                        trigger_signal
  To:                          downlink_decoder_0/downlink_bit:D
  Delay (ns):                  13.877
  Slack (ns):
  Arrival (ns):                13.877
  Required (ns):
  Setup (ns):                  1.169
  External Setup (ns):         13.440


Expanded Path 1
  From: trigger_signal
  To: downlink_decoder_0/packet_length[5]:D
  data required time                             N/C
  data arrival time                          -   16.841
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        trigger_signal (f)
               +     0.000          net: trigger_signal
  0.000                        trigger_signal_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        trigger_signal_pad/U0/U0:Y (f)
               +     0.000          net: trigger_signal_pad/U0/NET1
  1.118                        trigger_signal_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        trigger_signal_pad/U0/U1:Y (f)
               +     6.832          net: trigger_signal_c
  8.206                        trigger_signal_pad_RNI5M7B:A (f)
               +     1.370          cell: ADLIB:BUFF
  9.576                        trigger_signal_pad_RNI5M7B:Y (f)
               +     4.275          net: trigger_signal_c_0
  13.851                       downlink_decoder_0/packet_length_RNO[5]:C (f)
               +     2.602          cell: ADLIB:XA1A
  16.453                       downlink_decoder_0/packet_length_RNO[5]:Y (f)
               +     0.388          net: downlink_decoder_0/N_10
  16.841                       downlink_decoder_0/packet_length[5]:D (f)
                                    
  16.841                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (r)
               +     2.308          net: clock_out
  N/C                          downlink_decoder_0/packet_length[5]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1C0
  N/C                          downlink_decoder_0/packet_length[5]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        downlink_parser_0/resolution:CLK
  To:                          camera_res
  Delay (ns):                  9.814
  Slack (ns):
  Arrival (ns):                11.984
  Required (ns):
  Clock to Out (ns):           11.984

Path 2
  From:                        downlink_parser_0/resolution:CLK
  To:                          camera_res_dup
  Delay (ns):                  9.806
  Slack (ns):
  Arrival (ns):                11.976
  Required (ns):
  Clock to Out (ns):           11.976


Expanded Path 1
  From: downlink_parser_0/resolution:CLK
  To: camera_res
  data required time                             N/C
  data arrival time                          -   11.984
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  0.000                        downlink_clock_divider_0/clock_out:Q (f)
               +     2.170          net: clock_out
  2.170                        downlink_parser_0/resolution:CLK (f)
               +     1.399          cell: ADLIB:DFN0E1C0
  3.569                        downlink_parser_0/resolution:Q (f)
               +     3.513          net: camera_res_c_c
  7.082                        camera_res_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  8.484                        camera_res_pad/U0/U1:DOUT (f)
               +     0.000          net: camera_res_pad/U0/NET1
  8.484                        camera_res_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  11.984                       camera_res_pad/U0/U0:PAD (f)
               +     0.000          net: camera_res
  11.984                       camera_res (f)
                                    
  11.984                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (r)
                                    
  N/C                          camera_res (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[5]:CLR
  Delay (ns):                  3.720
  Slack (ns):
  Arrival (ns):                3.720
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.474

Path 2
  From:                        reset
  To:                          downlink_parser_0/downlink_buffer[0]:CLR
  Delay (ns):                  3.720
  Slack (ns):
  Arrival (ns):                3.720
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.474

Path 3
  From:                        reset
  To:                          downlink_decoder_0/detected:CLR
  Delay (ns):                  3.750
  Slack (ns):
  Arrival (ns):                3.750
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.399

Path 4
  From:                        reset
  To:                          downlink_decoder_0/downlink_bit:CLR
  Delay (ns):                  3.767
  Slack (ns):
  Arrival (ns):                3.767
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.396

Path 5
  From:                        reset
  To:                          downlink_decoder_0/packet_length[3]:CLR
  Delay (ns):                  3.710
  Slack (ns):
  Arrival (ns):                3.710
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.006


Expanded Path 1
  From: reset
  To: downlink_parser_0/downlink_buffer[5]:CLR
  data required time                             N/C
  data arrival time                          -   3.720
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.144          net: reset_c
  3.720                        downlink_parser_0/downlink_buffer[5]:CLR (r)
                                    
  3.720                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          downlink_clock_divider_0/clock_out:Q
               +     0.000          Clock source
  N/C                          downlink_clock_divider_0/clock_out:Q (f)
               +     1.481          net: clock_out
  N/C                          downlink_parser_0/downlink_buffer[5]:CLK (f)
               -     0.235          Library recovery time: ADLIB:DFN0E1C0
  N/C                          downlink_parser_0/downlink_buffer[5]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain camera_pclk

SET Register to Register

Path 1
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[9]:D
  Delay (ns):                  23.170
  Slack (ns):                  485.001
  Arrival (ns):                27.308
  Required (ns):               512.309
  Setup (ns):                  1.112
  Minimum Period (ns):         29.998

Path 2
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[10]:D
  Delay (ns):                  23.128
  Slack (ns):                  485.043
  Arrival (ns):                27.266
  Required (ns):               512.309
  Setup (ns):                  1.112
  Minimum Period (ns):         29.914

Path 3
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[11]:D
  Delay (ns):                  21.977
  Slack (ns):                  486.194
  Arrival (ns):                26.115
  Required (ns):               512.309
  Setup (ns):                  1.112
  Minimum Period (ns):         27.612

Path 4
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[8]:D
  Delay (ns):                  20.977
  Slack (ns):                  487.162
  Arrival (ns):                25.115
  Required (ns):               512.277
  Setup (ns):                  1.169
  Minimum Period (ns):         25.676

Path 5
  From:                        camera_adapter_0/write_en:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[5]:D
  Delay (ns):                  20.848
  Slack (ns):                  487.319
  Arrival (ns):                24.986
  Required (ns):               512.305
  Setup (ns):                  1.112
  Minimum Period (ns):         25.362


Expanded Path 1
  From: camera_adapter_0/write_en:CLK
  To: input_buffer_0/DFN1C0_WGRY[9]:D
  data required time                             512.309
  data arrival time                          -   27.308
  slack                                          485.001
  ________________________________________________________
  Data arrival time calculation
  0.000                        camera_pclk
               +     0.000          Clock source
  0.000                        pclk (r)
               +     0.000          net: pclk
  0.000                        pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  1.560                        pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  1.811                        pclk_pad/U0/U1:Y (r)
               +     2.327          net: pclk_c
  4.138                        camera_adapter_0/write_en:CLK (r)
               +     1.399          cell: ADLIB:DFN1C0
  5.537                        camera_adapter_0/write_en:Q (f)
               +     0.285          net: cam_write_en_net_0
  5.822                        input_buffer_0/AND2_MEMORYWE:A (f)
               +     1.073          cell: ADLIB:BUFF
  6.895                        input_buffer_0/AND2_MEMORYWE:Y (f)
               +     2.136          net: input_buffer_0/MEMORYWE
  9.031                        input_buffer_0/AND2_27:B (f)
               +     1.743          cell: ADLIB:AND2
  10.774                       input_buffer_0/AND2_27:Y (f)
               +     0.518          net: input_buffer_0/AND2_27_Y
  11.292                       input_buffer_0/AO1_1:B (f)
               +     1.458          cell: ADLIB:NOR2B
  12.750                       input_buffer_0/AO1_1:Y (f)
               +     0.650          net: input_buffer_0/AO1_1_Y
  13.400                       input_buffer_0/AO1_25:C (f)
               +     1.273          cell: ADLIB:NOR3C
  14.673                       input_buffer_0/AO1_25:Y (f)
               +     1.491          net: input_buffer_0/AO1_25_Y
  16.164                       input_buffer_0/AO1_5:C (f)
               +     1.459          cell: ADLIB:NOR3C
  17.623                       input_buffer_0/AO1_5:Y (f)
               +     1.910          net: input_buffer_0/AO1_5_Y
  19.533                       input_buffer_0/AO1_12:B (f)
               +     1.767          cell: ADLIB:NOR2B
  21.300                       input_buffer_0/AO1_12:Y (f)
               +     0.516          net: input_buffer_0/AO1_12_Y
  21.816                       input_buffer_0/XOR2_WBINNXTSHIFT[10]:B (f)
               +     2.276          cell: ADLIB:XOR2
  24.092                       input_buffer_0/XOR2_WBINNXTSHIFT[10]:Y (f)
               +     0.498          net: input_buffer_0/WBINNXTSHIFT[10]
  24.590                       input_buffer_0/XOR2_15:B (f)
               +     2.341          cell: ADLIB:XOR2
  26.931                       input_buffer_0/XOR2_15:Y (r)
               +     0.377          net: input_buffer_0/XOR2_15_Y
  27.308                       input_buffer_0/DFN1C0_WGRY[9]:D (r)
                                    
  27.308                       data arrival time
  ________________________________________________________
  Data required time calculation
  500.000                      camera_pclk
               +     0.000          Clock source
  500.000                      pclk (f)
               +     0.000          net: pclk
  500.000                      pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  501.118                      pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  501.118                      pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  501.374                      pclk_pad/U0/U1:Y (f)
               +     5.721          net: pclk_c
  507.095                      input_buffer_0/WCLKBUBBLE:A (f)
               +     1.219          cell: ADLIB:INV
  508.314                      input_buffer_0/WCLKBUBBLE:Y (r)
               +     2.059          net: input_buffer_0/WCLKBUBBLE
  510.373                      input_buffer_0/WCLKBUBBLE_RNI39CD:A (r)
               +     1.869          cell: ADLIB:CLKINT
  512.242                      input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.179          net: input_buffer_0/WCLOCKP
  513.421                      input_buffer_0/DFN1C0_WGRY[9]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1C0
  512.309                      input_buffer_0/DFN1C0_WGRY[9]:D
                                    
  512.309                      data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        vsync
  To:                          camera_adapter_0/buffer_state[3]:D
  Delay (ns):                  17.162
  Slack (ns):
  Arrival (ns):                17.162
  Required (ns):
  Setup (ns):                  1.228
  External Setup (ns):         13.509

Path 2
  From:                        vsync
  To:                          camera_adapter_0/buffer_state[2]:D
  Delay (ns):                  15.552
  Slack (ns):
  Arrival (ns):                15.552
  Required (ns):
  Setup (ns):                  1.228
  External Setup (ns):         12.738

Path 3
  From:                        hsync
  To:                          camera_adapter_0/buffer_state[3]:D
  Delay (ns):                  15.004
  Slack (ns):
  Arrival (ns):                15.004
  Required (ns):
  Setup (ns):                  1.228
  External Setup (ns):         11.351

Path 4
  From:                        vsync
  To:                          camera_adapter_0/buffer_state[0]:D
  Delay (ns):                  13.916
  Slack (ns):
  Arrival (ns):                13.916
  Required (ns):
  Setup (ns):                  1.228
  External Setup (ns):         11.263

Path 5
  From:                        vsync
  To:                          camera_adapter_0/write_en:D
  Delay (ns):                  13.647
  Slack (ns):
  Arrival (ns):                13.647
  Required (ns):
  Setup (ns):                  1.228
  External Setup (ns):         10.737


Expanded Path 1
  From: vsync
  To: camera_adapter_0/buffer_state[3]:D
  data required time                             N/C
  data arrival time                          -   17.162
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vsync (f)
               +     0.000          net: vsync
  0.000                        vsync_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        vsync_pad/U0/U0:Y (f)
               +     0.000          net: vsync_pad/U0/NET1
  1.118                        vsync_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        vsync_pad/U0/U1:Y (f)
               +     4.970          net: vsync_c
  6.344                        camera_adapter_0/frame_flag_RNIEOII2:B (f)
               +     2.319          cell: ADLIB:NOR3B
  8.663                        camera_adapter_0/frame_flag_RNIEOII2:Y (f)
               +     0.912          net: camera_adapter_0/frame_flag_RNIEOII2
  9.575                        camera_adapter_0/un1_buffer_state_4_I_1:B (f)
               +     1.389          cell: ADLIB:AND2
  10.964                       camera_adapter_0/un1_buffer_state_4_I_1:Y (f)
               +     0.496          net: camera_adapter_0/DWACT_ADD_CI_0_TMP[0]
  11.460                       camera_adapter_0/un1_buffer_state_4_I_20:A (f)
               +     0.852          cell: ADLIB:NOR2B
  12.312                       camera_adapter_0/un1_buffer_state_4_I_20:Y (f)
               +     0.529          net: camera_adapter_0/DWACT_ADD_CI_0_g_array_1[0]
  12.841                       camera_adapter_0/un1_buffer_state_4_I_16:A (f)
               +     2.290          cell: ADLIB:AX1C
  15.131                       camera_adapter_0/un1_buffer_state_4_I_16:Y (f)
               +     0.301          net: camera_adapter_0/I_16
  15.432                       camera_adapter_0/buffer_state_RNO[3]:A (f)
               +     1.342          cell: ADLIB:NOR2A
  16.774                       camera_adapter_0/buffer_state_RNO[3]:Y (f)
               +     0.388          net: camera_adapter_0/buffer_state_11[3]
  17.162                       camera_adapter_0/buffer_state[3]:D (f)
                                    
  17.162                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          camera_pclk
               +     0.000          Clock source
  N/C                          pclk (r)
               +     0.000          net: pclk
  N/C                          pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  N/C                          pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  N/C                          pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  N/C                          pclk_pad/U0/U1:Y (r)
               +     3.070          net: pclk_c
  N/C                          camera_adapter_0/buffer_state[3]:CLK (r)
               -     1.228          Library setup time: ADLIB:DFN1C0
  N/C                          camera_adapter_0/buffer_state[3]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[4]:RESET
  Delay (ns):                  7.663
  Slack (ns):                  987.618
  Arrival (ns):                21.098
  Required (ns):               1008.716
  Recovery (ns):               4.747
  Minimum Period (ns):         12.382
  Skew (ns):                   -0.028

Path 2
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[0]:RESET
  Delay (ns):                  6.683
  Slack (ns):                  988.599
  Arrival (ns):                20.118
  Required (ns):               1008.717
  Recovery (ns):               4.747
  Minimum Period (ns):         11.401
  Skew (ns):                   -0.029

Path 3
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[5]:RESET
  Delay (ns):                  5.709
  Slack (ns):                  989.588
  Arrival (ns):                19.144
  Required (ns):               1008.732
  Recovery (ns):               4.747
  Minimum Period (ns):         10.412
  Skew (ns):                   -0.044

Path 4
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/RAM4K9_QXI[2]:RESET
  Delay (ns):                  5.663
  Slack (ns):                  989.618
  Arrival (ns):                19.098
  Required (ns):               1008.716
  Recovery (ns):               4.747
  Minimum Period (ns):         10.382
  Skew (ns):                   -0.028

Path 5
  From:                        input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To:                          input_buffer_0/DFN1C0_WGRY[8]:CLR
  Delay (ns):                  9.693
  Slack (ns):                  990.083
  Arrival (ns):                23.128
  Required (ns):               1013.211
  Recovery (ns):               0.235
  Minimum Period (ns):         9.917
  Skew (ns):                   -0.011


Expanded Path 1
  From: input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK
  To: input_buffer_0/RAM4K9_QXI[4]:RESET
  data required time                             1008.716
  data arrival time                          -   21.098
  slack                                          987.618
  ________________________________________________________
  Data arrival time calculation
  0.000                        camera_pclk
               +     0.000          Clock source
  0.000                        pclk (f)
               +     0.000          net: pclk
  0.000                        pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  1.118                        pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        pclk_pad/U0/U1:Y (f)
               +     5.721          net: pclk_c
  7.095                        input_buffer_0/WCLKBUBBLE:A (f)
               +     1.219          cell: ADLIB:INV
  8.314                        input_buffer_0/WCLKBUBBLE:Y (r)
               +     2.059          net: input_buffer_0/WCLKBUBBLE
  10.373                       input_buffer_0/WCLKBUBBLE_RNI39CD:A (r)
               +     1.869          cell: ADLIB:CLKINT
  12.242                       input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.193          net: input_buffer_0/WCLOCKP
  13.435                       input_buffer_0/DFN1C0_WRITE_RESET_P_0:CLK (r)
               +     1.049          cell: ADLIB:DFN1C0
  14.484                       input_buffer_0/DFN1C0_WRITE_RESET_P_0:Q (r)
               +     6.614          net: input_buffer_0/WRITE_RESET_P_0
  21.098                       input_buffer_0/RAM4K9_QXI[4]:RESET (r)
                                    
  21.098                       data arrival time
  ________________________________________________________
  Data required time calculation
  1000.000                     camera_pclk
               +     0.000          Clock source
  1000.000                     pclk (f)
               +     0.000          net: pclk
  1000.000                     pclk_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1001.118                     pclk_pad/U0/U0:Y (f)
               +     0.000          net: pclk_pad/U0/NET1
  1001.118                     pclk_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1001.374                     pclk_pad/U0/U1:Y (f)
               +     5.721          net: pclk_c
  1007.095                     input_buffer_0/WCLKBUBBLE:A (f)
               +     1.219          cell: ADLIB:INV
  1008.314                     input_buffer_0/WCLKBUBBLE:Y (r)
               +     2.059          net: input_buffer_0/WCLKBUBBLE
  1010.373                     input_buffer_0/WCLKBUBBLE_RNI39CD:A (r)
               +     1.869          cell: ADLIB:CLKINT
  1012.242                     input_buffer_0/WCLKBUBBLE_RNI39CD:Y (r)
               +     1.221          net: input_buffer_0/WCLOCKP
  1013.463                     input_buffer_0/RAM4K9_QXI[4]:CLKA (r)
               -     4.747          Library recovery time: ADLIB:RAM4K9
  1008.716                     input_buffer_0/RAM4K9_QXI[4]:RESET
                                    
  1008.716                     data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          camera_adapter_0/buffer_state[0]:CLR
  Delay (ns):                  3.744
  Slack (ns):
  Arrival (ns):                3.744
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      0.098

Path 2
  From:                        reset
  To:                          camera_adapter_0/buffer_state[2]:CLR
  Delay (ns):                  3.751
  Slack (ns):
  Arrival (ns):                3.751
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.056

Path 3
  From:                        reset
  To:                          camera_adapter_0/output_data[7]:CLR
  Delay (ns):                  3.697
  Slack (ns):
  Arrival (ns):                3.697
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.092

Path 4
  From:                        reset
  To:                          camera_adapter_0/write_en:CLR
  Delay (ns):                  3.734
  Slack (ns):
  Arrival (ns):                3.734
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.169

Path 5
  From:                        reset
  To:                          camera_adapter_0/output_data[6]:CLR
  Delay (ns):                  3.682
  Slack (ns):
  Arrival (ns):                3.682
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      -0.221


Expanded Path 1
  From: reset
  To: camera_adapter_0/buffer_state[0]:CLR
  data required time                             N/C
  data arrival time                          -   3.744
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.168          net: reset_c
  3.744                        camera_adapter_0/buffer_state[0]:CLR (r)
                                    
  3.744                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          camera_pclk
               +     0.000          Clock source
  N/C                          pclk (r)
               +     0.000          net: pclk
  N/C                          pclk_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  N/C                          pclk_pad/U0/U0:Y (r)
               +     0.000          net: pclk_pad/U0/NET1
  N/C                          pclk_pad/U0/U1:YIN (r)
               +     0.251          cell: ADLIB:IOIN_IB
  N/C                          pclk_pad/U0/U1:Y (r)
               +     2.070          net: pclk_c
  N/C                          camera_adapter_0/buffer_state[0]:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  N/C                          camera_adapter_0/buffer_state[0]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pll_out

SET Register to Register

Path 1
  From:                        clock_control_0/delay_counter[8]:CLK
  To:                          clock_control_0/delay_counter[11]:D
  Delay (ns):                  10.769
  Slack (ns):                  8.130
  Arrival (ns):                11.953
  Required (ns):               20.083
  Setup (ns):                  1.112
  Minimum Period (ns):         11.870

Path 2
  From:                        clock_control_0/delay_counter[4]:CLK
  To:                          clock_control_0/switch:D
  Delay (ns):                  10.566
  Slack (ns):                  8.322
  Arrival (ns):                11.761
  Required (ns):               20.083
  Setup (ns):                  1.112
  Minimum Period (ns):         11.678

Path 3
  From:                        clock_control_0/delay_counter[0]:CLK
  To:                          clock_control_0/delay_counter[9]:D
  Delay (ns):                  10.346
  Slack (ns):                  8.542
  Arrival (ns):                11.541
  Required (ns):               20.083
  Setup (ns):                  1.112
  Minimum Period (ns):         11.458

Path 4
  From:                        clock_control_0/delay_counter[5]:CLK
  To:                          clock_control_0/switch:D
  Delay (ns):                  10.316
  Slack (ns):                  8.572
  Arrival (ns):                11.511
  Required (ns):               20.083
  Setup (ns):                  1.112
  Minimum Period (ns):         11.428

Path 5
  From:                        clock_control_0/counter[5]:CLK
  To:                          clock_control_0/counter[1]:D
  Delay (ns):                  10.302
  Slack (ns):                  8.575
  Arrival (ns):                11.479
  Required (ns):               20.054
  Setup (ns):                  1.112
  Minimum Period (ns):         11.425


Expanded Path 1
  From: clock_control_0/delay_counter[8]:CLK
  To: clock_control_0/delay_counter[11]:D
  data required time                             20.083
  data arrival time                          -   11.953
  slack                                          8.130
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_out
               +     0.000          Clock source
  0.000                        pll_core_0/Core:GLA (r)
               +     1.184          net: GLA
  1.184                        clock_control_0/delay_counter[8]:CLK (r)
               +     1.606          cell: ADLIB:DFN1E1C0
  2.790                        clock_control_0/delay_counter[8]:Q (f)
               +     1.412          net: clock_control_0/delay_counter[8]
  4.202                        clock_control_0/delay_counter_RNIFR9V[9]:B (f)
               +     1.993          cell: ADLIB:NOR2B
  6.195                        clock_control_0/delay_counter_RNIFR9V[9]:Y (f)
               +     0.377          net: clock_control_0/switch8lto9_0
  6.572                        clock_control_0/delay_counter_RNIOGJU1[5]:C (f)
               +     1.162          cell: ADLIB:NOR3C
  7.734                        clock_control_0/delay_counter_RNIOGJU1[5]:Y (f)
               +     0.285          net: clock_control_0/delay_m3_0_a2_2
  8.019                        clock_control_0/delay_counter_RNI30GS4[5]:A (f)
               +     0.896          cell: ADLIB:NOR3C
  8.915                        clock_control_0/delay_counter_RNI30GS4[5]:Y (f)
               +     0.390          net: clock_control_0/delay_counter_c9
  9.305                        clock_control_0/delay_counter_RNO[11]:A (f)
               +     2.271          cell: ADLIB:AX1C
  11.576                       clock_control_0/delay_counter_RNO[11]:Y (r)
               +     0.377          net: clock_control_0/delay_counter_n11
  11.953                       clock_control_0/delay_counter[11]:D (r)
                                    
  11.953                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       pll_out
               +     0.000          Clock source
  20.000                       pll_core_0/Core:GLA (r)
               +     1.195          net: GLA
  21.195                       clock_control_0/delay_counter[11]:CLK (r)
               -     1.112          Library setup time: ADLIB:DFN1E1C0
  20.083                       clock_control_0/delay_counter[11]:D
                                    
  20.083                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[3]:E
  Delay (ns):                  17.901
  Slack (ns):
  Arrival (ns):                17.901
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         17.995

Path 2
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[0]:E
  Delay (ns):                  17.616
  Slack (ns):
  Arrival (ns):                17.616
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         17.710

Path 3
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[11]:E
  Delay (ns):                  17.616
  Slack (ns):
  Arrival (ns):                17.616
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         17.710

Path 4
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[6]:E
  Delay (ns):                  17.546
  Slack (ns):
  Arrival (ns):                17.546
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         17.672

Path 5
  From:                        trigger_signal
  To:                          clock_control_0/delay_counter[5]:E
  Delay (ns):                  17.546
  Slack (ns):
  Arrival (ns):                17.546
  Required (ns):
  Setup (ns):                  1.289
  External Setup (ns):         17.640


Expanded Path 1
  From: trigger_signal
  To: clock_control_0/delay_counter[3]:E
  data required time                             N/C
  data arrival time                          -   17.901
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        trigger_signal (f)
               +     0.000          net: trigger_signal
  0.000                        trigger_signal_pad/U0/U0:PAD (f)
               +     1.118          cell: ADLIB:IOPAD_IN
  1.118                        trigger_signal_pad/U0/U0:Y (f)
               +     0.000          net: trigger_signal_pad/U0/NET1
  1.118                        trigger_signal_pad/U0/U1:YIN (f)
               +     0.256          cell: ADLIB:IOIN_IB
  1.374                        trigger_signal_pad/U0/U1:Y (f)
               +     6.832          net: trigger_signal_c
  8.206                        trigger_signal_pad_RNI5M7B:A (f)
               +     1.370          cell: ADLIB:BUFF
  9.576                        trigger_signal_pad_RNI5M7B:Y (f)
               +     3.043          net: trigger_signal_c_0
  12.619                       clock_control_0/counter_RNIQO6O1[2]:C (f)
               +     2.882          cell: ADLIB:AO1B
  15.501                       clock_control_0/counter_RNIQO6O1[2]:Y (r)
               +     2.400          net: clock_control_0/delay_countere
  17.901                       clock_control_0/delay_counter[3]:E (r)
                                    
  17.901                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
               +     1.195          net: GLA
  N/C                          clock_control_0/delay_counter[3]:CLK (r)
               -     1.289          Library setup time: ADLIB:DFN1E1C0
  N/C                          clock_control_0/delay_counter[3]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        clock_control_0/switch:CLK
  To:                          signal_into_switch
  Delay (ns):                  18.231
  Slack (ns):
  Arrival (ns):                19.426
  Required (ns):
  Clock to Out (ns):           19.426

Path 2
  From:                        camera_clock_0/clock_out:CLK
  To:                          camera_mclk
  Delay (ns):                  7.817
  Slack (ns):
  Arrival (ns):                8.970
  Required (ns):
  Clock to Out (ns):           8.970


Expanded Path 1
  From: clock_control_0/switch:CLK
  To: signal_into_switch
  data required time                             N/C
  data arrival time                          -   19.426
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pll_out
               +     0.000          Clock source
  0.000                        pll_core_0/Core:GLA (r)
               +     1.195          net: GLA
  1.195                        clock_control_0/switch:CLK (r)
               +     1.606          cell: ADLIB:DFN1E1C0
  2.801                        clock_control_0/switch:Q (f)
               +     1.683          net: clock_control_0/switch
  4.484                        clock_control_0/switch_RNIRSV3:A (f)
               +     1.869          cell: ADLIB:CLKINT
  6.353                        clock_control_0/switch_RNIRSV3:Y (f)
               +     1.074          net: cam_write_en_2
  7.427                        dbpsk_modulator_0/output_dbpsk_RNI6SQ4:A (f)
               +     1.274          cell: ADLIB:NOR2A
  8.701                        dbpsk_modulator_0/output_dbpsk_RNI6SQ4:Y (f)
               +     0.529          net: dbpsk_modulator_0_output_dbpsk_4
  9.230                        switch_encoder_0/signal_to_switch:B (f)
               +     2.280          cell: ADLIB:XOR2
  11.510                       switch_encoder_0/signal_to_switch:Y (f)
               +     3.014          net: signal_into_switch_c
  14.524                       signal_into_switch_pad/U0/U1:D (f)
               +     1.402          cell: ADLIB:IOTRI_OB_EB
  15.926                       signal_into_switch_pad/U0/U1:DOUT (f)
               +     0.000          net: signal_into_switch_pad/U0/NET1
  15.926                       signal_into_switch_pad/U0/U0:D (f)
               +     3.500          cell: ADLIB:IOPAD_TRI
  19.426                       signal_into_switch_pad/U0/U0:PAD (f)
               +     0.000          net: signal_into_switch
  19.426                       signal_into_switch (f)
                                    
  19.426                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
                                    
  N/C                          signal_into_switch (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        reset
  To:                          downlink_clock_divider_0/divider_counter[6]:CLR
  Delay (ns):                  3.752
  Slack (ns):
  Arrival (ns):                3.752
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.834

Path 2
  From:                        reset
  To:                          camera_clock_0/counter[1]:CLR
  Delay (ns):                  3.745
  Slack (ns):
  Arrival (ns):                3.745
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.817

Path 3
  From:                        reset
  To:                          camera_clock_0/counter[3]:CLR
  Delay (ns):                  3.745
  Slack (ns):
  Arrival (ns):                3.745
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.817

Path 4
  From:                        reset
  To:                          camera_clock_0/counter[5]:CLR
  Delay (ns):                  3.745
  Slack (ns):
  Arrival (ns):                3.745
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.817

Path 5
  From:                        reset
  To:                          camera_clock_0/counter[0]:CLR
  Delay (ns):                  3.745
  Slack (ns):
  Arrival (ns):                3.745
  Required (ns):
  Recovery (ns):               0.235
  External Recovery (ns):      2.817


Expanded Path 1
  From: reset
  To: downlink_clock_divider_0/divider_counter[6]:CLR
  data required time                             N/C
  data arrival time                          -   3.752
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        reset (r)
               +     0.000          net: reset
  0.000                        reset_pad/U0/U0:PAD (r)
               +     1.560          cell: ADLIB:IOPAD_IN
  1.560                        reset_pad/U0/U0:Y (r)
               +     0.000          net: reset_pad/U0/NET1
  1.560                        reset_pad/U0/U1:A (r)
               +     1.016          cell: ADLIB:CLKIO
  2.576                        reset_pad/U0/U1:Y (r)
               +     1.176          net: reset_c
  3.752                        downlink_clock_divider_0/divider_counter[6]:CLR (r)
                                    
  3.752                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pll_out
               +     0.000          Clock source
  N/C                          pll_core_0/Core:GLA (r)
               +     1.153          net: GLA
  N/C                          downlink_clock_divider_0/divider_counter[6]:CLK (r)
               -     0.235          Library recovery time: ADLIB:DFN1C0
  N/C                          downlink_clock_divider_0/divider_counter[6]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

