<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <bitset name="AD1848_CTRL">
        <bitfield low="0" high="3" name="IDX"> select indirect reg accessed by DATA reg </bitfield>
        <bitfield pos="5" name="INTR_DISABLES_DMA"/>
        <bitfield pos="6" name="MCE"> mode change enable: mute everything, allow reconfiguration </bitfield>
        <bitfield pos="7" name="INIT"> reads as 1 if codec still initting </bitfield>
    </bitset>
    <bitset name="AD1848_STATUS">
        <bitfield pos="0" name="INTR"/>
        <bitfield pos="1" name="PLAYBACK_READY"/>
        <bitfield low="2" high="3" name="PLAYBACK_BYTE">
            <value value="0" name="LR"> lower right </value>
            <value value="1" name="LL"> lower left </value>
            <value value="2" name="UR"> upper right </value>
            <value value="3" name="UL"> upper left </value>
        </bitfield>
        <bitfield pos="4" name="UNDERRUN_OVERRUN"> CAPTURE_OVERRUN || PLAYBACK_UNDERRUN </bitfield>
        <bitfield pos="5" name="CAPTURE_READY"/>
        <bitfield low="6" high="7" name="CAPTURE_BYTE">
            <value value="0" name="LR"> lower right </value>
            <value value="1" name="LL"> lower left </value>
            <value value="2" name="UR"> upper right </value>
            <value value="3" name="UL"> upper left </value>
        </bitfield> regs are left, then right </bitset>
    <domain name="AD1848_IDX">
        <reg8 offset="0x0" name="INPUT_CONTROL" length="2">
            <bitfield low="0" high="3" name="GAIN"> 1.5dB units, 0 .. 22.5dB </bitfield>
            <bitfield pos="5" name="MIC_BOOST_ENABLE"> boost mic input by 20dB </bitfield>
            <bitfield low="6" high="7" name="SELECT">
                <value value="0" name="LINE_IN"/>
                <value value="1" name="AUX_1"/>
                <value value="2" name="MIC"/>
                <value value="3" name="OUTPUT"> ie. DAC + AUX1 + AUX2, unless individually muted </value>
            </bitfield> aux 1 then aux 2  left then right </reg8>
        <stripe offset="2" stride="2" length="2">
            <reg8 offset="0x2" name="AUX_CONTROL" length="2">
                <bitfield low="0" high="4" name="ATTEN"> attenuation in 1.5dB units, 0 is +12dB gain, 31 is -34.5dB atten </bitfield>
                <bitfield pos="7" name="MUTE"> if not set, will be mixed into OUTPUT </bitfield>
            </reg8>
        </stripe>
        <reg8 offset="0x6" name="DAC_OUT_CONTROL" length="2">
            <bitfield low="0" high="5" name="ATTEN"> attenuation in 1.5dB units, 0 is 0dB, 63 is -94.5dB atten </bitfield>
            <bitfield pos="7" name="MUTE"> if not set, will be mixed into OUTPUT </bitfield> requires MCE set to change </reg8>
        <reg8 offset="0x8" name="CLOCK_DATA_CONFIG">
            <bitfield pos="0" name="CLOCK_SOURCE">
                <value value="0" name="XTAL1"/>
                <value value="1" name="XTAL2"/>
            </bitfield>
            <bitfield low="1" high="3" name="CLOCK_DIV">
                <value value="0" name="3072"/>
                <value value="1" name="1536"/>
                <value value="2" name="896"/>
                <value value="3" name="768"/>
                <value value="4" name="448"/>
                <value value="5" name="384"/>
                <value value="6" name="512"/>
                <value value="7" name="2560"/>
            </bitfield>
            <bitfield pos="4" name="STEREO"/>
            <bitfield low="5" high="6" name="FORMAT">
                <value value="0" name="UINT8"/>
                <value value="1" name="ULAW8"/>
                <value value="2" name="SINT16"/>
                <value value="3" name="ALAW8"/>
            </bitfield> requires MCE set to change, except for playback/capture enables </reg8>
        <reg8 offset="0x9" name="INTERFACE_CONFIG">
            <bitfield pos="0" name="PLAYBACK_ENABLE"/>
            <bitfield pos="1" name="CAPTURE_ENABLE"/>
            <bitfield pos="2" name="DMA_COMMON_CHANNEL"/>
            <bitfield pos="3" name="AUTOCALIBRATE_ENABLE"/>
            <bitfield pos="6" name="PLAYBACK_ENABLE">
                <value value="0" name="DMA"/>
                <value value="1" name="PIO"/>
            </bitfield>
            <bitfield pos="7" name="CAPTURE_MODE">
                <value value="0" name="DMA"/>
                <value value="1" name="PIO"/>
            </bitfield>
        </reg8>
        <reg8 offset="0xa" name="PIN_CONTROL">
            <bitfield pos="1" name="INTR_EN"/>
            <bitfield low="6" high="7" name="XCTL_PIN"> driven out on XCTL pins </bitfield>
        </reg8>
        <reg8 offset="0xb" name="TEST_INIT" access="r">
            <bitfield low="0" high="1" name="INPUT_LEFT_RANGE">
                <value value="0" name="NINF_N1DB"> less than -1dB underrange </value>
                <value value="1" name="N1DB_0"> -1dB to 0dB underrange </value>
                <value value="2" name="0_1DB"> 0dB to 1dB overrange </value>
                <value value="3" name="1DB_INF"> more than 1dB overrange </value>
            </bitfield>
            <bitfield low="2" high="3" name="INPUT_RIGHT_RANGE">
                <value value="0" name="NINF_N1DB"/>
                <value value="1" name="N1DB_0"/>
                <value value="2" name="0_1DB"/>
                <value value="3" name="1DB_INF"/>
            </bitfield>
            <bitfield pos="4" name="DRQ_ACTIVE"/>
            <bitfield pos="5" name="AUTOCALIBRATE_BUSY"/>
            <bitfield pos="6" name="PLAYBACK_UNDERRUN"/>
            <bitfield pos="7" name="CAPTURE_OVERRUN"/>
        </reg8>
        <reg8 offset="0xc" name="MISC" access="r">
            <bitfield low="0" high="3" name="REVISION"/>
        </reg8>
        <reg8 offset="0xd" name="ADC_TO_DAC_MIX">
            <bitfield pos="0" name="ENABLE"/>
            <bitfield low="2" high="7" name="ATTEN"> ADC data attenuation in 1.5dB units, 0 to -94.5dB </bitfield>
        </reg8>
        <reg8 offset="0xe" name="DMA_BASE_COUNT_HIGH"/>
        <reg8 offset="0xf" name="DMA_BASE_COUNT_LOW"/>
    </domain>
</database>
