Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Nov 14 17:34:16 2017
| Host             : Acer running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.116  |
| Dynamic (W)              | 0.019  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |    <0.001 |     2736 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      714 |     63400 |            1.13 |
|   Register              |    <0.001 |     1227 |    126800 |            0.97 |
|   CARRY4                |    <0.001 |       94 |     15850 |            0.59 |
|   LUT as Shift Register |    <0.001 |       36 |     19000 |            0.19 |
|   F7/F8 Muxes           |    <0.001 |        5 |     63400 |           <0.01 |
|   Others                |     0.000 |      357 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
| Signals                 |     0.001 |     1920 |       --- |             --- |
| DSPs                    |    <0.001 |        8 |       240 |            3.33 |
| I/O                     |     0.010 |       20 |       210 |            9.52 |
| Static Power            |     0.097 |          |           |                 |
| Total                   |     0.116 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.009 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| main                                                                              |     0.019 |
|   add                                                                             |     0.002 |
|     design_1_i                                                                    |     0.002 |
|       floating_point_0                                                            |     0.002 |
|         U0                                                                        |     0.002 |
|           i_synth                                                                 |     0.002 |
|             ADDSUB_OP.ADDSUB                                                      |     0.001 |
|               SPEED_OP.DSP.OP                                                     |     0.001 |
|                 A_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 B_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                   CIN_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   DSP2                                                            |    <0.001 |
|                   LRG_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SHIFT_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_ADD_IP_DELAY                                                |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   VALID_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   VALID_LRG_DELAY                                                 |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                                           |    <0.001 |
|                   ZERO_14_DET.ZERO_DET                                            |     0.000 |
|                     CARRY_ZERO_DET                                                |     0.000 |
|                   Z_14_LZD_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.EXP                                                  |    <0.001 |
|                   A_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   A_SIGN_DELAY                                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   BMA_EXP_DELAY                                                   |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   B_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   CANCELLATION_DELAY                                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   COND_DET_A                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                       CARRY_ZERO_DET                                              |    <0.001 |
|                   COND_DET_B                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                       CARRY_ZERO_DET                                              |    <0.001 |
|                   DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   DET_SIGN_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NUMB_CMP                                                        |    <0.001 |
|                     NOT_FAST.CMP                                                  |    <0.001 |
|                       C_CHAIN                                                     |    <0.001 |
|                   SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   STATE_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                                       |    <0.001 |
|                   merged_sub_mux.mux_DELAY                                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                                             |    <0.001 |
|                   FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                     DIST_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     LEAD16_DELAY                                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     NORM_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     SHIFT_DELAY                                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|                   FULL_USAGE_DSP.mant_in_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.mod_lod_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.zeros_delay                                      |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 OP                                                                |    <0.001 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|   add_2                                                                           |     0.003 |
|     design_1_i                                                                    |     0.003 |
|       floating_point_0                                                            |     0.003 |
|         U0                                                                        |     0.003 |
|           i_synth                                                                 |     0.003 |
|             ADDSUB_OP.ADDSUB                                                      |     0.003 |
|               SPEED_OP.DSP.OP                                                     |     0.003 |
|                 A_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 B_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                   CIN_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   DSP2                                                            |    <0.001 |
|                   LRG_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SHIFT_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_ADD_IP_DELAY                                                |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   VALID_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   VALID_LRG_DELAY                                                 |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                                           |    <0.001 |
|                   ZERO_14_DET.ZERO_DET                                            |     0.000 |
|                     CARRY_ZERO_DET                                                |     0.000 |
|                   Z_14_LZD_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.EXP                                                  |    <0.001 |
|                   A_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   A_SIGN_DELAY                                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   BMA_EXP_DELAY                                                   |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   B_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   CANCELLATION_DELAY                                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   COND_DET_A                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                       CARRY_ZERO_DET                                              |    <0.001 |
|                   COND_DET_B                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                  |    <0.001 |
|                       CARRY_ZERO_DET                                              |    <0.001 |
|                   DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   DET_SIGN_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NUMB_CMP                                                        |    <0.001 |
|                     NOT_FAST.CMP                                                  |    <0.001 |
|                       C_CHAIN                                                     |    <0.001 |
|                   SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   STATE_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                                       |    <0.001 |
|                   merged_sub_mux.mux_DELAY                                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                                             |    <0.001 |
|                   FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                     DIST_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     LEAD16_DELAY                                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     NORM_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     SHIFT_DELAY                                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|                   FULL_USAGE_DSP.mant_in_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.mod_lod_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.zeros_delay                                      |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 OP                                                                |    <0.001 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|   mult                                                                            |     0.002 |
|     design_2_i                                                                    |     0.002 |
|       floating_point_0                                                            |     0.002 |
|         U0                                                                        |     0.002 |
|           i_synth                                                                 |     0.002 |
|             MULT.OP                                                               |     0.002 |
|               EXP                                                                 |    <0.001 |
|                 COND_DET_A                                                        |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                                    |    <0.001 |
|                     CARRY_ZERO_DET                                                |    <0.001 |
|                 COND_DET_B                                                        |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                                     |     0.000 |
|                     i_pipe                                                        |     0.000 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 EXP_ADD.C_CHAIN                                                   |    <0.001 |
|                   Q_DEL                                                           |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 FLOW_DEC_DEL                                                      |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 IP_SIGN_DELAY                                                     |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 PROD_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 SIGN_UP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 SIG_DELAY                                                         |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 STATE_DEC_DELAY                                                   |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 STATE_DELAY                                                       |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 STATE_UP_DELAY                                                    |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|               MULT                                                                |    <0.001 |
|                 MULT_GEN_VARIANT.FIX_MULT                                         |    <0.001 |
|                   MULT                                                            |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                           |    <0.001 |
|                       use_prim.has_zero_detect.zd_a1b2.multi_dsp_output.zd_delay0 |    <0.001 |
|                   OP_REG.MANT_DEL                                                 |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   OP_REG.ZERO_DET_DEL                                             |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|               OP                                                                  |    <0.001 |
|               R_AND_R                                                             |    <0.001 |
|                 LOGIC.R_AND_R                                                     |    <0.001 |
|                   EXP_ADD.ADD                                                     |    <0.001 |
|                   EXP_INC_DELAY                                                   |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_IN_DELAY.EXP_IN_DEL                                         |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_IN_DELAY.EXP_OFF_OP_DEL                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   LOGIC.RND1                                                      |    <0.001 |
|                     Q_DEL                                                         |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   LOGIC.RND2                                                      |    <0.001 |
|                     Q_DEL                                                         |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   MANT_RND2_DEL                                                   |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NORMALIZE_RND2_DEL                                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   RND_BIT_GEN                                                     |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                           |     0.000 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
|   sub                                                                             |     0.001 |
|     design_3_i                                                                    |     0.001 |
|       floating_point_0                                                            |     0.001 |
|         U0                                                                        |     0.001 |
|           i_synth                                                                 |     0.001 |
|             ADDSUB_OP.ADDSUB                                                      |     0.001 |
|               SPEED_OP.DSP.OP                                                     |     0.001 |
|                 A_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 B_IP_DELAY                                                        |    <0.001 |
|                   i_pipe                                                          |    <0.001 |
|                 DSP48E1_BODY.ALIGN_ADD                                            |    <0.001 |
|                   CIN_DELAY                                                       |     0.000 |
|                     i_pipe                                                        |     0.000 |
|                   DSP2                                                            |    <0.001 |
|                   LRG_DELAY                                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SHIFT_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   SUB_ADD_IP_DELAY                                                |     0.000 |
|                     i_pipe                                                        |     0.000 |
|                   VALID_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   VALID_LRG_DELAY                                                 |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   ZERO_14_DET.CARRY_MUX                                           |    <0.001 |
|                   ZERO_14_DET.ZERO_DET                                            |     0.000 |
|                     CARRY_ZERO_DET                                                |     0.000 |
|                   Z_14_LZD_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.EXP                                                  |    <0.001 |
|                   A_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   BMA_EXP_DELAY                                                   |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   B_EXP_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   CANCELLATION_DELAY                                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   COND_DET_A                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   COND_DET_B                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   DET_SIGN_DELAY                                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   EXP_OFF.STRUCT_ADD                                              |     0.000 |
|                   NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NOT_LOW_LATENCY_NORM_DIST.SIGDELAY                              |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   NUMB_CMP                                                        |    <0.001 |
|                     NOT_FAST.CMP                                                  |    <0.001 |
|                       C_CHAIN                                                     |    <0.001 |
|                   SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   STATE_DELAY                                                     |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   merged_sub_mux.STRUCT_ADD                                       |     0.000 |
|                   merged_sub_mux.mux_DELAY                                        |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 DSP48E1_BODY.NORM_RND                                             |    <0.001 |
|                   FULL_USAGE_DSP.LOD                                              |    <0.001 |
|                     DIST_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     LEAD16_DELAY                                                  |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     NORM_DELAY                                                    |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                     SHIFT_DELAY                                                   |    <0.001 |
|                       i_pipe                                                      |    <0.001 |
|                   FULL_USAGE_DSP.MSBS_DELAY                                       |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.ROUND_BIT_DELAY                                  |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.SHIFT_RND                                        |    <0.001 |
|                   FULL_USAGE_DSP.mant_in_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.mod_lod_delay                                    |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                   FULL_USAGE_DSP.zeros_delay                                      |    <0.001 |
|                     i_pipe                                                        |    <0.001 |
|                 OP                                                                |    <0.001 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             need_combiner.use_2to1.skid_buffer_combiner                           |    <0.001 |
+-----------------------------------------------------------------------------------+-----------+


