[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"ByteSelector_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ByteSelector|ByteSelector>io_out",
    "sources":[
      "~ByteSelector|ByteSelector>io_offset",
      "~ByteSelector|ByteSelector>io_in"
    ]
  }
]