
IO_Tile_3_33

 (5 0)  (143 528)  (143 528)  routing T_3_33.span4_vert_17 <X> T_3_33.lc_trk_g0_1
 (6 0)  (144 528)  (144 528)  routing T_3_33.span4_vert_17 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (200 528)  (200 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (6 10)  (198 539)  (198 539)  routing T_4_33.span12_vert_19 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (8 11)  (200 538)  (200 538)  routing T_4_33.span12_vert_19 <X> T_4_33.lc_trk_g1_3
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g1_7 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 14)  (251 543)  (251 543)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7
 (7 14)  (253 543)  (253 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (254 543)  (254 543)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7
 (8 15)  (254 542)  (254 542)  routing T_5_33.span12_vert_7 <X> T_5_33.lc_trk_g1_7


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (12 2)  (322 531)  (322 531)  routing T_6_33.span4_vert_7 <X> T_6_33.span4_horz_l_13
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g1_6 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (4 14)  (304 543)  (304 543)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g1_6
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit
 (5 15)  (305 542)  (305 542)  routing T_6_33.span4_horz_r_14 <X> T_6_33.lc_trk_g1_6
 (7 15)  (307 542)  (307 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (4 3)  (358 530)  (358 530)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g0_2
 (5 3)  (359 530)  (359 530)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g0_2
 (7 3)  (361 530)  (361 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g0_2 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (11 6)  (375 535)  (375 535)  routing T_7_33.span4_horz_r_2 <X> T_7_33.span4_horz_l_14
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (4 11)  (358 538)  (358 538)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g1_2
 (5 11)  (359 538)  (359 538)  routing T_7_33.span4_horz_r_2 <X> T_7_33.lc_trk_g1_2
 (7 11)  (361 538)  (361 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g1_2 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (4 7)  (412 534)  (412 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (5 7)  (413 534)  (413 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (7 7)  (415 534)  (415 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit
 (4 15)  (412 542)  (412 542)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g1_6
 (5 15)  (413 542)  (413 542)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g1_6
 (7 15)  (415 542)  (415 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_11_33

 (5 0)  (563 528)  (563 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (6 0)  (564 528)  (564 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (7 0)  (565 528)  (565 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (566 528)  (566 528)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (8 1)  (566 529)  (566 529)  routing T_11_33.span4_vert_41 <X> T_11_33.lc_trk_g0_1
 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_37 <X> T_11_33.span4_horz_l_14
 (13 7)  (581 534)  (581 534)  routing T_11_33.span4_vert_37 <X> T_11_33.span4_horz_r_2
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_15_33

 (14 7)  (798 534)  (798 534)  routing T_15_33.span4_horz_l_14 <X> T_15_33.span4_horz_r_2


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit
 (4 15)  (832 542)  (832 542)  routing T_16_33.span4_horz_r_6 <X> T_16_33.lc_trk_g1_6
 (5 15)  (833 542)  (833 542)  routing T_16_33.span4_horz_r_6 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (4 2)  (890 531)  (890 531)  routing T_17_33.span4_horz_r_10 <X> T_17_33.lc_trk_g0_2
 (5 3)  (891 530)  (891 530)  routing T_17_33.span4_horz_r_10 <X> T_17_33.lc_trk_g0_2
 (7 3)  (893 530)  (893 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g0_2 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_13 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1002 532)  (1002 532)  routing T_19_33.span4_vert_13 <X> T_19_33.lc_trk_g0_5
 (8 5)  (1002 533)  (1002 533)  routing T_19_33.span4_vert_13 <X> T_19_33.lc_trk_g0_5
 (14 6)  (1018 535)  (1018 535)  routing T_19_33.span4_horz_l_14 <X> T_19_33.span4_vert_13
 (14 7)  (1018 534)  (1018 534)  routing T_19_33.span4_horz_l_14 <X> T_19_33.span4_horz_r_2
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 7)  (1052 534)  (1052 534)  routing T_20_33.span4_horz_r_6 <X> T_20_33.lc_trk_g0_6
 (5 7)  (1053 534)  (1053 534)  routing T_20_33.span4_horz_r_6 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (4 15)  (1052 542)  (1052 542)  routing T_20_33.span4_horz_r_6 <X> T_20_33.lc_trk_g1_6
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_horz_r_6 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_23_33

 (14 7)  (1234 534)  (1234 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_horz_r_2


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (4 2)  (1322 531)  (1322 531)  routing T_25_33.span4_horz_r_10 <X> T_25_33.lc_trk_g0_2
 (5 3)  (1323 530)  (1323 530)  routing T_25_33.span4_horz_r_10 <X> T_25_33.lc_trk_g0_2
 (7 3)  (1325 530)  (1325 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_2 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g0_6 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (4 6)  (1364 535)  (1364 535)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g0_6
 (5 7)  (1365 534)  (1365 534)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g0_6
 (7 7)  (1367 534)  (1367 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_6 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (4 14)  (1364 543)  (1364 543)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g1_6
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit
 (5 15)  (1365 542)  (1365 542)  routing T_26_33.span4_horz_r_14 <X> T_26_33.lc_trk_g1_6
 (7 15)  (1367 542)  (1367 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (14 6)  (1438 535)  (1438 535)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_vert_13
 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_horz_l_14 <X> T_27_33.span4_horz_r_2
 (6 12)  (1420 540)  (1420 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit
 (4 15)  (1472 542)  (1472 542)  routing T_28_33.span4_horz_r_6 <X> T_28_33.lc_trk_g1_6
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_6 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (4 6)  (1580 535)  (1580 535)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g0_6
 (5 7)  (1581 534)  (1581 534)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g0_6
 (7 7)  (1583 534)  (1583 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (4 14)  (1580 543)  (1580 543)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit
 (5 15)  (1581 542)  (1581 542)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (6 4)  (1636 532)  (1636 532)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1638 532)  (1638 532)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g0_5
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (8 5)  (1638 533)  (1638 533)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g0_5
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (14 6)  (1654 535)  (1654 535)  routing T_31_33.span4_horz_l_14 <X> T_31_33.span4_vert_13
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1636 540)  (1636 540)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_6_32

 (19 7)  (307 519)  (307 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_11_32

 (4 2)  (550 514)  (550 514)  routing T_11_32.sp4_v_b_4 <X> T_11_32.sp4_v_t_37
 (6 2)  (552 514)  (552 514)  routing T_11_32.sp4_v_b_4 <X> T_11_32.sp4_v_t_37
 (9 7)  (555 519)  (555 519)  routing T_11_32.sp4_v_b_4 <X> T_11_32.sp4_v_t_41


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 506)  (1734 506)  routing T_33_31.span4_vert_b_11 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 488)  (12 488)  routing T_0_30.span4_vert_b_9 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span4_vert_b_9 <X> T_0_30.lc_trk_g1_1
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (8 7)  (134 487)  (134 487)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_v_t_41
 (9 7)  (135 487)  (135 487)  routing T_3_30.sp4_h_r_4 <X> T_3_30.sp4_v_t_41


LogicTile_4_30

 (3 6)  (183 486)  (183 486)  routing T_4_30.sp12_h_r_0 <X> T_4_30.sp12_v_t_23
 (3 7)  (183 487)  (183 487)  routing T_4_30.sp12_h_r_0 <X> T_4_30.sp12_v_t_23


LogicTile_7_30

 (9 6)  (351 486)  (351 486)  routing T_7_30.sp4_h_r_1 <X> T_7_30.sp4_h_l_41
 (10 6)  (352 486)  (352 486)  routing T_7_30.sp4_h_r_1 <X> T_7_30.sp4_h_l_41


RAM_Tile_8_30

 (19 13)  (415 493)  (415 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12


LogicTile_16_30

 (3 3)  (819 483)  (819 483)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_l_23


LogicTile_20_30

 (3 3)  (1039 483)  (1039 483)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_l_23


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 484)  (1742 484)  IOB_0 IO Functioning bit
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 486)  (1731 486)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g0_7
 (7 6)  (1733 486)  (1733 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 486)  (1734 486)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g0_7
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 494)  (1734 494)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g1_7
 (16 14)  (1742 494)  (1742 494)  IOB_1 IO Functioning bit


LogicTile_6_29

 (3 0)  (291 464)  (291 464)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_v_b_0
 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_18_29

 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_l_23 <X> T_18_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 466)  (1731 466)  routing T_33_29.span4_vert_b_3 <X> T_33_29.lc_trk_g0_3
 (7 2)  (1733 466)  (1733 466)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 467)  (1734 467)  routing T_33_29.span4_vert_b_3 <X> T_33_29.lc_trk_g0_3
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g0_3 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 476)  (1737 476)  routing T_33_29.span4_vert_b_3 <X> T_33_29.span4_vert_t_15
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (16 14)  (1742 478)  (1742 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (5 0)  (12 448)  (12 448)  routing T_0_28.span4_vert_b_1 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 449)  (9 449)  routing T_0_28.span4_vert_b_1 <X> T_0_28.lc_trk_g0_1
 (11 2)  (6 450)  (6 450)  routing T_0_28.span4_vert_b_1 <X> T_0_28.span4_vert_t_13
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (17 10)  (0 458)  (0 458)  IOB_1 IO Functioning bit
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit
 (12 15)  (5 463)  (5 463)  routing T_0_28.glb_netwk_1 <X> T_0_28.wire_io_cluster/io_1/outclk
 (15 15)  (2 463)  (2 463)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk


LogicTile_11_28

 (9 7)  (555 455)  (555 455)  routing T_11_28.sp4_v_b_4 <X> T_11_28.sp4_v_t_41


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 452)  (1739 452)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_7 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 462)  (1731 462)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g1_7
 (7 14)  (1733 462)  (1733 462)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 463)  (1734 463)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g1_7


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 435)  (17 435)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (12 8)  (30 440)  (30 440)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8
 (13 9)  (31 441)  (31 441)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_5_27

 (13 8)  (247 440)  (247 440)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_8
 (12 9)  (246 441)  (246 441)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_8


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 434)  (1731 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (7 2)  (1733 434)  (1733 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 434)  (1734 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g0_3 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


LogicTile_6_26

 (3 14)  (291 430)  (291 430)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22
 (3 15)  (291 431)  (291 431)  routing T_6_26.sp12_h_r_1 <X> T_6_26.sp12_v_t_22


LogicTile_13_26

 (26 6)  (680 422)  (680 422)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (37 6)  (691 422)  (691 422)  LC_3 Logic Functioning bit
 (39 6)  (693 422)  (693 422)  LC_3 Logic Functioning bit
 (40 6)  (694 422)  (694 422)  LC_3 Logic Functioning bit
 (42 6)  (696 422)  (696 422)  LC_3 Logic Functioning bit
 (47 6)  (701 422)  (701 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 423)  (680 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 423)  (681 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 423)  (682 423)  routing T_13_26.lc_trk_g3_6 <X> T_13_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 423)  (683 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 423)  (690 423)  LC_3 Logic Functioning bit
 (38 7)  (692 423)  (692 423)  LC_3 Logic Functioning bit
 (41 7)  (695 423)  (695 423)  LC_3 Logic Functioning bit
 (43 7)  (697 423)  (697 423)  LC_3 Logic Functioning bit
 (22 15)  (676 431)  (676 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


IO_Tile_0_25

 (9 0)  (8 400)  (8 400)  Column buffer control bit: IOLEFT_half_column_clock_enable_1

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (36 8)  (528 408)  (528 408)  LC_4 Logic Functioning bit
 (37 8)  (529 408)  (529 408)  LC_4 Logic Functioning bit
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (40 8)  (532 408)  (532 408)  LC_4 Logic Functioning bit
 (41 8)  (533 408)  (533 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (43 8)  (535 408)  (535 408)  LC_4 Logic Functioning bit
 (47 8)  (539 408)  (539 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (544 408)  (544 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (37 9)  (529 409)  (529 409)  LC_4 Logic Functioning bit
 (38 9)  (530 409)  (530 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (40 9)  (532 409)  (532 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (42 9)  (534 409)  (534 409)  LC_4 Logic Functioning bit
 (43 9)  (535 409)  (535 409)  LC_4 Logic Functioning bit
 (53 9)  (545 409)  (545 409)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41


LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25

 (2 8)  (930 408)  (930 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25

 (5 0)  (1095 400)  (1095 400)  routing T_21_25.sp4_h_l_44 <X> T_21_25.sp4_h_r_0
 (4 1)  (1094 401)  (1094 401)  routing T_21_25.sp4_h_l_44 <X> T_21_25.sp4_h_r_0
 (4 12)  (1094 412)  (1094 412)  routing T_21_25.sp4_h_l_44 <X> T_21_25.sp4_v_b_9
 (5 13)  (1095 413)  (1095 413)  routing T_21_25.sp4_h_l_44 <X> T_21_25.sp4_v_b_9


LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (5 4)  (1311 404)  (1311 404)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_h_r_3
 (4 5)  (1310 405)  (1310 405)  routing T_25_25.sp4_h_l_37 <X> T_25_25.sp4_h_r_3


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (4 4)  (1514 404)  (1514 404)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_v_b_3
 (5 5)  (1515 405)  (1515 405)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_v_b_3
 (5 8)  (1515 408)  (1515 408)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6
 (4 9)  (1514 409)  (1514 409)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (12 12)  (1738 412)  (1738 412)  routing T_33_25.span4_horz_43 <X> T_33_25.span4_vert_t_15
 (13 13)  (1739 413)  (1739 413)  routing T_33_25.span4_horz_43 <X> T_33_25.span4_vert_b_3


IO_Tile_0_24

 (12 2)  (5 386)  (5 386)  routing T_0_24.span4_horz_31 <X> T_0_24.span4_vert_t_13


LogicTile_1_24



LogicTile_2_24

 (8 10)  (80 394)  (80 394)  routing T_2_24.sp4_h_r_7 <X> T_2_24.sp4_h_l_42


LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (2 2)  (236 386)  (236 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (234 387)  (234 387)  routing T_5_24.glb_netwk_1 <X> T_5_24.wire_logic_cluster/lc_7/clk
 (3 6)  (237 390)  (237 390)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_v_t_23
 (3 7)  (237 391)  (237 391)  routing T_5_24.sp12_h_r_0 <X> T_5_24.sp12_v_t_23
 (7 8)  (241 392)  (241 392)  Column buffer control bit: LH_colbuf_cntl_1

 (31 10)  (265 394)  (265 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 394)  (266 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 394)  (267 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 394)  (268 394)  routing T_5_24.lc_trk_g3_5 <X> T_5_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 394)  (270 394)  LC_5 Logic Functioning bit
 (37 10)  (271 394)  (271 394)  LC_5 Logic Functioning bit
 (38 10)  (272 394)  (272 394)  LC_5 Logic Functioning bit
 (39 10)  (273 394)  (273 394)  LC_5 Logic Functioning bit
 (45 10)  (279 394)  (279 394)  LC_5 Logic Functioning bit
 (36 11)  (270 395)  (270 395)  LC_5 Logic Functioning bit
 (37 11)  (271 395)  (271 395)  LC_5 Logic Functioning bit
 (38 11)  (272 395)  (272 395)  LC_5 Logic Functioning bit
 (39 11)  (273 395)  (273 395)  LC_5 Logic Functioning bit
 (47 11)  (281 395)  (281 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 14)  (249 398)  (249 398)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g3_5
 (16 14)  (250 398)  (250 398)  routing T_5_24.sp4_v_t_32 <X> T_5_24.lc_trk_g3_5
 (17 14)  (251 398)  (251 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_24

 (17 0)  (725 384)  (725 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 384)  (726 384)  routing T_14_24.wire_logic_cluster/lc_1/out <X> T_14_24.lc_trk_g0_1
 (21 0)  (729 384)  (729 384)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g0_3
 (22 0)  (730 384)  (730 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 384)  (734 384)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 384)  (743 384)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (37 0)  (745 384)  (745 384)  LC_0 Logic Functioning bit
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (39 0)  (747 384)  (747 384)  LC_0 Logic Functioning bit
 (41 0)  (749 384)  (749 384)  LC_0 Logic Functioning bit
 (42 0)  (750 384)  (750 384)  LC_0 Logic Functioning bit
 (43 0)  (751 384)  (751 384)  LC_0 Logic Functioning bit
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 385)  (740 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 385)  (741 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (35 1)  (743 385)  (743 385)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.input_2_0
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (39 1)  (747 385)  (747 385)  LC_0 Logic Functioning bit
 (40 1)  (748 385)  (748 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (42 1)  (750 385)  (750 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (739 386)  (739 386)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 386)  (741 386)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (42 2)  (750 386)  (750 386)  LC_1 Logic Functioning bit
 (45 2)  (753 386)  (753 386)  LC_1 Logic Functioning bit
 (50 2)  (758 386)  (758 386)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 387)  (708 387)  routing T_14_24.glb_netwk_3 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 387)  (739 387)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (40 3)  (748 387)  (748 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (14 4)  (722 388)  (722 388)  routing T_14_24.wire_logic_cluster/lc_0/out <X> T_14_24.lc_trk_g1_0
 (21 4)  (729 388)  (729 388)  routing T_14_24.wire_logic_cluster/lc_3/out <X> T_14_24.lc_trk_g1_3
 (22 4)  (730 388)  (730 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.wire_logic_cluster/lc_5/out <X> T_14_24.lc_trk_g1_5
 (27 6)  (735 390)  (735 390)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 390)  (737 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 390)  (739 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 390)  (740 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 390)  (741 390)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 390)  (744 390)  LC_3 Logic Functioning bit
 (38 6)  (746 390)  (746 390)  LC_3 Logic Functioning bit
 (41 6)  (749 390)  (749 390)  LC_3 Logic Functioning bit
 (42 6)  (750 390)  (750 390)  LC_3 Logic Functioning bit
 (43 6)  (751 390)  (751 390)  LC_3 Logic Functioning bit
 (45 6)  (753 390)  (753 390)  LC_3 Logic Functioning bit
 (29 7)  (737 391)  (737 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 391)  (738 391)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 391)  (739 391)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 391)  (740 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 391)  (742 391)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.input_2_3
 (36 7)  (744 391)  (744 391)  LC_3 Logic Functioning bit
 (38 7)  (746 391)  (746 391)  LC_3 Logic Functioning bit
 (41 7)  (749 391)  (749 391)  LC_3 Logic Functioning bit
 (26 8)  (734 392)  (734 392)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 392)  (742 392)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 392)  (744 392)  LC_4 Logic Functioning bit
 (38 8)  (746 392)  (746 392)  LC_4 Logic Functioning bit
 (40 8)  (748 392)  (748 392)  LC_4 Logic Functioning bit
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (42 8)  (750 392)  (750 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (26 9)  (734 393)  (734 393)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 393)  (736 393)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (40 9)  (748 393)  (748 393)  LC_4 Logic Functioning bit
 (41 9)  (749 393)  (749 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (43 9)  (751 393)  (751 393)  LC_4 Logic Functioning bit
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (733 394)  (733 394)  routing T_14_24.wire_logic_cluster/lc_6/out <X> T_14_24.lc_trk_g2_6
 (27 10)  (735 394)  (735 394)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 394)  (737 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 394)  (738 394)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 394)  (740 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 394)  (742 394)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (40 10)  (748 394)  (748 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (45 10)  (753 394)  (753 394)  LC_5 Logic Functioning bit
 (50 10)  (758 394)  (758 394)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 395)  (730 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (737 395)  (737 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 395)  (739 395)  routing T_14_24.lc_trk_g1_3 <X> T_14_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (26 12)  (734 396)  (734 396)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 396)  (740 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 396)  (742 396)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 396)  (745 396)  LC_6 Logic Functioning bit
 (39 12)  (747 396)  (747 396)  LC_6 Logic Functioning bit
 (41 12)  (749 396)  (749 396)  LC_6 Logic Functioning bit
 (43 12)  (751 396)  (751 396)  LC_6 Logic Functioning bit
 (45 12)  (753 396)  (753 396)  LC_6 Logic Functioning bit
 (26 13)  (734 397)  (734 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 397)  (736 397)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 397)  (737 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 397)  (744 397)  LC_6 Logic Functioning bit
 (38 13)  (746 397)  (746 397)  LC_6 Logic Functioning bit
 (40 13)  (748 397)  (748 397)  LC_6 Logic Functioning bit
 (42 13)  (750 397)  (750 397)  LC_6 Logic Functioning bit
 (27 14)  (735 398)  (735 398)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 398)  (737 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 398)  (738 398)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 398)  (739 398)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 398)  (740 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 398)  (741 398)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 398)  (744 398)  LC_7 Logic Functioning bit
 (37 14)  (745 398)  (745 398)  LC_7 Logic Functioning bit
 (38 14)  (746 398)  (746 398)  LC_7 Logic Functioning bit
 (39 14)  (747 398)  (747 398)  LC_7 Logic Functioning bit
 (41 14)  (749 398)  (749 398)  LC_7 Logic Functioning bit
 (42 14)  (750 398)  (750 398)  LC_7 Logic Functioning bit
 (43 14)  (751 398)  (751 398)  LC_7 Logic Functioning bit
 (45 14)  (753 398)  (753 398)  LC_7 Logic Functioning bit
 (46 14)  (754 398)  (754 398)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (759 398)  (759 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (760 398)  (760 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (734 399)  (734 399)  routing T_14_24.lc_trk_g0_3 <X> T_14_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 399)  (737 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 399)  (739 399)  routing T_14_24.lc_trk_g2_6 <X> T_14_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 399)  (740 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (744 399)  (744 399)  LC_7 Logic Functioning bit
 (37 15)  (745 399)  (745 399)  LC_7 Logic Functioning bit
 (38 15)  (746 399)  (746 399)  LC_7 Logic Functioning bit
 (39 15)  (747 399)  (747 399)  LC_7 Logic Functioning bit
 (40 15)  (748 399)  (748 399)  LC_7 Logic Functioning bit
 (41 15)  (749 399)  (749 399)  LC_7 Logic Functioning bit
 (42 15)  (750 399)  (750 399)  LC_7 Logic Functioning bit
 (43 15)  (751 399)  (751 399)  LC_7 Logic Functioning bit
 (53 15)  (761 399)  (761 399)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_24

 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_24

 (4 0)  (820 384)  (820 384)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_v_b_0
 (6 0)  (822 384)  (822 384)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_v_b_0
 (5 1)  (821 385)  (821 385)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_v_b_0
 (11 1)  (827 385)  (827 385)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_2
 (13 1)  (829 385)  (829 385)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_2
 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (5 12)  (821 396)  (821 396)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_9
 (4 13)  (820 397)  (820 397)  routing T_16_24.sp4_h_l_43 <X> T_16_24.sp4_h_r_9


LogicTile_17_24

 (3 2)  (877 386)  (877 386)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (3 3)  (877 387)  (877 387)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_h_l_23
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_24

 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_24

 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 387)  (982 387)  routing T_19_24.lc_trk_g1_1 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 3)  (984 387)  (984 387)  routing T_19_24.lc_trk_g1_1 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (16 4)  (998 388)  (998 388)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g1_1
 (17 4)  (999 388)  (999 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1000 388)  (1000 388)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g1_1
 (18 5)  (1000 389)  (1000 389)  routing T_19_24.sp4_v_b_9 <X> T_19_24.lc_trk_g1_1
 (22 5)  (1004 389)  (1004 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 389)  (1006 389)  routing T_19_24.bot_op_2 <X> T_19_24.lc_trk_g1_2
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 394)  (996 394)  routing T_19_24.sp4_h_r_44 <X> T_19_24.lc_trk_g2_4
 (14 11)  (996 395)  (996 395)  routing T_19_24.sp4_h_r_44 <X> T_19_24.lc_trk_g2_4
 (15 11)  (997 395)  (997 395)  routing T_19_24.sp4_h_r_44 <X> T_19_24.lc_trk_g2_4
 (16 11)  (998 395)  (998 395)  routing T_19_24.sp4_h_r_44 <X> T_19_24.lc_trk_g2_4
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (37 12)  (1019 396)  (1019 396)  LC_6 Logic Functioning bit
 (38 12)  (1020 396)  (1020 396)  LC_6 Logic Functioning bit
 (39 12)  (1021 396)  (1021 396)  LC_6 Logic Functioning bit
 (45 12)  (1027 396)  (1027 396)  LC_6 Logic Functioning bit
 (47 12)  (1029 396)  (1029 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (39 13)  (1021 397)  (1021 397)  LC_6 Logic Functioning bit
 (44 13)  (1026 397)  (1026 397)  LC_6 Logic Functioning bit
 (45 13)  (1027 397)  (1027 397)  LC_6 Logic Functioning bit
 (0 14)  (982 398)  (982 398)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 399)  (983 399)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/s_r


LogicTile_20_24

 (25 2)  (1061 386)  (1061 386)  routing T_20_24.lft_op_6 <X> T_20_24.lc_trk_g0_6
 (22 3)  (1058 387)  (1058 387)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 387)  (1060 387)  routing T_20_24.lft_op_6 <X> T_20_24.lc_trk_g0_6
 (17 7)  (1053 391)  (1053 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 391)  (1060 391)  routing T_20_24.bot_op_6 <X> T_20_24.lc_trk_g1_6
 (11 8)  (1047 392)  (1047 392)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (13 8)  (1049 392)  (1049 392)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (12 9)  (1048 393)  (1048 393)  routing T_20_24.sp4_h_l_39 <X> T_20_24.sp4_v_b_8
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (4 12)  (1040 396)  (1040 396)  routing T_20_24.sp4_h_l_44 <X> T_20_24.sp4_v_b_9
 (26 12)  (1062 396)  (1062 396)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 396)  (1063 396)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 396)  (1066 396)  routing T_20_24.lc_trk_g1_4 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 396)  (1067 396)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 396)  (1070 396)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (52 12)  (1088 396)  (1088 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (1041 397)  (1041 397)  routing T_20_24.sp4_h_l_44 <X> T_20_24.sp4_v_b_9
 (26 13)  (1062 397)  (1062 397)  routing T_20_24.lc_trk_g0_6 <X> T_20_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 397)  (1065 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 397)  (1067 397)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 397)  (1072 397)  LC_6 Logic Functioning bit
 (38 13)  (1074 397)  (1074 397)  LC_6 Logic Functioning bit


LogicTile_21_24

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_24

 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_24

 (7 10)  (1205 394)  (1205 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_24

 (7 10)  (1259 394)  (1259 394)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_14_23

 (13 12)  (721 380)  (721 380)  routing T_14_23.sp4_v_t_46 <X> T_14_23.sp4_v_b_11


LogicTile_15_23

 (4 5)  (766 373)  (766 373)  routing T_15_23.sp4_v_t_47 <X> T_15_23.sp4_h_r_3
 (9 13)  (771 381)  (771 381)  routing T_15_23.sp4_v_t_47 <X> T_15_23.sp4_v_b_10


LogicTile_18_23

 (14 0)  (942 368)  (942 368)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (45 0)  (973 368)  (973 368)  LC_0 Logic Functioning bit
 (14 1)  (942 369)  (942 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp4_v_b_8 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 369)  (964 369)  LC_0 Logic Functioning bit
 (38 1)  (966 369)  (966 369)  LC_0 Logic Functioning bit
 (47 1)  (975 369)  (975 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 370)  (928 370)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 371)  (928 371)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 3)  (930 371)  (930 371)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (14 4)  (942 372)  (942 372)  routing T_18_23.wire_logic_cluster/lc_0/out <X> T_18_23.lc_trk_g1_0
 (17 5)  (945 373)  (945 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 8)  (940 376)  (940 376)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_8
 (11 9)  (939 377)  (939 377)  routing T_18_23.sp4_v_b_8 <X> T_18_23.sp4_h_r_8
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 378)  (946 378)  routing T_18_23.wire_logic_cluster/lc_5/out <X> T_18_23.lc_trk_g2_5
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (45 10)  (973 378)  (973 378)  LC_5 Logic Functioning bit
 (27 11)  (955 379)  (955 379)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (40 11)  (968 379)  (968 379)  LC_5 Logic Functioning bit
 (42 11)  (970 379)  (970 379)  LC_5 Logic Functioning bit
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 380)  (962 380)  routing T_18_23.lc_trk_g1_0 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (51 12)  (979 380)  (979 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (16 15)  (944 383)  (944 383)  routing T_18_23.sp12_v_b_12 <X> T_18_23.lc_trk_g3_4
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_23

 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 371)  (982 371)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 3)  (984 371)  (984 371)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (15 4)  (997 372)  (997 372)  routing T_19_23.sp4_v_b_17 <X> T_19_23.lc_trk_g1_1
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_v_b_17 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 372)  (1013 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 372)  (1022 372)  LC_2 Logic Functioning bit
 (42 4)  (1024 372)  (1024 372)  LC_2 Logic Functioning bit
 (45 4)  (1027 372)  (1027 372)  LC_2 Logic Functioning bit
 (15 5)  (997 373)  (997 373)  routing T_19_23.sp4_v_t_5 <X> T_19_23.lc_trk_g1_0
 (16 5)  (998 373)  (998 373)  routing T_19_23.sp4_v_t_5 <X> T_19_23.lc_trk_g1_0
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (31 5)  (1013 373)  (1013 373)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (44 5)  (1026 373)  (1026 373)  LC_2 Logic Functioning bit
 (25 6)  (1007 374)  (1007 374)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g1_6
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 375)  (1005 375)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g1_6
 (25 7)  (1007 375)  (1007 375)  routing T_19_23.sp4_v_t_3 <X> T_19_23.lc_trk_g1_6
 (4 12)  (986 380)  (986 380)  routing T_19_23.sp4_h_l_38 <X> T_19_23.sp4_v_b_9
 (6 12)  (988 380)  (988 380)  routing T_19_23.sp4_h_l_38 <X> T_19_23.sp4_v_b_9
 (5 13)  (987 381)  (987 381)  routing T_19_23.sp4_h_l_38 <X> T_19_23.sp4_v_b_9
 (0 14)  (982 382)  (982 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 382)  (997 382)  routing T_19_23.sp4_v_t_32 <X> T_19_23.lc_trk_g3_5
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp4_v_t_32 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (982 383)  (982 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 383)  (983 383)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/s_r


LogicTile_20_23

 (11 0)  (1047 368)  (1047 368)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (13 0)  (1049 368)  (1049 368)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (22 0)  (1058 368)  (1058 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 368)  (1059 368)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g0_3
 (24 0)  (1060 368)  (1060 368)  routing T_20_23.sp4_v_b_19 <X> T_20_23.lc_trk_g0_3
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.sp4_h_l_7 <X> T_20_23.lc_trk_g0_2
 (26 0)  (1062 368)  (1062 368)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 368)  (1064 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 368)  (1066 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 368)  (1069 368)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (42 0)  (1078 368)  (1078 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (12 1)  (1048 369)  (1048 369)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_v_b_2
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 369)  (1059 369)  routing T_20_23.sp4_h_l_7 <X> T_20_23.lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.sp4_h_l_7 <X> T_20_23.lc_trk_g0_2
 (25 1)  (1061 369)  (1061 369)  routing T_20_23.sp4_h_l_7 <X> T_20_23.lc_trk_g0_2
 (26 1)  (1062 369)  (1062 369)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 369)  (1063 369)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 369)  (1066 369)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 369)  (1071 369)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.input_2_0
 (37 1)  (1073 369)  (1073 369)  LC_0 Logic Functioning bit
 (45 1)  (1081 369)  (1081 369)  LC_0 Logic Functioning bit
 (48 1)  (1084 369)  (1084 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 370)  (1057 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (22 2)  (1058 370)  (1058 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 370)  (1059 370)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 370)  (1066 370)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 370)  (1067 370)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 370)  (1069 370)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (42 2)  (1078 370)  (1078 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (46 2)  (1082 370)  (1082 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 371)  (1036 371)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 371)  (1038 371)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 371)  (1051 371)  routing T_20_23.sp4_v_t_9 <X> T_20_23.lc_trk_g0_4
 (16 3)  (1052 371)  (1052 371)  routing T_20_23.sp4_v_t_9 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1057 371)  (1057 371)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g0_7
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 371)  (1066 371)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 371)  (1067 371)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 371)  (1069 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_1
 (34 3)  (1070 371)  (1070 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_1
 (35 3)  (1071 371)  (1071 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.input_2_1
 (45 3)  (1081 371)  (1081 371)  LC_1 Logic Functioning bit
 (15 4)  (1051 372)  (1051 372)  routing T_20_23.sp4_v_b_17 <X> T_20_23.lc_trk_g1_1
 (16 4)  (1052 372)  (1052 372)  routing T_20_23.sp4_v_b_17 <X> T_20_23.lc_trk_g1_1
 (17 4)  (1053 372)  (1053 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 372)  (1064 372)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 372)  (1069 372)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (42 4)  (1078 372)  (1078 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 373)  (1068 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1069 373)  (1069 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_2
 (34 5)  (1070 373)  (1070 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_2
 (35 5)  (1071 373)  (1071 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_2
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (45 5)  (1081 373)  (1081 373)  LC_2 Logic Functioning bit
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 374)  (1060 374)  routing T_20_23.bot_op_7 <X> T_20_23.lc_trk_g1_7
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 374)  (1066 374)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (28 7)  (1064 375)  (1064 375)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g0_3 <X> T_20_23.input_2_3
 (45 7)  (1081 375)  (1081 375)  LC_3 Logic Functioning bit
 (17 8)  (1053 376)  (1053 376)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 376)  (1054 376)  routing T_20_23.bnl_op_1 <X> T_20_23.lc_trk_g2_1
 (26 8)  (1062 376)  (1062 376)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 376)  (1069 376)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.input_2_4
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (18 9)  (1054 377)  (1054 377)  routing T_20_23.bnl_op_1 <X> T_20_23.lc_trk_g2_1
 (26 9)  (1062 377)  (1062 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 377)  (1063 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1070 377)  (1070 377)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.input_2_4
 (37 9)  (1073 377)  (1073 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (45 9)  (1081 377)  (1081 377)  LC_4 Logic Functioning bit
 (51 9)  (1087 377)  (1087 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (1061 378)  (1061 378)  routing T_20_23.bnl_op_6 <X> T_20_23.lc_trk_g2_6
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1061 379)  (1061 379)  routing T_20_23.bnl_op_6 <X> T_20_23.lc_trk_g2_6
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 380)  (1057 380)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g3_3
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1061 380)  (1061 380)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g3_2
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 380)  (1069 380)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (37 12)  (1073 380)  (1073 380)  LC_6 Logic Functioning bit
 (38 12)  (1074 380)  (1074 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (40 12)  (1076 380)  (1076 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (42 12)  (1078 380)  (1078 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g1_1 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g0_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (37 13)  (1073 381)  (1073 381)  LC_6 Logic Functioning bit
 (38 13)  (1074 381)  (1074 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (53 13)  (1089 381)  (1089 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1057 382)  (1057 382)  routing T_20_23.bnl_op_7 <X> T_20_23.lc_trk_g3_7
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.bnl_op_6 <X> T_20_23.lc_trk_g3_6
 (1 15)  (1037 383)  (1037 383)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (21 15)  (1057 383)  (1057 383)  routing T_20_23.bnl_op_7 <X> T_20_23.lc_trk_g3_7
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 383)  (1061 383)  routing T_20_23.bnl_op_6 <X> T_20_23.lc_trk_g3_6


LogicTile_21_23

 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 370)  (1112 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1114 370)  (1114 370)  routing T_21_23.bot_op_7 <X> T_21_23.lc_trk_g0_7
 (26 2)  (1116 370)  (1116 370)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 370)  (1123 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 370)  (1127 370)  LC_1 Logic Functioning bit
 (39 2)  (1129 370)  (1129 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (0 3)  (1090 371)  (1090 371)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 371)  (1092 371)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (28 3)  (1118 371)  (1118 371)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 371)  (1121 371)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (15 4)  (1105 372)  (1105 372)  routing T_21_23.sp4_v_b_17 <X> T_21_23.lc_trk_g1_1
 (16 4)  (1106 372)  (1106 372)  routing T_21_23.sp4_v_b_17 <X> T_21_23.lc_trk_g1_1
 (17 4)  (1107 372)  (1107 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (17 8)  (1107 376)  (1107 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 376)  (1108 376)  routing T_21_23.wire_logic_cluster/lc_1/out <X> T_21_23.lc_trk_g2_1
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g2_1 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 376)  (1123 376)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (41 8)  (1131 376)  (1131 376)  LC_4 Logic Functioning bit
 (43 8)  (1133 376)  (1133 376)  LC_4 Logic Functioning bit
 (45 8)  (1135 376)  (1135 376)  LC_4 Logic Functioning bit
 (41 9)  (1131 377)  (1131 377)  LC_4 Logic Functioning bit
 (43 9)  (1133 377)  (1133 377)  LC_4 Logic Functioning bit
 (15 10)  (1105 378)  (1105 378)  routing T_21_23.sp4_h_r_45 <X> T_21_23.lc_trk_g2_5
 (16 10)  (1106 378)  (1106 378)  routing T_21_23.sp4_h_r_45 <X> T_21_23.lc_trk_g2_5
 (17 10)  (1107 378)  (1107 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 378)  (1108 378)  routing T_21_23.sp4_h_r_45 <X> T_21_23.lc_trk_g2_5
 (25 10)  (1115 378)  (1115 378)  routing T_21_23.wire_logic_cluster/lc_6/out <X> T_21_23.lc_trk_g2_6
 (18 11)  (1108 379)  (1108 379)  routing T_21_23.sp4_h_r_45 <X> T_21_23.lc_trk_g2_5
 (22 11)  (1112 379)  (1112 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 380)  (1120 380)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 380)  (1121 380)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 380)  (1123 380)  routing T_21_23.lc_trk_g2_5 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (41 12)  (1131 380)  (1131 380)  LC_6 Logic Functioning bit
 (43 12)  (1133 380)  (1133 380)  LC_6 Logic Functioning bit
 (45 12)  (1135 380)  (1135 380)  LC_6 Logic Functioning bit
 (30 13)  (1120 381)  (1120 381)  routing T_21_23.lc_trk_g0_7 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (1131 381)  (1131 381)  LC_6 Logic Functioning bit
 (43 13)  (1133 381)  (1133 381)  LC_6 Logic Functioning bit


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 370)  (1731 370)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g0_3
 (7 2)  (1733 370)  (1733 370)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 370)  (1734 370)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g0_3
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_3 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit


LogicTile_14_22

 (5 1)  (713 353)  (713 353)  routing T_14_22.sp4_h_r_0 <X> T_14_22.sp4_v_b_0


LogicTile_15_22

 (6 0)  (768 352)  (768 352)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_b_0


LogicTile_16_22

 (0 0)  (816 352)  (816 352)  Negative Clock bit

 (21 0)  (837 352)  (837 352)  routing T_16_22.bnr_op_3 <X> T_16_22.lc_trk_g0_3
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (52 0)  (868 352)  (868 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (821 353)  (821 353)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_v_b_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp4_r_v_b_35 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (837 353)  (837 353)  routing T_16_22.bnr_op_3 <X> T_16_22.lc_trk_g0_3
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (44 1)  (860 353)  (860 353)  LC_0 Logic Functioning bit
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (2 3)  (818 355)  (818 355)  routing T_16_22.lc_trk_g0_0 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (10 5)  (826 357)  (826 357)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_b_4
 (25 6)  (841 358)  (841 358)  routing T_16_22.sp4_h_r_14 <X> T_16_22.lc_trk_g1_6
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_h_r_14 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_h_r_14 <X> T_16_22.lc_trk_g1_6
 (14 10)  (830 362)  (830 362)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.rgt_op_4 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (0 14)  (816 366)  (816 366)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r


LogicTile_17_22

 (0 0)  (874 352)  (874 352)  Negative Clock bit

 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (892 352)  (892 352)  routing T_17_22.bnr_op_1 <X> T_17_22.lc_trk_g0_1
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (892 353)  (892 353)  routing T_17_22.bnr_op_1 <X> T_17_22.lc_trk_g0_1
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (15 2)  (889 354)  (889 354)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (16 2)  (890 354)  (890 354)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (45 2)  (919 354)  (919 354)  LC_1 Logic Functioning bit
 (2 3)  (876 355)  (876 355)  routing T_17_22.lc_trk_g0_0 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (18 3)  (892 355)  (892 355)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.input_2_1
 (36 3)  (910 355)  (910 355)  LC_1 Logic Functioning bit
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (53 3)  (927 355)  (927 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (888 356)  (888 356)  routing T_17_22.bnr_op_0 <X> T_17_22.lc_trk_g1_0
 (14 5)  (888 357)  (888 357)  routing T_17_22.bnr_op_0 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (15 6)  (889 358)  (889 358)  routing T_17_22.bot_op_5 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (21 10)  (895 362)  (895 362)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g2_7
 (22 10)  (896 362)  (896 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 362)  (899 362)  routing T_17_22.wire_logic_cluster/lc_6/out <X> T_17_22.lc_trk_g2_6
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 363)  (906 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (907 363)  (907 363)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_5
 (34 11)  (908 363)  (908 363)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_5
 (35 11)  (909 363)  (909 363)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.input_2_5
 (36 11)  (910 363)  (910 363)  LC_5 Logic Functioning bit
 (38 11)  (912 363)  (912 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (895 364)  (895 364)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g3_3
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g3_3
 (25 12)  (899 364)  (899 364)  routing T_17_22.rgt_op_2 <X> T_17_22.lc_trk_g3_2
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 364)  (909 364)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.input_2_6
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (45 12)  (919 364)  (919 364)  LC_6 Logic Functioning bit
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.rgt_op_2 <X> T_17_22.lc_trk_g3_2
 (26 13)  (900 365)  (900 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g2_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 365)  (906 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 365)  (908 365)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.input_2_6
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (21 14)  (895 366)  (895 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.rgt_op_7 <X> T_17_22.lc_trk_g3_7
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 366)  (909 366)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.input_2_7
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (45 14)  (919 366)  (919 366)  LC_7 Logic Functioning bit
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 367)  (906 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (38 15)  (912 367)  (912 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (0 0)  (928 352)  (928 352)  Negative Clock bit

 (14 0)  (942 352)  (942 352)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g0_0
 (21 0)  (949 352)  (949 352)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (5 1)  (933 353)  (933 353)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_v_b_0
 (8 1)  (936 353)  (936 353)  routing T_18_22.sp4_h_r_1 <X> T_18_22.sp4_v_b_1
 (12 1)  (940 353)  (940 353)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_b_2
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 353)  (951 353)  routing T_18_22.sp4_v_b_18 <X> T_18_22.lc_trk_g0_2
 (24 1)  (952 353)  (952 353)  routing T_18_22.sp4_v_b_18 <X> T_18_22.lc_trk_g0_2
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (942 354)  (942 354)  routing T_18_22.wire_logic_cluster/lc_4/out <X> T_18_22.lc_trk_g0_4
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (6 3)  (934 355)  (934 355)  routing T_18_22.sp4_h_r_0 <X> T_18_22.sp4_h_l_37
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.bot_op_6 <X> T_18_22.lc_trk_g0_6
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 355)  (963 355)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_1
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (6 4)  (934 356)  (934 356)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_b_3
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (949 356)  (949 356)  routing T_18_22.bnr_op_3 <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 356)  (963 356)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (45 4)  (973 356)  (973 356)  LC_2 Logic Functioning bit
 (15 5)  (943 357)  (943 357)  routing T_18_22.bot_op_0 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (946 357)  (946 357)  routing T_18_22.sp4_r_v_b_25 <X> T_18_22.lc_trk_g1_1
 (21 5)  (949 357)  (949 357)  routing T_18_22.bnr_op_3 <X> T_18_22.lc_trk_g1_3
 (26 5)  (954 357)  (954 357)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 357)  (958 357)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 357)  (960 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 357)  (962 357)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (35 5)  (963 357)  (963 357)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (40 5)  (968 357)  (968 357)  LC_2 Logic Functioning bit
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (43 5)  (971 357)  (971 357)  LC_2 Logic Functioning bit
 (14 6)  (942 358)  (942 358)  routing T_18_22.bnr_op_4 <X> T_18_22.lc_trk_g1_4
 (15 6)  (943 358)  (943 358)  routing T_18_22.lft_op_5 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.lft_op_5 <X> T_18_22.lc_trk_g1_5
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 358)  (951 358)  routing T_18_22.sp4_h_r_7 <X> T_18_22.lc_trk_g1_7
 (24 6)  (952 358)  (952 358)  routing T_18_22.sp4_h_r_7 <X> T_18_22.lc_trk_g1_7
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (14 7)  (942 359)  (942 359)  routing T_18_22.bnr_op_4 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (949 359)  (949 359)  routing T_18_22.sp4_h_r_7 <X> T_18_22.lc_trk_g1_7
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 359)  (968 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (47 7)  (975 359)  (975 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_v_b_24 <X> T_18_22.lc_trk_g2_0
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g2_1
 (28 8)  (956 360)  (956 360)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (45 8)  (973 360)  (973 360)  LC_4 Logic Functioning bit
 (50 8)  (978 360)  (978 360)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_v_b_24 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_v_b_42 <X> T_18_22.lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp4_v_b_42 <X> T_18_22.lc_trk_g2_2
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (43 9)  (971 361)  (971 361)  LC_4 Logic Functioning bit
 (25 10)  (953 362)  (953 362)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g2_6
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (37 10)  (965 362)  (965 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (14 11)  (942 363)  (942 363)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g2_4
 (15 11)  (943 363)  (943 363)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g2_4
 (16 11)  (944 363)  (944 363)  routing T_18_22.sp4_h_l_17 <X> T_18_22.lc_trk_g2_4
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (38 11)  (966 363)  (966 363)  LC_5 Logic Functioning bit
 (43 11)  (971 363)  (971 363)  LC_5 Logic Functioning bit
 (5 12)  (933 364)  (933 364)  routing T_18_22.sp4_v_t_44 <X> T_18_22.sp4_h_r_9
 (12 12)  (940 364)  (940 364)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_r_11
 (15 12)  (943 364)  (943 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (11 13)  (939 365)  (939 365)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_r_11
 (13 13)  (941 365)  (941 365)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_r_11
 (21 13)  (949 365)  (949 365)  routing T_18_22.sp4_r_v_b_43 <X> T_18_22.lc_trk_g3_3
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 365)  (958 365)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 365)  (961 365)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_6
 (35 13)  (963 365)  (963 365)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_6
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g3_5
 (21 14)  (949 366)  (949 366)  routing T_18_22.sp4_v_t_18 <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (951 366)  (951 366)  routing T_18_22.sp4_v_t_18 <X> T_18_22.lc_trk_g3_7
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 366)  (959 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (963 367)  (963 367)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (43 15)  (971 367)  (971 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (6 0)  (988 352)  (988 352)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_v_b_0
 (15 0)  (997 352)  (997 352)  routing T_19_22.bot_op_1 <X> T_19_22.lc_trk_g0_1
 (17 0)  (999 352)  (999 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (1007 352)  (1007 352)  routing T_19_22.bnr_op_2 <X> T_19_22.lc_trk_g0_2
 (27 0)  (1009 352)  (1009 352)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 352)  (1012 352)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 352)  (1015 352)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 352)  (1017 352)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_0
 (43 0)  (1025 352)  (1025 352)  LC_0 Logic Functioning bit
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1007 353)  (1007 353)  routing T_19_22.bnr_op_2 <X> T_19_22.lc_trk_g0_2
 (26 1)  (1008 353)  (1008 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 353)  (1009 353)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 353)  (1016 353)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (38 1)  (1020 353)  (1020 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (0 2)  (982 354)  (982 354)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 354)  (1018 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (50 2)  (1032 354)  (1032 354)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 355)  (982 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 3)  (984 355)  (984 355)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (15 3)  (997 355)  (997 355)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g0_4
 (16 3)  (998 355)  (998 355)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (28 3)  (1010 355)  (1010 355)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 355)  (1013 355)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (45 3)  (1027 355)  (1027 355)  LC_1 Logic Functioning bit
 (46 3)  (1028 355)  (1028 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (1030 355)  (1030 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 356)  (1006 356)  routing T_19_22.bot_op_3 <X> T_19_22.lc_trk_g1_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 356)  (1015 356)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 356)  (1018 356)  LC_2 Logic Functioning bit
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g1_2
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (37 5)  (1019 357)  (1019 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (39 5)  (1021 357)  (1021 357)  LC_2 Logic Functioning bit
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (15 6)  (997 358)  (997 358)  routing T_19_22.bot_op_5 <X> T_19_22.lc_trk_g1_5
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1003 358)  (1003 358)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g1_7
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 358)  (1017 358)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.input_2_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (40 6)  (1022 358)  (1022 358)  LC_3 Logic Functioning bit
 (15 7)  (997 359)  (997 359)  routing T_19_22.bot_op_4 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 359)  (1013 359)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1015 359)  (1015 359)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.input_2_3
 (34 7)  (1016 359)  (1016 359)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.input_2_3
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (37 7)  (1019 359)  (1019 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (40 7)  (1022 359)  (1022 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (14 8)  (996 360)  (996 360)  routing T_19_22.wire_logic_cluster/lc_0/out <X> T_19_22.lc_trk_g2_0
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 360)  (1000 360)  routing T_19_22.wire_logic_cluster/lc_1/out <X> T_19_22.lc_trk_g2_1
 (26 8)  (1008 360)  (1008 360)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 360)  (1013 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (43 8)  (1025 360)  (1025 360)  LC_4 Logic Functioning bit
 (50 8)  (1032 360)  (1032 360)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (999 361)  (999 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 361)  (1009 361)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 361)  (1012 361)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (39 9)  (1021 361)  (1021 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (8 10)  (990 362)  (990 362)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_h_l_42
 (11 10)  (993 362)  (993 362)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_v_t_45
 (13 10)  (995 362)  (995 362)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_v_t_45
 (25 10)  (1007 362)  (1007 362)  routing T_19_22.rgt_op_6 <X> T_19_22.lc_trk_g2_6
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 362)  (1015 362)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (40 10)  (1022 362)  (1022 362)  LC_5 Logic Functioning bit
 (41 10)  (1023 362)  (1023 362)  LC_5 Logic Functioning bit
 (50 10)  (1032 362)  (1032 362)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (994 363)  (994 363)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_v_t_45
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 363)  (1006 363)  routing T_19_22.rgt_op_6 <X> T_19_22.lc_trk_g2_6
 (26 11)  (1008 363)  (1008 363)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 363)  (1009 363)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (40 11)  (1022 363)  (1022 363)  LC_5 Logic Functioning bit
 (41 11)  (1023 363)  (1023 363)  LC_5 Logic Functioning bit
 (16 12)  (998 364)  (998 364)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1
 (25 12)  (1007 364)  (1007 364)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g3_2
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 364)  (1013 364)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 364)  (1016 364)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (42 12)  (1024 364)  (1024 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (50 12)  (1032 364)  (1032 364)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1000 365)  (1000 365)  routing T_19_22.sp4_v_b_33 <X> T_19_22.lc_trk_g3_1
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 365)  (1009 365)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (41 13)  (1023 365)  (1023 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 366)  (1006 366)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g3_7
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (50 14)  (1032 366)  (1032 366)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 367)  (1013 367)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (45 15)  (1027 367)  (1027 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (14 0)  (1050 352)  (1050 352)  routing T_20_22.lft_op_0 <X> T_20_22.lc_trk_g0_0
 (15 0)  (1051 352)  (1051 352)  routing T_20_22.lft_op_1 <X> T_20_22.lc_trk_g0_1
 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 352)  (1054 352)  routing T_20_22.lft_op_1 <X> T_20_22.lc_trk_g0_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 352)  (1070 352)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (40 0)  (1076 352)  (1076 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (42 0)  (1078 352)  (1078 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (15 1)  (1051 353)  (1051 353)  routing T_20_22.lft_op_0 <X> T_20_22.lc_trk_g0_0
 (17 1)  (1053 353)  (1053 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1062 353)  (1062 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 353)  (1063 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 353)  (1064 353)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (40 1)  (1076 353)  (1076 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (43 1)  (1079 353)  (1079 353)  LC_0 Logic Functioning bit
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 354)  (1041 354)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (46 2)  (1082 354)  (1082 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1086 354)  (1086 354)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (1038 355)  (1038 355)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_h_r_9 <X> T_20_22.sp4_h_l_37
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (47 3)  (1083 355)  (1083 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (1050 356)  (1050 356)  routing T_20_22.wire_logic_cluster/lc_0/out <X> T_20_22.lc_trk_g1_0
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g1_1
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (43 4)  (1079 356)  (1079 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (48 4)  (1084 356)  (1084 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (1053 357)  (1053 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (10 6)  (1046 358)  (1046 358)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_h_l_41
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g1_4
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g1_5
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 358)  (1059 358)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (51 6)  (1087 358)  (1087 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1057 359)  (1057 359)  routing T_20_22.sp4_v_b_15 <X> T_20_22.lc_trk_g1_7
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 359)  (1067 359)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (37 7)  (1073 359)  (1073 359)  LC_3 Logic Functioning bit
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (15 8)  (1051 360)  (1051 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (16 8)  (1052 360)  (1052 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.sp4_h_r_33 <X> T_20_22.lc_trk_g2_1
 (25 8)  (1061 360)  (1061 360)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g2_2
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 360)  (1070 360)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (46 8)  (1082 360)  (1082 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (1050 361)  (1050 361)  routing T_20_22.sp4_r_v_b_32 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1063 361)  (1063 361)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 361)  (1064 361)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (38 9)  (1074 361)  (1074 361)  LC_4 Logic Functioning bit
 (40 9)  (1076 361)  (1076 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (46 9)  (1082 361)  (1082 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1050 362)  (1050 362)  routing T_20_22.bnl_op_4 <X> T_20_22.lc_trk_g2_4
 (25 10)  (1061 362)  (1061 362)  routing T_20_22.rgt_op_6 <X> T_20_22.lc_trk_g2_6
 (27 10)  (1063 362)  (1063 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (37 10)  (1073 362)  (1073 362)  LC_5 Logic Functioning bit
 (38 10)  (1074 362)  (1074 362)  LC_5 Logic Functioning bit
 (39 10)  (1075 362)  (1075 362)  LC_5 Logic Functioning bit
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (46 10)  (1082 362)  (1082 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1087 362)  (1087 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1050 363)  (1050 363)  routing T_20_22.bnl_op_4 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1060 363)  (1060 363)  routing T_20_22.rgt_op_6 <X> T_20_22.lc_trk_g2_6
 (27 11)  (1063 363)  (1063 363)  routing T_20_22.lc_trk_g1_0 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (38 11)  (1074 363)  (1074 363)  LC_5 Logic Functioning bit
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.tnr_op_1 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.bnl_op_3 <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (21 13)  (1057 365)  (1057 365)  routing T_20_22.bnl_op_3 <X> T_20_22.lc_trk_g3_3
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 365)  (1064 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 365)  (1073 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (12 14)  (1048 366)  (1048 366)  routing T_20_22.sp4_h_r_8 <X> T_20_22.sp4_h_l_46
 (14 14)  (1050 366)  (1050 366)  routing T_20_22.bnl_op_4 <X> T_20_22.lc_trk_g3_4
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 366)  (1054 366)  routing T_20_22.bnl_op_5 <X> T_20_22.lc_trk_g3_5
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 366)  (1069 366)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (50 14)  (1086 366)  (1086 366)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (1049 367)  (1049 367)  routing T_20_22.sp4_h_r_8 <X> T_20_22.sp4_h_l_46
 (14 15)  (1050 367)  (1050 367)  routing T_20_22.bnl_op_4 <X> T_20_22.lc_trk_g3_4
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (1054 367)  (1054 367)  routing T_20_22.bnl_op_5 <X> T_20_22.lc_trk_g3_5
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 367)  (1067 367)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (40 15)  (1076 367)  (1076 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (14 0)  (1104 352)  (1104 352)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g0_0
 (27 0)  (1117 352)  (1117 352)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 352)  (1120 352)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 352)  (1123 352)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (41 0)  (1131 352)  (1131 352)  LC_0 Logic Functioning bit
 (43 0)  (1133 352)  (1133 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 353)  (1131 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (1092 355)  (1092 355)  routing T_21_22.lc_trk_g2_0 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 355)  (1104 355)  routing T_21_22.top_op_4 <X> T_21_22.lc_trk_g0_4
 (15 3)  (1105 355)  (1105 355)  routing T_21_22.top_op_4 <X> T_21_22.lc_trk_g0_4
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (1112 355)  (1112 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 355)  (1114 355)  routing T_21_22.top_op_6 <X> T_21_22.lc_trk_g0_6
 (25 3)  (1115 355)  (1115 355)  routing T_21_22.top_op_6 <X> T_21_22.lc_trk_g0_6
 (14 4)  (1104 356)  (1104 356)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g1_0
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.wire_logic_cluster/lc_3/out <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 356)  (1116 356)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (38 4)  (1128 356)  (1128 356)  LC_2 Logic Functioning bit
 (41 4)  (1131 356)  (1131 356)  LC_2 Logic Functioning bit
 (43 4)  (1133 356)  (1133 356)  LC_2 Logic Functioning bit
 (45 4)  (1135 356)  (1135 356)  LC_2 Logic Functioning bit
 (46 4)  (1136 356)  (1136 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (15 5)  (1105 357)  (1105 357)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g1_0
 (17 5)  (1107 357)  (1107 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (38 5)  (1128 357)  (1128 357)  LC_2 Logic Functioning bit
 (40 5)  (1130 357)  (1130 357)  LC_2 Logic Functioning bit
 (42 5)  (1132 357)  (1132 357)  LC_2 Logic Functioning bit
 (47 5)  (1137 357)  (1137 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (1104 358)  (1104 358)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g1_4
 (21 6)  (1111 358)  (1111 358)  routing T_21_22.wire_logic_cluster/lc_7/out <X> T_21_22.lc_trk_g1_7
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 358)  (1121 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 358)  (1124 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (37 6)  (1127 358)  (1127 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (39 6)  (1129 358)  (1129 358)  LC_3 Logic Functioning bit
 (41 6)  (1131 358)  (1131 358)  LC_3 Logic Functioning bit
 (43 6)  (1133 358)  (1133 358)  LC_3 Logic Functioning bit
 (45 6)  (1135 358)  (1135 358)  LC_3 Logic Functioning bit
 (11 7)  (1101 359)  (1101 359)  routing T_21_22.sp4_h_r_5 <X> T_21_22.sp4_h_l_40
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (38 7)  (1128 359)  (1128 359)  LC_3 Logic Functioning bit
 (51 7)  (1141 359)  (1141 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 8)  (1103 360)  (1103 360)  routing T_21_22.sp4_v_t_45 <X> T_21_22.sp4_v_b_8
 (14 8)  (1104 360)  (1104 360)  routing T_21_22.sp4_v_t_21 <X> T_21_22.lc_trk_g2_0
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (41 8)  (1131 360)  (1131 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (14 9)  (1104 361)  (1104 361)  routing T_21_22.sp4_v_t_21 <X> T_21_22.lc_trk_g2_0
 (16 9)  (1106 361)  (1106 361)  routing T_21_22.sp4_v_t_21 <X> T_21_22.lc_trk_g2_0
 (17 9)  (1107 361)  (1107 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (38 9)  (1128 361)  (1128 361)  LC_4 Logic Functioning bit
 (40 9)  (1130 361)  (1130 361)  LC_4 Logic Functioning bit
 (42 9)  (1132 361)  (1132 361)  LC_4 Logic Functioning bit
 (51 9)  (1141 361)  (1141 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (1115 362)  (1115 362)  routing T_21_22.wire_logic_cluster/lc_6/out <X> T_21_22.lc_trk_g2_6
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 362)  (1120 362)  routing T_21_22.lc_trk_g3_5 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 362)  (1121 362)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (37 10)  (1127 362)  (1127 362)  LC_5 Logic Functioning bit
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (43 10)  (1133 362)  (1133 362)  LC_5 Logic Functioning bit
 (45 10)  (1135 362)  (1135 362)  LC_5 Logic Functioning bit
 (22 11)  (1112 363)  (1112 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1117 363)  (1117 363)  routing T_21_22.lc_trk_g1_0 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 363)  (1121 363)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 363)  (1126 363)  LC_5 Logic Functioning bit
 (38 11)  (1128 363)  (1128 363)  LC_5 Logic Functioning bit
 (48 11)  (1138 363)  (1138 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g3_0
 (25 12)  (1115 364)  (1115 364)  routing T_21_22.wire_logic_cluster/lc_2/out <X> T_21_22.lc_trk_g3_2
 (27 12)  (1117 364)  (1117 364)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 364)  (1118 364)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 364)  (1119 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 364)  (1121 364)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 364)  (1123 364)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 364)  (1124 364)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (41 12)  (1131 364)  (1131 364)  LC_6 Logic Functioning bit
 (43 12)  (1133 364)  (1133 364)  LC_6 Logic Functioning bit
 (45 12)  (1135 364)  (1135 364)  LC_6 Logic Functioning bit
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1112 365)  (1112 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (1121 365)  (1121 365)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (41 13)  (1131 365)  (1131 365)  LC_6 Logic Functioning bit
 (43 13)  (1133 365)  (1133 365)  LC_6 Logic Functioning bit
 (14 14)  (1104 366)  (1104 366)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g3_4
 (17 14)  (1107 366)  (1107 366)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 366)  (1108 366)  routing T_21_22.wire_logic_cluster/lc_5/out <X> T_21_22.lc_trk_g3_5
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (26 14)  (1116 366)  (1116 366)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (1121 366)  (1121 366)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 366)  (1123 366)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 366)  (1127 366)  LC_7 Logic Functioning bit
 (39 14)  (1129 366)  (1129 366)  LC_7 Logic Functioning bit
 (45 14)  (1135 366)  (1135 366)  LC_7 Logic Functioning bit
 (14 15)  (1104 367)  (1104 367)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g3_4
 (15 15)  (1105 367)  (1105 367)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g3_4
 (16 15)  (1106 367)  (1106 367)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g3_4
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (24 15)  (1114 367)  (1114 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.sp4_h_r_46 <X> T_21_22.lc_trk_g3_6
 (26 15)  (1116 367)  (1116 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 367)  (1117 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 367)  (1118 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 367)  (1119 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 367)  (1121 367)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (38 15)  (1128 367)  (1128 367)  LC_7 Logic Functioning bit


LogicTile_22_22

 (27 0)  (1171 352)  (1171 352)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 352)  (1178 352)  routing T_22_22.lc_trk_g1_0 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 352)  (1180 352)  LC_0 Logic Functioning bit
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (38 0)  (1182 352)  (1182 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (41 0)  (1185 352)  (1185 352)  LC_0 Logic Functioning bit
 (43 0)  (1187 352)  (1187 352)  LC_0 Logic Functioning bit
 (45 0)  (1189 352)  (1189 352)  LC_0 Logic Functioning bit
 (46 0)  (1190 352)  (1190 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1170 353)  (1170 353)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 353)  (1172 353)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_3 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 355)  (1144 355)  routing T_22_22.glb_netwk_3 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (14 4)  (1158 356)  (1158 356)  routing T_22_22.wire_logic_cluster/lc_0/out <X> T_22_22.lc_trk_g1_0
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 356)  (1175 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 356)  (1178 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (38 4)  (1182 356)  (1182 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (17 5)  (1161 357)  (1161 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 357)  (1167 357)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g1_2
 (24 5)  (1168 357)  (1168 357)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g1_2
 (26 5)  (1170 357)  (1170 357)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 357)  (1172 357)  routing T_22_22.lc_trk_g2_2 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 357)  (1174 357)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 357)  (1175 357)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (38 5)  (1182 357)  (1182 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (40 5)  (1184 357)  (1184 357)  LC_2 Logic Functioning bit
 (42 5)  (1186 357)  (1186 357)  LC_2 Logic Functioning bit
 (46 5)  (1190 357)  (1190 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (25 8)  (1169 360)  (1169 360)  routing T_22_22.wire_logic_cluster/lc_2/out <X> T_22_22.lc_trk_g2_2
 (22 9)  (1166 361)  (1166 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (9 10)  (1153 362)  (1153 362)  routing T_22_22.sp4_h_r_4 <X> T_22_22.sp4_h_l_42
 (10 10)  (1154 362)  (1154 362)  routing T_22_22.sp4_h_r_4 <X> T_22_22.sp4_h_l_42
 (22 15)  (1166 367)  (1166 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 367)  (1169 367)  routing T_22_22.sp4_r_v_b_46 <X> T_22_22.lc_trk_g3_6


LogicTile_14_21

 (14 0)  (722 336)  (722 336)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g0_0
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 336)  (738 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 336)  (739 336)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (48 0)  (756 336)  (756 336)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (18 3)  (726 339)  (726 339)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 339)  (731 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (24 3)  (732 339)  (732 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (25 3)  (733 339)  (733 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (26 5)  (734 341)  (734 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (38 5)  (746 341)  (746 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (43 5)  (751 341)  (751 341)  LC_2 Logic Functioning bit
 (14 6)  (722 342)  (722 342)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g1_4
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.bot_op_7 <X> T_14_21.lc_trk_g1_7
 (17 7)  (725 343)  (725 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 344)  (739 344)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 344)  (743 344)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_4
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 345)  (741 345)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_4
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (14 10)  (722 346)  (722 346)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g2_4
 (16 10)  (724 346)  (724 346)  routing T_14_21.sp12_v_b_21 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (733 346)  (733 346)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g2_6
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 346)  (741 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (726 347)  (726 347)  routing T_14_21.sp12_v_b_21 <X> T_14_21.lc_trk_g2_5
 (22 11)  (730 347)  (730 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 348)  (731 348)  routing T_14_21.sp12_v_b_11 <X> T_14_21.lc_trk_g3_3
 (25 12)  (733 348)  (733 348)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g3_2
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 348)  (736 348)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 348)  (743 348)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_6
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 349)  (736 349)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 349)  (740 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (742 349)  (742 349)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_6
 (35 13)  (743 349)  (743 349)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.input_2_6
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (46 13)  (754 349)  (754 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (722 350)  (722 350)  routing T_14_21.bnl_op_4 <X> T_14_21.lc_trk_g3_4
 (15 14)  (723 350)  (723 350)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.rgt_op_5 <X> T_14_21.lc_trk_g3_5
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp12_v_t_12 <X> T_14_21.lc_trk_g3_7
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (722 351)  (722 351)  routing T_14_21.bnl_op_4 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (777 339)  (777 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (762 340)  (762 340)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_v_b_11 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_v_b_11 <X> T_15_21.lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.bnr_op_2 <X> T_15_21.lc_trk_g1_2
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (21 5)  (783 341)  (783 341)  routing T_15_21.sp4_v_b_11 <X> T_15_21.lc_trk_g1_3
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.bnr_op_2 <X> T_15_21.lc_trk_g1_2
 (25 8)  (787 344)  (787 344)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g2_2
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g2_2
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 347)  (796 347)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_5
 (35 11)  (797 347)  (797 347)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.input_2_5
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (14 13)  (776 349)  (776 349)  routing T_15_21.sp4_r_v_b_40 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_16_21

 (8 1)  (824 337)  (824 337)  routing T_16_21.sp4_h_r_1 <X> T_16_21.sp4_v_b_1
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (15 5)  (831 341)  (831 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (16 5)  (832 341)  (832 341)  routing T_16_21.sp4_v_t_5 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_r_v_b_27 <X> T_16_21.lc_trk_g1_3
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 342)  (840 342)  routing T_16_21.bot_op_7 <X> T_16_21.lc_trk_g1_7
 (15 7)  (831 343)  (831 343)  routing T_16_21.sp4_v_t_9 <X> T_16_21.lc_trk_g1_4
 (16 7)  (832 343)  (832 343)  routing T_16_21.sp4_v_t_9 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g2_3
 (24 8)  (840 344)  (840 344)  routing T_16_21.sp4_v_t_30 <X> T_16_21.lc_trk_g2_3
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (16 11)  (832 347)  (832 347)  routing T_16_21.sp12_v_b_12 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (14 14)  (830 350)  (830 350)  routing T_16_21.rgt_op_4 <X> T_16_21.lc_trk_g3_4
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 350)  (849 350)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 350)  (851 350)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_7
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (46 14)  (862 350)  (862 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (831 351)  (831 351)  routing T_16_21.rgt_op_4 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (843 351)  (843 351)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 351)  (849 351)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_7
 (34 15)  (850 351)  (850 351)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (14 0)  (888 336)  (888 336)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (21 0)  (895 336)  (895 336)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (15 1)  (889 337)  (889 337)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (16 1)  (890 337)  (890 337)  routing T_17_21.sp4_h_r_8 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 339)  (874 339)  routing T_17_21.glb_netwk_3 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp4_r_v_b_28 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (889 340)  (889 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (16 4)  (890 340)  (890 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (17 4)  (891 340)  (891 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 340)  (892 340)  routing T_17_21.sp4_h_r_9 <X> T_17_21.lc_trk_g1_1
 (25 4)  (899 340)  (899 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.lc_trk_g1_2
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (897 341)  (897 341)  routing T_17_21.sp4_v_b_10 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.sp4_v_b_10 <X> T_17_21.lc_trk_g1_2
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g1_5
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (43 6)  (917 342)  (917 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_l_1 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (40 7)  (914 343)  (914 343)  LC_3 Logic Functioning bit
 (42 7)  (916 343)  (916 343)  LC_3 Logic Functioning bit
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_b_7
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_b_7
 (10 9)  (884 345)  (884 345)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_b_7
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (42 9)  (916 345)  (916 345)  LC_4 Logic Functioning bit
 (14 10)  (888 346)  (888 346)  routing T_17_21.wire_logic_cluster/lc_4/out <X> T_17_21.lc_trk_g2_4
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (45 10)  (919 346)  (919 346)  LC_5 Logic Functioning bit
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (27 12)  (901 348)  (901 348)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (38 12)  (912 348)  (912 348)  LC_6 Logic Functioning bit
 (39 12)  (913 348)  (913 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (46 12)  (920 348)  (920 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_r_9 <X> T_17_21.sp4_v_b_9
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (897 349)  (897 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (25 13)  (899 349)  (899 349)  routing T_17_21.sp12_v_b_18 <X> T_17_21.lc_trk_g3_2
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (25 14)  (899 350)  (899 350)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g3_6
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_21

 (0 0)  (928 336)  (928 336)  Negative Clock bit

 (21 0)  (949 336)  (949 336)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 336)  (952 336)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (26 0)  (954 336)  (954 336)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 336)  (956 336)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (40 0)  (968 336)  (968 336)  LC_0 Logic Functioning bit
 (42 0)  (970 336)  (970 336)  LC_0 Logic Functioning bit
 (21 1)  (949 337)  (949 337)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g0_3
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 337)  (958 337)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (37 1)  (965 337)  (965 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (39 1)  (967 337)  (967 337)  LC_0 Logic Functioning bit
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (48 1)  (976 337)  (976 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (979 337)  (979 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 338)  (928 338)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 338)  (958 338)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 338)  (962 338)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (41 2)  (969 338)  (969 338)  LC_1 Logic Functioning bit
 (45 2)  (973 338)  (973 338)  LC_1 Logic Functioning bit
 (50 2)  (978 338)  (978 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 339)  (928 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 3)  (930 339)  (930 339)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (28 3)  (956 339)  (956 339)  routing T_18_21.lc_trk_g2_5 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 339)  (965 339)  LC_1 Logic Functioning bit
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (14 4)  (942 340)  (942 340)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g1_0
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 340)  (952 340)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g1_3
 (14 5)  (942 341)  (942 341)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (949 341)  (949 341)  routing T_18_21.top_op_3 <X> T_18_21.lc_trk_g1_3
 (14 8)  (942 344)  (942 344)  routing T_18_21.wire_logic_cluster/lc_0/out <X> T_18_21.lc_trk_g2_0
 (15 8)  (943 344)  (943 344)  routing T_18_21.tnr_op_1 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (949 344)  (949 344)  routing T_18_21.rgt_op_3 <X> T_18_21.lc_trk_g2_3
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.rgt_op_3 <X> T_18_21.lc_trk_g2_3
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (40 8)  (968 344)  (968 344)  LC_4 Logic Functioning bit
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (14 10)  (942 346)  (942 346)  routing T_18_21.rgt_op_4 <X> T_18_21.lc_trk_g2_4
 (16 10)  (944 346)  (944 346)  routing T_18_21.sp4_v_t_16 <X> T_18_21.lc_trk_g2_5
 (17 10)  (945 346)  (945 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (946 346)  (946 346)  routing T_18_21.sp4_v_t_16 <X> T_18_21.lc_trk_g2_5
 (8 11)  (936 347)  (936 347)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_v_t_42
 (9 11)  (937 347)  (937 347)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_v_t_42
 (10 11)  (938 347)  (938 347)  routing T_18_21.sp4_h_r_1 <X> T_18_21.sp4_v_t_42
 (15 11)  (943 347)  (943 347)  routing T_18_21.rgt_op_4 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g3_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (18 13)  (946 349)  (946 349)  routing T_18_21.sp4_v_b_33 <X> T_18_21.lc_trk_g3_1
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_h_l_15 <X> T_18_21.lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.sp4_h_l_15 <X> T_18_21.lc_trk_g3_2
 (25 13)  (953 349)  (953 349)  routing T_18_21.sp4_h_l_15 <X> T_18_21.lc_trk_g3_2
 (28 13)  (956 349)  (956 349)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 349)  (958 349)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 349)  (962 349)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.input_2_6
 (35 13)  (963 349)  (963 349)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.input_2_6
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (21 14)  (949 350)  (949 350)  routing T_18_21.wire_logic_cluster/lc_7/out <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 350)  (955 350)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 350)  (961 350)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (45 14)  (973 350)  (973 350)  LC_7 Logic Functioning bit
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp4_v_b_46 <X> T_18_21.lc_trk_g3_6
 (24 15)  (952 351)  (952 351)  routing T_18_21.sp4_v_b_46 <X> T_18_21.lc_trk_g3_6
 (26 15)  (954 351)  (954 351)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 351)  (955 351)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 351)  (956 351)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 351)  (960 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (961 351)  (961 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (34 15)  (962 351)  (962 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (35 15)  (963 351)  (963 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (15 0)  (997 336)  (997 336)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 336)  (1007 336)  routing T_19_21.wire_logic_cluster/lc_2/out <X> T_19_21.lc_trk_g0_2
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (14 1)  (996 337)  (996 337)  routing T_19_21.top_op_0 <X> T_19_21.lc_trk_g0_0
 (15 1)  (997 337)  (997 337)  routing T_19_21.top_op_0 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g0_1
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (996 338)  (996 338)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g0_4
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (42 2)  (1024 338)  (1024 338)  LC_1 Logic Functioning bit
 (50 2)  (1032 338)  (1032 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 339)  (982 339)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 3)  (984 339)  (984 339)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (25 3)  (1007 339)  (1007 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 340)  (1017 340)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_2
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1016 341)  (1016 341)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.input_2_2
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 342)  (1000 342)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g1_5
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 342)  (1007 342)  routing T_19_21.wire_logic_cluster/lc_6/out <X> T_19_21.lc_trk_g1_6
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (50 6)  (1032 342)  (1032 342)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (996 343)  (996 343)  routing T_19_21.top_op_4 <X> T_19_21.lc_trk_g1_4
 (15 7)  (997 343)  (997 343)  routing T_19_21.top_op_4 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (1004 343)  (1004 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 343)  (1008 343)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (43 7)  (1025 343)  (1025 343)  LC_3 Logic Functioning bit
 (45 7)  (1027 343)  (1027 343)  LC_3 Logic Functioning bit
 (51 7)  (1033 343)  (1033 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1035 343)  (1035 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (996 344)  (996 344)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g2_0
 (21 8)  (1003 344)  (1003 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1005 344)  (1005 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 344)  (1016 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (40 8)  (1022 344)  (1022 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (51 8)  (1033 344)  (1033 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (1003 345)  (1003 345)  routing T_19_21.sp4_h_r_43 <X> T_19_21.lc_trk_g2_3
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.input_2_4
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (43 9)  (1025 345)  (1025 345)  LC_4 Logic Functioning bit
 (45 9)  (1027 345)  (1027 345)  LC_4 Logic Functioning bit
 (53 9)  (1035 345)  (1035 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (986 346)  (986 346)  routing T_19_21.sp4_h_r_0 <X> T_19_21.sp4_v_t_43
 (6 10)  (988 346)  (988 346)  routing T_19_21.sp4_h_r_0 <X> T_19_21.sp4_v_t_43
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 346)  (1006 346)  routing T_19_21.tnr_op_7 <X> T_19_21.lc_trk_g2_7
 (27 10)  (1009 346)  (1009 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 346)  (1010 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 346)  (1017 346)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_5
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (5 11)  (987 347)  (987 347)  routing T_19_21.sp4_h_r_0 <X> T_19_21.sp4_v_t_43
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 347)  (1012 347)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 347)  (1013 347)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 347)  (1014 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 347)  (1016 347)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_5
 (35 11)  (1017 347)  (1017 347)  routing T_19_21.lc_trk_g1_6 <X> T_19_21.input_2_5
 (45 11)  (1027 347)  (1027 347)  LC_5 Logic Functioning bit
 (53 11)  (1035 347)  (1035 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (997 348)  (997 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 348)  (1017 348)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_6
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (45 12)  (1027 348)  (1027 348)  LC_6 Logic Functioning bit
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 349)  (1016 349)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (45 13)  (1027 349)  (1027 349)  LC_6 Logic Functioning bit
 (0 14)  (982 350)  (982 350)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 350)  (1006 350)  routing T_19_21.tnr_op_7 <X> T_19_21.lc_trk_g3_7
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 350)  (1010 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 350)  (1012 350)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 350)  (1013 350)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (42 14)  (1024 350)  (1024 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (0 15)  (982 351)  (982 351)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 351)  (983 351)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 351)  (1000 351)  routing T_19_21.sp4_r_v_b_45 <X> T_19_21.lc_trk_g3_5
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_7
 (35 15)  (1017 351)  (1017 351)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.input_2_7
 (45 15)  (1027 351)  (1027 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (14 0)  (1050 336)  (1050 336)  routing T_20_21.wire_logic_cluster/lc_0/out <X> T_20_21.lc_trk_g0_0
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (42 0)  (1078 336)  (1078 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (45 0)  (1081 336)  (1081 336)  LC_0 Logic Functioning bit
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 337)  (1063 337)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1070 337)  (1070 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (44 1)  (1080 337)  (1080 337)  LC_0 Logic Functioning bit
 (45 1)  (1081 337)  (1081 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 338)  (1044 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (9 2)  (1045 338)  (1045 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (10 2)  (1046 338)  (1046 338)  routing T_20_21.sp4_v_t_42 <X> T_20_21.sp4_h_l_36
 (0 3)  (1036 339)  (1036 339)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 339)  (1038 339)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (13 3)  (1049 339)  (1049 339)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_h_l_39
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 340)  (1062 340)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (1078 340)  (1078 340)  LC_2 Logic Functioning bit
 (45 4)  (1081 340)  (1081 340)  LC_2 Logic Functioning bit
 (26 5)  (1062 341)  (1062 341)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (45 5)  (1081 341)  (1081 341)  LC_2 Logic Functioning bit
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1060 342)  (1060 342)  routing T_20_21.top_op_7 <X> T_20_21.lc_trk_g1_7
 (25 6)  (1061 342)  (1061 342)  routing T_20_21.wire_logic_cluster/lc_6/out <X> T_20_21.lc_trk_g1_6
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 342)  (1066 342)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 342)  (1069 342)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 342)  (1071 342)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_3
 (42 6)  (1078 342)  (1078 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (45 6)  (1081 342)  (1081 342)  LC_3 Logic Functioning bit
 (21 7)  (1057 343)  (1057 343)  routing T_20_21.top_op_7 <X> T_20_21.lc_trk_g1_7
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 343)  (1067 343)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 343)  (1068 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1069 343)  (1069 343)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_3
 (34 7)  (1070 343)  (1070 343)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.input_2_3
 (45 7)  (1081 343)  (1081 343)  LC_3 Logic Functioning bit
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (1062 344)  (1062 344)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 344)  (1071 344)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_4
 (42 8)  (1078 344)  (1078 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (18 9)  (1054 345)  (1054 345)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g2_1
 (26 9)  (1062 345)  (1062 345)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 345)  (1070 345)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_4
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (45 9)  (1081 345)  (1081 345)  LC_4 Logic Functioning bit
 (5 10)  (1041 346)  (1041 346)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_l_43
 (27 10)  (1063 346)  (1063 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 346)  (1071 346)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_5
 (42 10)  (1078 346)  (1078 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (4 11)  (1040 347)  (1040 347)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_l_43
 (6 11)  (1042 347)  (1042 347)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_l_43
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 347)  (1060 347)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g2_6
 (25 11)  (1061 347)  (1061 347)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g2_6
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 347)  (1070 347)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_5
 (35 11)  (1071 347)  (1071 347)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.input_2_5
 (45 11)  (1081 347)  (1081 347)  LC_5 Logic Functioning bit
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 348)  (1063 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 348)  (1071 348)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.input_2_6
 (42 12)  (1078 348)  (1078 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.sp4_v_t_29 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_v_t_29 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.sp4_r_v_b_41 <X> T_20_21.lc_trk_g3_1
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 349)  (1063 349)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 349)  (1068 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1069 349)  (1069 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.input_2_6
 (34 13)  (1070 349)  (1070 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.input_2_6
 (35 13)  (1071 349)  (1071 349)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.input_2_6
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (45 13)  (1081 349)  (1081 349)  LC_6 Logic Functioning bit
 (0 14)  (1036 350)  (1036 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 350)  (1050 350)  routing T_20_21.wire_logic_cluster/lc_4/out <X> T_20_21.lc_trk_g3_4
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.sp4_v_t_32 <X> T_20_21.lc_trk_g3_5
 (16 14)  (1052 350)  (1052 350)  routing T_20_21.sp4_v_t_32 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1057 350)  (1057 350)  routing T_20_21.wire_logic_cluster/lc_7/out <X> T_20_21.lc_trk_g3_7
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (42 14)  (1078 350)  (1078 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (45 14)  (1081 350)  (1081 350)  LC_7 Logic Functioning bit
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 351)  (1037 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1060 351)  (1060 351)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g3_6
 (25 15)  (1061 351)  (1061 351)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g3_6
 (28 15)  (1064 351)  (1064 351)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1069 351)  (1069 351)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.input_2_7
 (34 15)  (1070 351)  (1070 351)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.input_2_7
 (45 15)  (1081 351)  (1081 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (15 0)  (1105 336)  (1105 336)  routing T_21_21.bot_op_1 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (1116 336)  (1116 336)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 336)  (1118 336)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 336)  (1124 336)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (45 0)  (1135 336)  (1135 336)  LC_0 Logic Functioning bit
 (47 0)  (1137 336)  (1137 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1114 337)  (1114 337)  routing T_21_21.bot_op_2 <X> T_21_21.lc_trk_g0_2
 (26 1)  (1116 337)  (1116 337)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (38 1)  (1128 337)  (1128 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (43 1)  (1133 337)  (1133 337)  LC_0 Logic Functioning bit
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_3 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 338)  (1125 338)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.input_2_1
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (38 2)  (1128 338)  (1128 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (0 3)  (1090 339)  (1090 339)  routing T_21_21.glb_netwk_3 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 339)  (1121 339)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 339)  (1122 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 339)  (1123 339)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.input_2_1
 (35 3)  (1125 339)  (1125 339)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.input_2_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (38 3)  (1128 339)  (1128 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (40 3)  (1130 339)  (1130 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (42 3)  (1132 339)  (1132 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (11 4)  (1101 340)  (1101 340)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_5
 (13 4)  (1103 340)  (1103 340)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_v_b_5
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1114 340)  (1114 340)  routing T_21_21.bot_op_3 <X> T_21_21.lc_trk_g1_3
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 340)  (1130 340)  LC_2 Logic Functioning bit
 (50 4)  (1140 340)  (1140 340)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1104 341)  (1104 341)  routing T_21_21.sp4_r_v_b_24 <X> T_21_21.lc_trk_g1_0
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (1116 341)  (1116 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 341)  (1117 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (41 5)  (1131 341)  (1131 341)  LC_2 Logic Functioning bit
 (46 5)  (1136 341)  (1136 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (1141 341)  (1141 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (1105 342)  (1105 342)  routing T_21_21.bot_op_5 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (15 7)  (1105 343)  (1105 343)  routing T_21_21.bot_op_4 <X> T_21_21.lc_trk_g1_4
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (1111 343)  (1111 343)  routing T_21_21.sp4_r_v_b_31 <X> T_21_21.lc_trk_g1_7
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 344)  (1117 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g3_0 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (46 8)  (1136 344)  (1136 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (1116 345)  (1116 345)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 345)  (1117 345)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1113 346)  (1113 346)  routing T_21_21.sp12_v_t_12 <X> T_21_21.lc_trk_g2_7
 (11 11)  (1101 347)  (1101 347)  routing T_21_21.sp4_h_r_8 <X> T_21_21.sp4_h_l_45
 (6 12)  (1096 348)  (1096 348)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_v_b_9
 (14 12)  (1104 348)  (1104 348)  routing T_21_21.wire_logic_cluster/lc_0/out <X> T_21_21.lc_trk_g3_0
 (17 13)  (1107 349)  (1107 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (5 14)  (1095 350)  (1095 350)  routing T_21_21.sp4_v_t_38 <X> T_21_21.sp4_h_l_44
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g3_4
 (4 15)  (1094 351)  (1094 351)  routing T_21_21.sp4_v_t_38 <X> T_21_21.sp4_h_l_44
 (6 15)  (1096 351)  (1096 351)  routing T_21_21.sp4_v_t_38 <X> T_21_21.sp4_h_l_44
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_22_21

 (8 2)  (1152 338)  (1152 338)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_h_l_36
 (10 2)  (1154 338)  (1154 338)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_h_l_36


LogicTile_23_21

 (27 0)  (1225 336)  (1225 336)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 336)  (1229 336)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 336)  (1232 336)  routing T_23_21.lc_trk_g1_4 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (46 0)  (1244 336)  (1244 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1224 337)  (1224 337)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (37 1)  (1235 337)  (1235 337)  LC_0 Logic Functioning bit
 (38 1)  (1236 337)  (1236 337)  LC_0 Logic Functioning bit
 (39 1)  (1237 337)  (1237 337)  LC_0 Logic Functioning bit
 (41 1)  (1239 337)  (1239 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (47 1)  (1245 337)  (1245 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_3 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 339)  (1198 339)  routing T_23_21.glb_netwk_3 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (14 4)  (1212 340)  (1212 340)  routing T_23_21.wire_logic_cluster/lc_0/out <X> T_23_21.lc_trk_g1_0
 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 7)  (1213 343)  (1213 343)  routing T_23_21.sp4_v_t_9 <X> T_23_21.lc_trk_g1_4
 (16 7)  (1214 343)  (1214 343)  routing T_23_21.sp4_v_t_9 <X> T_23_21.lc_trk_g1_4
 (17 7)  (1215 343)  (1215 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 9)  (1220 345)  (1220 345)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1221 345)  (1221 345)  routing T_23_21.sp12_v_t_9 <X> T_23_21.lc_trk_g2_2
 (11 14)  (1209 350)  (1209 350)  routing T_23_21.sp4_v_b_3 <X> T_23_21.sp4_v_t_46
 (13 14)  (1211 350)  (1211 350)  routing T_23_21.sp4_v_b_3 <X> T_23_21.sp4_v_t_46


LogicTile_29_21

 (5 4)  (1515 340)  (1515 340)  routing T_29_21.sp4_v_t_38 <X> T_29_21.sp4_h_r_3


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g0_6 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g0_6 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 342)  (1730 342)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g0_6
 (5 7)  (1731 343)  (1731 343)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g0_6
 (6 7)  (1732 343)  (1732 343)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g0_6
 (7 7)  (1733 343)  (1733 343)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 349)  (1740 349)  routing T_33_21.span4_vert_t_15 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (4 14)  (1730 350)  (1730 350)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g1_6
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit
 (5 15)  (1731 351)  (1731 351)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g1_6
 (6 15)  (1732 351)  (1732 351)  routing T_33_21.span4_horz_38 <X> T_33_21.lc_trk_g1_6
 (7 15)  (1733 351)  (1733 351)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.sp4_r_v_b_33 <X> T_13_20.lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 322)  (668 322)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g0_4
 (0 3)  (654 323)  (654 323)  routing T_13_20.glb_netwk_3 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (21 6)  (675 326)  (675 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (682 326)  (682 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 326)  (685 326)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 327)  (685 327)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (40 7)  (694 327)  (694 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 328)  (682 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 328)  (684 328)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.input_2_4
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (45 8)  (699 328)  (699 328)  LC_4 Logic Functioning bit
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (691 329)  (691 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (42 9)  (696 329)  (696 329)  LC_4 Logic Functioning bit
 (15 12)  (669 332)  (669 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g3_1
 (27 14)  (681 334)  (681 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 334)  (689 334)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_7
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (22 15)  (676 335)  (676 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 335)  (679 335)  routing T_13_20.sp4_r_v_b_46 <X> T_13_20.lc_trk_g3_6
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 335)  (684 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 335)  (687 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_7
 (34 15)  (688 335)  (688 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g3_6 <X> T_13_20.input_2_7
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (12 0)  (720 320)  (720 320)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (15 0)  (723 320)  (723 320)  routing T_14_20.sp12_h_r_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.sp12_h_r_1 <X> T_14_20.lc_trk_g0_1
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g0_3
 (11 1)  (719 321)  (719 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (13 1)  (721 321)  (721 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp12_h_r_1 <X> T_14_20.lc_trk_g0_1
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_3 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (742 323)  (742 323)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 324)  (722 324)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g1_0
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.bnr_op_1 <X> T_14_20.lc_trk_g1_1
 (0 5)  (708 325)  (708 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (15 5)  (723 325)  (723 325)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g1_0
 (16 5)  (724 325)  (724 325)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (726 325)  (726 325)  routing T_14_20.bnr_op_1 <X> T_14_20.lc_trk_g1_1
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp4_r_v_b_43 <X> T_14_20.lc_trk_g3_3
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.rgt_op_2 <X> T_14_20.lc_trk_g3_2
 (15 14)  (723 334)  (723 334)  routing T_14_20.sp4_v_t_32 <X> T_14_20.lc_trk_g3_5
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp4_v_t_32 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (729 334)  (729 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 335)  (743 335)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.input_2_7
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.wire_logic_cluster/lc_2/out <X> T_15_20.lc_trk_g0_2
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (778 322)  (778 322)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g0_5
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g0_5
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 322)  (792 322)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (52 2)  (814 322)  (814 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 323)  (792 323)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (14 4)  (776 324)  (776 324)  routing T_15_20.bnr_op_0 <X> T_15_20.lc_trk_g1_0
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 324)  (790 324)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (42 4)  (804 324)  (804 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (14 5)  (776 325)  (776 325)  routing T_15_20.bnr_op_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 325)  (797 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (21 6)  (783 326)  (783 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_r_v_b_28 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (783 327)  (783 327)  routing T_15_20.sp4_v_b_15 <X> T_15_20.lc_trk_g1_7
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g2_0
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp12_v_t_6 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_v_b_24 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (783 329)  (783 329)  routing T_15_20.sp4_r_v_b_35 <X> T_15_20.lc_trk_g2_3
 (15 10)  (777 330)  (777 330)  routing T_15_20.tnr_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (46 10)  (808 330)  (808 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (776 331)  (776 331)  routing T_15_20.sp4_h_l_17 <X> T_15_20.lc_trk_g2_4
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_h_l_17 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_h_l_17 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 331)  (797 331)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.input_2_5
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (21 12)  (783 332)  (783 332)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.rgt_op_3 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (50 12)  (812 332)  (812 332)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (53 13)  (815 333)  (815 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (777 334)  (777 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g3_5
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (785 334)  (785 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.sp4_v_b_47 <X> T_15_20.lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (796 335)  (796 335)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.input_2_7
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (21 0)  (837 320)  (837 320)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 320)  (841 320)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g0_2
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (47 1)  (863 321)  (863 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 3)  (817 323)  (817 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_v_t_1 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 323)  (841 323)  routing T_16_20.sp4_r_v_b_30 <X> T_16_20.lc_trk_g0_6
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (46 3)  (862 323)  (862 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 324)  (846 324)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 325)  (842 325)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (13 6)  (829 326)  (829 326)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_v_t_40
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp4_v_b_21 <X> T_16_20.lc_trk_g1_5
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_v_b_21 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_3
 (35 7)  (851 327)  (851 327)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (11 8)  (827 328)  (827 328)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_8
 (13 8)  (829 328)  (829 328)  routing T_16_20.sp4_v_t_37 <X> T_16_20.sp4_v_b_8
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (10 9)  (826 329)  (826 329)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_v_b_7
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 329)  (839 329)  routing T_16_20.sp4_h_l_15 <X> T_16_20.lc_trk_g2_2
 (24 9)  (840 329)  (840 329)  routing T_16_20.sp4_h_l_15 <X> T_16_20.lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_h_l_15 <X> T_16_20.lc_trk_g2_2
 (4 10)  (820 330)  (820 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (6 10)  (822 330)  (822 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g2_5
 (21 10)  (837 330)  (837 330)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g2_7
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 334)  (846 334)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (45 14)  (861 334)  (861 334)  LC_7 Logic Functioning bit
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 335)  (846 335)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 335)  (849 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_7
 (35 15)  (851 335)  (851 335)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.input_2_7
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (40 15)  (856 335)  (856 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (13 0)  (887 320)  (887 320)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_v_b_2
 (15 0)  (889 320)  (889 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (16 0)  (890 320)  (890 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (12 1)  (886 321)  (886 321)  routing T_17_20.sp4_h_l_39 <X> T_17_20.sp4_v_b_2
 (18 1)  (892 321)  (892 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (53 1)  (927 321)  (927 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (21 4)  (895 324)  (895 324)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (10 6)  (884 326)  (884 326)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_l_41
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 326)  (897 326)  routing T_17_20.sp4_v_b_23 <X> T_17_20.lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.sp4_v_b_23 <X> T_17_20.lc_trk_g1_7
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (39 7)  (913 327)  (913 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (14 12)  (888 332)  (888 332)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g3_0
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_r_v_b_41 <X> T_17_20.lc_trk_g3_1
 (5 14)  (879 334)  (879 334)  routing T_17_20.sp4_h_r_6 <X> T_17_20.sp4_h_l_44
 (13 14)  (887 334)  (887 334)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_t_46
 (21 14)  (895 334)  (895 334)  routing T_17_20.wire_logic_cluster/lc_7/out <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (47 14)  (921 334)  (921 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (4 15)  (878 335)  (878 335)  routing T_17_20.sp4_h_r_6 <X> T_17_20.sp4_h_l_44
 (12 15)  (886 335)  (886 335)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_t_46
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.sp4_r_v_b_46 <X> T_17_20.lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (25 0)  (953 320)  (953 320)  routing T_18_20.sp4_h_l_7 <X> T_18_20.lc_trk_g0_2
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 321)  (951 321)  routing T_18_20.sp4_h_l_7 <X> T_18_20.lc_trk_g0_2
 (24 1)  (952 321)  (952 321)  routing T_18_20.sp4_h_l_7 <X> T_18_20.lc_trk_g0_2
 (25 1)  (953 321)  (953 321)  routing T_18_20.sp4_h_l_7 <X> T_18_20.lc_trk_g0_2
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (932 322)  (932 322)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (6 2)  (934 322)  (934 322)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (14 2)  (942 322)  (942 322)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g0_4
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (5 3)  (933 323)  (933 323)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_v_t_37
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (942 324)  (942 324)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (21 4)  (949 324)  (949 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (48 4)  (976 324)  (976 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_h_r_8 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (43 6)  (971 326)  (971 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (46 6)  (974 326)  (974 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (975 326)  (975 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (46 7)  (974 327)  (974 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (51 7)  (979 327)  (979 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (944 328)  (944 328)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g2_1
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.sp4_v_t_12 <X> T_18_20.lc_trk_g2_1
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 328)  (956 328)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (46 8)  (974 328)  (974 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 11)  (936 331)  (936 331)  routing T_18_20.sp4_v_b_4 <X> T_18_20.sp4_v_t_42
 (10 11)  (938 331)  (938 331)  routing T_18_20.sp4_v_b_4 <X> T_18_20.sp4_v_t_42
 (15 12)  (943 332)  (943 332)  routing T_18_20.sp4_v_t_28 <X> T_18_20.lc_trk_g3_1
 (16 12)  (944 332)  (944 332)  routing T_18_20.sp4_v_t_28 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (953 332)  (953 332)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g3_2
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_19_20

 (0 0)  (982 320)  (982 320)  Negative Clock bit

 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1006 320)  (1006 320)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g0_3
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g0_3
 (28 1)  (1010 321)  (1010 321)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 321)  (1012 321)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 323)  (982 323)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 3)  (984 323)  (984 323)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (8 3)  (990 323)  (990 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (9 3)  (991 323)  (991 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (10 3)  (992 323)  (992 323)  routing T_19_20.sp4_h_r_7 <X> T_19_20.sp4_v_t_36
 (16 4)  (998 324)  (998 324)  routing T_19_20.sp12_h_l_14 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (18 5)  (1000 325)  (1000 325)  routing T_19_20.sp12_h_l_14 <X> T_19_20.lc_trk_g1_1
 (8 7)  (990 327)  (990 327)  routing T_19_20.sp4_h_l_41 <X> T_19_20.sp4_v_t_41
 (14 8)  (996 328)  (996 328)  routing T_19_20.rgt_op_0 <X> T_19_20.lc_trk_g2_0
 (15 9)  (997 329)  (997 329)  routing T_19_20.rgt_op_0 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 11)  (996 331)  (996 331)  routing T_19_20.tnl_op_4 <X> T_19_20.lc_trk_g2_4
 (15 11)  (997 331)  (997 331)  routing T_19_20.tnl_op_4 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 333)  (1005 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (24 13)  (1006 333)  (1006 333)  routing T_19_20.sp4_v_b_42 <X> T_19_20.lc_trk_g3_2
 (0 14)  (982 334)  (982 334)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (988 334)  (988 334)  routing T_19_20.sp4_h_l_41 <X> T_19_20.sp4_v_t_44
 (1 15)  (983 335)  (983 335)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r


LogicTile_20_20

 (14 0)  (1050 320)  (1050 320)  routing T_20_20.wire_logic_cluster/lc_0/out <X> T_20_20.lc_trk_g0_0
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.wire_logic_cluster/lc_2/out <X> T_20_20.lc_trk_g0_2
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (45 0)  (1081 320)  (1081 320)  LC_0 Logic Functioning bit
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (40 1)  (1076 321)  (1076 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (47 1)  (1083 321)  (1083 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (11 4)  (1047 324)  (1047 324)  routing T_20_20.sp4_v_t_44 <X> T_20_20.sp4_v_b_5
 (13 4)  (1049 324)  (1049 324)  routing T_20_20.sp4_v_t_44 <X> T_20_20.sp4_v_b_5
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (14 5)  (1050 325)  (1050 325)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g1_0
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g1_0
 (16 5)  (1052 325)  (1052 325)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_h_r_2 <X> T_20_20.lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp4_h_r_2 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp4_h_r_2 <X> T_20_20.lc_trk_g1_2
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (40 5)  (1076 325)  (1076 325)  LC_2 Logic Functioning bit
 (42 5)  (1078 325)  (1078 325)  LC_2 Logic Functioning bit
 (48 5)  (1084 325)  (1084 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 12)  (1050 332)  (1050 332)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (14 13)  (1050 333)  (1050 333)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (16 13)  (1052 333)  (1052 333)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0


LogicTile_21_20

 (12 0)  (1102 320)  (1102 320)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_h_r_2
 (25 0)  (1115 320)  (1115 320)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g0_2
 (27 0)  (1117 320)  (1117 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 320)  (1118 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 320)  (1126 320)  LC_0 Logic Functioning bit
 (39 0)  (1129 320)  (1129 320)  LC_0 Logic Functioning bit
 (41 0)  (1131 320)  (1131 320)  LC_0 Logic Functioning bit
 (42 0)  (1132 320)  (1132 320)  LC_0 Logic Functioning bit
 (44 0)  (1134 320)  (1134 320)  LC_0 Logic Functioning bit
 (45 0)  (1135 320)  (1135 320)  LC_0 Logic Functioning bit
 (52 0)  (1142 320)  (1142 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (13 1)  (1103 321)  (1103 321)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_h_r_2
 (22 1)  (1112 321)  (1112 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (39 1)  (1129 321)  (1129 321)  LC_0 Logic Functioning bit
 (41 1)  (1131 321)  (1131 321)  LC_0 Logic Functioning bit
 (42 1)  (1132 321)  (1132 321)  LC_0 Logic Functioning bit
 (50 1)  (1140 321)  (1140 321)  Carry_In_Mux bit 

 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (10 2)  (1100 322)  (1100 322)  routing T_21_20.sp4_v_b_8 <X> T_21_20.sp4_h_l_36
 (27 2)  (1117 322)  (1117 322)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (39 2)  (1129 322)  (1129 322)  LC_1 Logic Functioning bit
 (41 2)  (1131 322)  (1131 322)  LC_1 Logic Functioning bit
 (42 2)  (1132 322)  (1132 322)  LC_1 Logic Functioning bit
 (44 2)  (1134 322)  (1134 322)  LC_1 Logic Functioning bit
 (45 2)  (1135 322)  (1135 322)  LC_1 Logic Functioning bit
 (0 3)  (1090 323)  (1090 323)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 323)  (1105 323)  routing T_21_20.sp4_v_t_9 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_v_t_9 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (1122 323)  (1122 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1124 323)  (1124 323)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.input_2_1
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (41 3)  (1131 323)  (1131 323)  LC_1 Logic Functioning bit
 (42 3)  (1132 323)  (1132 323)  LC_1 Logic Functioning bit
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1108 324)  (1108 324)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g1_1
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (44 4)  (1134 324)  (1134 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (15 5)  (1105 325)  (1105 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (16 5)  (1106 325)  (1106 325)  routing T_21_20.sp4_v_t_5 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1107 325)  (1107 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (32 5)  (1122 325)  (1122 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 325)  (1125 325)  routing T_21_20.lc_trk_g0_2 <X> T_21_20.input_2_2
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (44 5)  (1134 325)  (1134 325)  LC_2 Logic Functioning bit
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (39 6)  (1129 326)  (1129 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (42 6)  (1132 326)  (1132 326)  LC_3 Logic Functioning bit
 (44 6)  (1134 326)  (1134 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (10 7)  (1100 327)  (1100 327)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_v_t_41
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (1124 327)  (1124 327)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.input_2_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (42 7)  (1132 327)  (1132 327)  LC_3 Logic Functioning bit
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 328)  (1125 328)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.input_2_4
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (41 8)  (1131 328)  (1131 328)  LC_4 Logic Functioning bit
 (42 8)  (1132 328)  (1132 328)  LC_4 Logic Functioning bit
 (44 8)  (1134 328)  (1134 328)  LC_4 Logic Functioning bit
 (45 8)  (1135 328)  (1135 328)  LC_4 Logic Functioning bit
 (32 9)  (1122 329)  (1122 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 329)  (1123 329)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.input_2_4
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (41 9)  (1131 329)  (1131 329)  LC_4 Logic Functioning bit
 (42 9)  (1132 329)  (1132 329)  LC_4 Logic Functioning bit
 (5 10)  (1095 330)  (1095 330)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (8 10)  (1098 330)  (1098 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (9 10)  (1099 330)  (1099 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (10 10)  (1100 330)  (1100 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (11 10)  (1101 330)  (1101 330)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (13 10)  (1103 330)  (1103 330)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (14 10)  (1104 330)  (1104 330)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g2_4
 (17 10)  (1107 330)  (1107 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 330)  (1108 330)  routing T_21_20.wire_logic_cluster/lc_5/out <X> T_21_20.lc_trk_g2_5
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (39 10)  (1129 330)  (1129 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (42 10)  (1132 330)  (1132 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (4 11)  (1094 331)  (1094 331)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (6 11)  (1096 331)  (1096 331)  routing T_21_20.sp4_v_t_37 <X> T_21_20.sp4_h_l_43
 (12 11)  (1102 331)  (1102 331)  routing T_21_20.sp4_h_r_2 <X> T_21_20.sp4_v_t_45
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g2_5 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1124 331)  (1124 331)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.input_2_5
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (40 11)  (1130 331)  (1130 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (44 11)  (1134 331)  (1134 331)  LC_5 Logic Functioning bit
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.wire_logic_cluster/lc_0/out <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 335)  (1091 335)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_7/s_r


LogicTile_22_20

 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_3 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 323)  (1144 323)  routing T_22_20.glb_netwk_3 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (17 6)  (1161 326)  (1161 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 326)  (1162 326)  routing T_22_20.wire_logic_cluster/lc_5/out <X> T_22_20.lc_trk_g1_5
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 330)  (1174 330)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (39 10)  (1183 330)  (1183 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (46 10)  (1190 330)  (1190 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 331)  (1172 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (39 11)  (1183 331)  (1183 331)  LC_5 Logic Functioning bit
 (47 11)  (1191 331)  (1191 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 13)  (1158 333)  (1158 333)  routing T_22_20.sp4_r_v_b_40 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 14)  (1165 334)  (1165 334)  routing T_22_20.sp4_v_t_26 <X> T_22_20.lc_trk_g3_7
 (22 14)  (1166 334)  (1166 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 334)  (1167 334)  routing T_22_20.sp4_v_t_26 <X> T_22_20.lc_trk_g3_7
 (21 15)  (1165 335)  (1165 335)  routing T_22_20.sp4_v_t_26 <X> T_22_20.lc_trk_g3_7


LogicTile_24_20

 (4 3)  (1256 323)  (1256 323)  routing T_24_20.sp4_v_b_7 <X> T_24_20.sp4_h_l_37


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 326)  (1731 326)  routing T_33_20.span4_vert_b_7 <X> T_33_20.lc_trk_g0_7
 (7 6)  (1733 326)  (1733 326)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 327)  (1734 327)  routing T_33_20.span4_vert_b_7 <X> T_33_20.lc_trk_g0_7
 (13 10)  (1739 330)  (1739 330)  routing T_33_20.lc_trk_g0_7 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (12 11)  (1738 331)  (1738 331)  routing T_33_20.lc_trk_g0_7 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 331)  (1739 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (13 1)  (4 305)  (4 305)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_b_0
 (14 1)  (3 305)  (3 305)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_b_0


LogicTile_1_19

 (19 13)  (37 317)  (37 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_19

 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g0_3
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g0_3
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_3 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (3 3)  (657 307)  (657 307)  routing T_13_19.sp12_v_b_0 <X> T_13_19.sp12_h_l_23
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (27 5)  (681 309)  (681 309)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (15 0)  (723 304)  (723 304)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g0_1
 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (18 1)  (726 305)  (726 305)  routing T_14_19.sp12_h_r_1 <X> T_14_19.lc_trk_g0_1
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (735 305)  (735 305)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (38 1)  (746 305)  (746 305)  LC_0 Logic Functioning bit
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_3 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp4_v_b_1 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (726 308)  (726 308)  routing T_14_19.sp4_v_b_1 <X> T_14_19.lc_trk_g1_1
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.sp4_v_b_5 <X> T_14_19.lc_trk_g1_5
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (19 8)  (727 312)  (727 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (741 313)  (741 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (34 9)  (742 313)  (742 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_4
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (13 10)  (721 314)  (721 314)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (15 10)  (723 314)  (723 314)  routing T_14_19.tnr_op_5 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (12 11)  (720 315)  (720 315)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_t_45
 (3 12)  (711 316)  (711 316)  routing T_14_19.sp12_v_t_22 <X> T_14_19.sp12_h_r_1
 (12 12)  (720 316)  (720 316)  routing T_14_19.sp4_v_t_46 <X> T_14_19.sp4_h_r_11
 (14 14)  (722 318)  (722 318)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_b_37 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_v_b_37 <X> T_14_19.lc_trk_g3_5
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (15 15)  (723 319)  (723 319)  routing T_14_19.rgt_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (726 319)  (726 319)  routing T_14_19.sp4_v_b_37 <X> T_14_19.lc_trk_g3_5
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (39 15)  (747 319)  (747 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (25 1)  (787 305)  (787 305)  routing T_15_19.sp4_h_r_2 <X> T_15_19.lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_v_t_39
 (13 2)  (775 306)  (775 306)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_v_t_39
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_v_b_4 <X> T_15_19.lc_trk_g0_4
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_b_4 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 307)  (796 307)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.input_2_1
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.bnr_op_1 <X> T_15_19.lc_trk_g1_1
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (15 5)  (777 309)  (777 309)  routing T_15_19.sp4_v_t_5 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp4_v_t_5 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (780 309)  (780 309)  routing T_15_19.bnr_op_1 <X> T_15_19.lc_trk_g1_1
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 309)  (796 309)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.input_2_2
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (14 6)  (776 310)  (776 310)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (15 7)  (777 311)  (777 311)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_h_l_1 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 8)  (776 312)  (776 312)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g2_0
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 312)  (789 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (15 9)  (777 313)  (777 313)  routing T_15_19.rgt_op_0 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (4 10)  (766 314)  (766 314)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_v_t_43
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (787 316)  (787 316)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g3_2
 (18 13)  (780 317)  (780 317)  routing T_15_19.sp4_r_v_b_41 <X> T_15_19.lc_trk_g3_1
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (776 318)  (776 318)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_r_v_b_46 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (14 0)  (830 304)  (830 304)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g0_0
 (15 0)  (831 304)  (831 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (16 0)  (832 304)  (832 304)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (46 0)  (862 304)  (862 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.input_2_0
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (47 1)  (863 305)  (863 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (864 305)  (864 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (868 305)  (868 305)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g0_5
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (15 4)  (831 308)  (831 308)  routing T_16_19.bot_op_1 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (15 6)  (831 310)  (831 310)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g1_5
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp12_h_r_5 <X> T_16_19.lc_trk_g1_5
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (38 7)  (854 311)  (854 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_8
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_12 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.sp4_v_t_12 <X> T_16_19.lc_trk_g2_1
 (22 8)  (838 312)  (838 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (840 312)  (840 312)  routing T_16_19.tnr_op_3 <X> T_16_19.lc_trk_g2_3
 (25 8)  (841 312)  (841 312)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g2_2
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (21 10)  (837 314)  (837 314)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (51 12)  (867 316)  (867 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_v_t_21 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_r_v_b_41 <X> T_16_19.lc_trk_g3_1
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_r_v_b_43 <X> T_16_19.lc_trk_g3_3
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g3_5
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 318)  (843 318)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 318)  (851 318)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_7
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 319)  (848 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 319)  (849 319)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.input_2_7
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (5 0)  (879 304)  (879 304)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_h_r_0
 (21 0)  (895 304)  (895 304)  routing T_17_19.sp4_v_b_3 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (897 304)  (897 304)  routing T_17_19.sp4_v_b_3 <X> T_17_19.lc_trk_g0_3
 (25 0)  (899 304)  (899 304)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g0_2
 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (6 1)  (880 305)  (880 305)  routing T_17_19.sp4_v_b_0 <X> T_17_19.sp4_h_r_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (34 1)  (908 305)  (908 305)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (51 1)  (925 305)  (925 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (895 306)  (895 306)  routing T_17_19.sp4_v_b_15 <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 306)  (897 306)  routing T_17_19.sp4_v_b_15 <X> T_17_19.lc_trk_g0_7
 (25 2)  (899 306)  (899 306)  routing T_17_19.sp12_h_l_5 <X> T_17_19.lc_trk_g0_6
 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (21 3)  (895 307)  (895 307)  routing T_17_19.sp4_v_b_15 <X> T_17_19.lc_trk_g0_7
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 307)  (898 307)  routing T_17_19.sp12_h_l_5 <X> T_17_19.lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp12_h_l_5 <X> T_17_19.lc_trk_g0_6
 (14 4)  (888 308)  (888 308)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g1_0
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 308)  (899 308)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g1_2
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g1_2
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 309)  (909 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.input_2_2
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (47 5)  (921 309)  (921 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (878 310)  (878 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (6 6)  (880 310)  (880 310)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_38
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 310)  (892 310)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g1_5
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (52 6)  (926 310)  (926 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 312)  (897 312)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g2_3
 (24 8)  (898 312)  (898 312)  routing T_17_19.sp4_v_t_30 <X> T_17_19.lc_trk_g2_3
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (25 9)  (899 313)  (899 313)  routing T_17_19.sp4_h_r_42 <X> T_17_19.lc_trk_g2_2
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (46 10)  (920 314)  (920 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_r_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 315)  (892 315)  routing T_17_19.sp4_r_v_b_37 <X> T_17_19.lc_trk_g2_5
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1
 (18 13)  (892 317)  (892 317)  routing T_17_19.bnl_op_1 <X> T_17_19.lc_trk_g3_1


LogicTile_18_19

 (11 0)  (939 304)  (939 304)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (13 0)  (941 304)  (941 304)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 304)  (946 304)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g0_1
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (44 0)  (972 304)  (972 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (52 0)  (980 304)  (980 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (12 1)  (940 305)  (940 305)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g0_2
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (49 1)  (977 305)  (977 305)  Carry_In_Mux bit 

 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (52 2)  (980 306)  (980 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (933 308)  (933 308)  routing T_18_19.sp4_v_t_38 <X> T_18_19.sp4_h_r_3
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (13 6)  (941 310)  (941 310)  routing T_18_19.sp4_h_r_5 <X> T_18_19.sp4_v_t_40
 (15 6)  (943 310)  (943 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (8 7)  (936 311)  (936 311)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_t_41
 (9 7)  (937 311)  (937 311)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_t_41
 (12 7)  (940 311)  (940 311)  routing T_18_19.sp4_h_r_5 <X> T_18_19.sp4_v_t_40
 (9 10)  (937 314)  (937 314)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_h_l_42
 (10 10)  (938 314)  (938 314)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_h_l_42
 (8 11)  (936 315)  (936 315)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_42
 (9 11)  (937 315)  (937 315)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_42
 (10 11)  (938 315)  (938 315)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_t_42
 (13 12)  (941 316)  (941 316)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_11
 (14 12)  (942 316)  (942 316)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g3_0
 (12 13)  (940 317)  (940 317)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_11
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 318)  (932 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (6 14)  (934 318)  (934 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (11 14)  (939 318)  (939 318)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_v_t_46
 (0 15)  (928 319)  (928 319)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 319)  (929 319)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (12 15)  (940 319)  (940 319)  routing T_18_19.sp4_v_b_8 <X> T_18_19.sp4_v_t_46


LogicTile_19_19

 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (46 0)  (1028 304)  (1028 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 306)  (996 306)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g0_4
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (996 308)  (996 308)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 12)  (993 316)  (993 316)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_v_b_11
 (13 12)  (995 316)  (995 316)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_v_b_11
 (12 13)  (994 317)  (994 317)  routing T_19_19.sp4_h_l_40 <X> T_19_19.sp4_v_b_11


LogicTile_20_19

 (4 14)  (1040 318)  (1040 318)  routing T_20_19.sp4_h_r_3 <X> T_20_19.sp4_v_t_44
 (6 14)  (1042 318)  (1042 318)  routing T_20_19.sp4_h_r_3 <X> T_20_19.sp4_v_t_44
 (5 15)  (1041 319)  (1041 319)  routing T_20_19.sp4_h_r_3 <X> T_20_19.sp4_v_t_44


LogicTile_21_19

 (25 0)  (1115 304)  (1115 304)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g0_2
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1113 305)  (1113 305)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g0_2
 (24 1)  (1114 305)  (1114 305)  routing T_21_19.sp4_h_r_10 <X> T_21_19.lc_trk_g0_2
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (1106 306)  (1106 306)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g0_5
 (17 2)  (1107 306)  (1107 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1108 306)  (1108 306)  routing T_21_19.sp4_v_b_5 <X> T_21_19.lc_trk_g0_5
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 309)  (1120 309)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 309)  (1121 309)  routing T_21_19.lc_trk_g3_2 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (47 5)  (1137 309)  (1137 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (21 10)  (1111 314)  (1111 314)  routing T_21_19.wire_logic_cluster/lc_7/out <X> T_21_19.lc_trk_g2_7
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 12)  (1112 316)  (1112 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1113 316)  (1113 316)  routing T_21_19.sp12_v_b_11 <X> T_21_19.lc_trk_g3_3
 (25 12)  (1115 316)  (1115 316)  routing T_21_19.wire_logic_cluster/lc_2/out <X> T_21_19.lc_trk_g3_2
 (22 13)  (1112 317)  (1112 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (16 14)  (1106 318)  (1106 318)  routing T_21_19.sp4_v_t_32 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 318)  (1117 318)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 318)  (1118 318)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 318)  (1121 318)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 318)  (1123 318)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 318)  (1125 318)  routing T_21_19.lc_trk_g0_5 <X> T_21_19.input_2_7
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (45 14)  (1135 318)  (1135 318)  LC_7 Logic Functioning bit
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 319)  (1120 319)  routing T_21_19.lc_trk_g3_3 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (1127 319)  (1127 319)  LC_7 Logic Functioning bit
 (39 15)  (1129 319)  (1129 319)  LC_7 Logic Functioning bit
 (42 15)  (1132 319)  (1132 319)  LC_7 Logic Functioning bit
 (46 15)  (1136 319)  (1136 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_19

 (4 2)  (1148 306)  (1148 306)  routing T_22_19.sp4_h_r_6 <X> T_22_19.sp4_v_t_37
 (6 2)  (1150 306)  (1150 306)  routing T_22_19.sp4_h_r_6 <X> T_22_19.sp4_v_t_37
 (11 2)  (1155 306)  (1155 306)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_v_t_39
 (5 3)  (1149 307)  (1149 307)  routing T_22_19.sp4_h_r_6 <X> T_22_19.sp4_v_t_37
 (12 3)  (1156 307)  (1156 307)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_v_t_39
 (10 6)  (1154 310)  (1154 310)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_h_l_41
 (9 11)  (1153 315)  (1153 315)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_v_t_42
 (10 11)  (1154 315)  (1154 315)  routing T_22_19.sp4_v_b_11 <X> T_22_19.sp4_v_t_42


LogicTile_23_19

 (15 0)  (1213 304)  (1213 304)  routing T_23_19.bot_op_1 <X> T_23_19.lc_trk_g0_1
 (17 0)  (1215 304)  (1215 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 304)  (1231 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 304)  (1232 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (37 0)  (1235 304)  (1235 304)  LC_0 Logic Functioning bit
 (38 0)  (1236 304)  (1236 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (40 0)  (1238 304)  (1238 304)  LC_0 Logic Functioning bit
 (42 0)  (1240 304)  (1240 304)  LC_0 Logic Functioning bit
 (15 1)  (1213 305)  (1213 305)  routing T_23_19.bot_op_0 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (19 1)  (1217 305)  (1217 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 305)  (1234 305)  LC_0 Logic Functioning bit
 (37 1)  (1235 305)  (1235 305)  LC_0 Logic Functioning bit
 (38 1)  (1236 305)  (1236 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (40 1)  (1238 305)  (1238 305)  LC_0 Logic Functioning bit
 (41 1)  (1239 305)  (1239 305)  LC_0 Logic Functioning bit
 (42 1)  (1240 305)  (1240 305)  LC_0 Logic Functioning bit
 (43 1)  (1241 305)  (1241 305)  LC_0 Logic Functioning bit
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_3 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1224 306)  (1224 306)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 306)  (1232 306)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (39 2)  (1237 306)  (1237 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (45 2)  (1243 306)  (1243 306)  LC_1 Logic Functioning bit
 (50 2)  (1248 306)  (1248 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1198 307)  (1198 307)  routing T_23_19.glb_netwk_3 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (27 3)  (1225 307)  (1225 307)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 307)  (1229 307)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 307)  (1234 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (43 3)  (1241 307)  (1241 307)  LC_1 Logic Functioning bit
 (47 3)  (1245 307)  (1245 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (1219 308)  (1219 308)  routing T_23_19.wire_logic_cluster/lc_3/out <X> T_23_19.lc_trk_g1_3
 (22 4)  (1220 308)  (1220 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1225 308)  (1225 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 308)  (1226 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 308)  (1228 308)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (37 4)  (1235 308)  (1235 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (39 4)  (1237 308)  (1237 308)  LC_2 Logic Functioning bit
 (40 4)  (1238 308)  (1238 308)  LC_2 Logic Functioning bit
 (42 4)  (1240 308)  (1240 308)  LC_2 Logic Functioning bit
 (22 5)  (1220 309)  (1220 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (40 5)  (1238 309)  (1238 309)  LC_2 Logic Functioning bit
 (42 5)  (1240 309)  (1240 309)  LC_2 Logic Functioning bit
 (11 6)  (1209 310)  (1209 310)  routing T_23_19.sp4_h_r_11 <X> T_23_19.sp4_v_t_40
 (13 6)  (1211 310)  (1211 310)  routing T_23_19.sp4_h_r_11 <X> T_23_19.sp4_v_t_40
 (27 6)  (1225 310)  (1225 310)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (38 6)  (1236 310)  (1236 310)  LC_3 Logic Functioning bit
 (41 6)  (1239 310)  (1239 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (45 6)  (1243 310)  (1243 310)  LC_3 Logic Functioning bit
 (47 6)  (1245 310)  (1245 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1248 310)  (1248 310)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (1210 311)  (1210 311)  routing T_23_19.sp4_h_r_11 <X> T_23_19.sp4_v_t_40
 (26 7)  (1224 311)  (1224 311)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 311)  (1225 311)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 311)  (1227 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 311)  (1228 311)  routing T_23_19.lc_trk_g1_3 <X> T_23_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 311)  (1229 311)  routing T_23_19.lc_trk_g2_2 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (38 7)  (1236 311)  (1236 311)  LC_3 Logic Functioning bit
 (40 7)  (1238 311)  (1238 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (14 8)  (1212 312)  (1212 312)  routing T_23_19.wire_logic_cluster/lc_0/out <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1220 313)  (1220 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.wire_logic_cluster/lc_6/out <X> T_23_19.lc_trk_g2_6
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 316)  (1216 316)  routing T_23_19.wire_logic_cluster/lc_1/out <X> T_23_19.lc_trk_g3_1
 (26 12)  (1224 316)  (1224 316)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 316)  (1229 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 316)  (1231 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 316)  (1232 316)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 316)  (1234 316)  LC_6 Logic Functioning bit
 (38 12)  (1236 316)  (1236 316)  LC_6 Logic Functioning bit
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (43 12)  (1241 316)  (1241 316)  LC_6 Logic Functioning bit
 (45 12)  (1243 316)  (1243 316)  LC_6 Logic Functioning bit
 (51 12)  (1249 316)  (1249 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1212 317)  (1212 317)  routing T_23_19.sp12_v_b_16 <X> T_23_19.lc_trk_g3_0
 (16 13)  (1214 317)  (1214 317)  routing T_23_19.sp12_v_b_16 <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (1224 317)  (1224 317)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 317)  (1228 317)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1231 317)  (1231 317)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.input_2_6
 (37 13)  (1235 317)  (1235 317)  LC_6 Logic Functioning bit
 (38 13)  (1236 317)  (1236 317)  LC_6 Logic Functioning bit
 (40 13)  (1238 317)  (1238 317)  LC_6 Logic Functioning bit
 (42 13)  (1240 317)  (1240 317)  LC_6 Logic Functioning bit
 (21 14)  (1219 318)  (1219 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.sp4_h_r_39 <X> T_23_19.lc_trk_g3_7
 (17 15)  (1215 319)  (1215 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_24_19

 (25 0)  (1277 304)  (1277 304)  routing T_24_19.lft_op_2 <X> T_24_19.lc_trk_g0_2
 (22 1)  (1274 305)  (1274 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 305)  (1276 305)  routing T_24_19.lft_op_2 <X> T_24_19.lc_trk_g0_2
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_3 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (1264 306)  (1264 306)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_h_l_39
 (27 2)  (1279 306)  (1279 306)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 306)  (1280 306)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 306)  (1283 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 306)  (1285 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 306)  (1288 306)  LC_1 Logic Functioning bit
 (38 2)  (1290 306)  (1290 306)  LC_1 Logic Functioning bit
 (41 2)  (1293 306)  (1293 306)  LC_1 Logic Functioning bit
 (43 2)  (1295 306)  (1295 306)  LC_1 Logic Functioning bit
 (45 2)  (1297 306)  (1297 306)  LC_1 Logic Functioning bit
 (0 3)  (1252 307)  (1252 307)  routing T_24_19.glb_netwk_3 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (26 3)  (1278 307)  (1278 307)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 307)  (1279 307)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 307)  (1281 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 307)  (1283 307)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 307)  (1284 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 307)  (1286 307)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.input_2_1
 (36 3)  (1288 307)  (1288 307)  LC_1 Logic Functioning bit
 (38 3)  (1290 307)  (1290 307)  LC_1 Logic Functioning bit
 (40 3)  (1292 307)  (1292 307)  LC_1 Logic Functioning bit
 (43 3)  (1295 307)  (1295 307)  LC_1 Logic Functioning bit
 (48 3)  (1300 307)  (1300 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (1266 308)  (1266 308)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (21 4)  (1273 308)  (1273 308)  routing T_24_19.wire_logic_cluster/lc_3/out <X> T_24_19.lc_trk_g1_3
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1277 308)  (1277 308)  routing T_24_19.sp4_v_b_2 <X> T_24_19.lc_trk_g1_2
 (27 4)  (1279 308)  (1279 308)  routing T_24_19.lc_trk_g3_0 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 308)  (1280 308)  routing T_24_19.lc_trk_g3_0 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 308)  (1288 308)  LC_2 Logic Functioning bit
 (37 4)  (1289 308)  (1289 308)  LC_2 Logic Functioning bit
 (38 4)  (1290 308)  (1290 308)  LC_2 Logic Functioning bit
 (39 4)  (1291 308)  (1291 308)  LC_2 Logic Functioning bit
 (40 4)  (1292 308)  (1292 308)  LC_2 Logic Functioning bit
 (42 4)  (1294 308)  (1294 308)  LC_2 Logic Functioning bit
 (14 5)  (1266 309)  (1266 309)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (16 5)  (1268 309)  (1268 309)  routing T_24_19.sp4_v_b_8 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp4_v_b_2 <X> T_24_19.lc_trk_g1_2
 (36 5)  (1288 309)  (1288 309)  LC_2 Logic Functioning bit
 (37 5)  (1289 309)  (1289 309)  LC_2 Logic Functioning bit
 (38 5)  (1290 309)  (1290 309)  LC_2 Logic Functioning bit
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (40 5)  (1292 309)  (1292 309)  LC_2 Logic Functioning bit
 (42 5)  (1294 309)  (1294 309)  LC_2 Logic Functioning bit
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (38 6)  (1290 310)  (1290 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (45 6)  (1297 310)  (1297 310)  LC_3 Logic Functioning bit
 (46 6)  (1298 310)  (1298 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1302 310)  (1302 310)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1278 311)  (1278 311)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 311)  (1279 311)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 311)  (1282 311)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 311)  (1283 311)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 311)  (1288 311)  LC_3 Logic Functioning bit
 (38 7)  (1290 311)  (1290 311)  LC_3 Logic Functioning bit
 (40 7)  (1292 311)  (1292 311)  LC_3 Logic Functioning bit
 (43 7)  (1295 311)  (1295 311)  LC_3 Logic Functioning bit
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1270 312)  (1270 312)  routing T_24_19.bnl_op_1 <X> T_24_19.lc_trk_g2_1
 (18 9)  (1270 313)  (1270 313)  routing T_24_19.bnl_op_1 <X> T_24_19.lc_trk_g2_1
 (25 10)  (1277 314)  (1277 314)  routing T_24_19.wire_logic_cluster/lc_6/out <X> T_24_19.lc_trk_g2_6
 (22 11)  (1274 315)  (1274 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (1266 316)  (1266 316)  routing T_24_19.bnl_op_0 <X> T_24_19.lc_trk_g3_0
 (17 12)  (1269 316)  (1269 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1270 316)  (1270 316)  routing T_24_19.wire_logic_cluster/lc_1/out <X> T_24_19.lc_trk_g3_1
 (27 12)  (1279 316)  (1279 316)  routing T_24_19.lc_trk_g3_0 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 316)  (1280 316)  routing T_24_19.lc_trk_g3_0 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 316)  (1285 316)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 316)  (1288 316)  LC_6 Logic Functioning bit
 (37 12)  (1289 316)  (1289 316)  LC_6 Logic Functioning bit
 (38 12)  (1290 316)  (1290 316)  LC_6 Logic Functioning bit
 (39 12)  (1291 316)  (1291 316)  LC_6 Logic Functioning bit
 (41 12)  (1293 316)  (1293 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (14 13)  (1266 317)  (1266 317)  routing T_24_19.bnl_op_0 <X> T_24_19.lc_trk_g3_0
 (17 13)  (1269 317)  (1269 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (37 13)  (1289 317)  (1289 317)  LC_6 Logic Functioning bit
 (38 13)  (1290 317)  (1290 317)  LC_6 Logic Functioning bit
 (39 13)  (1291 317)  (1291 317)  LC_6 Logic Functioning bit
 (41 13)  (1293 317)  (1293 317)  LC_6 Logic Functioning bit
 (43 13)  (1295 317)  (1295 317)  LC_6 Logic Functioning bit
 (21 14)  (1273 318)  (1273 318)  routing T_24_19.wire_logic_cluster/lc_7/out <X> T_24_19.lc_trk_g3_7
 (22 14)  (1274 318)  (1274 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1279 318)  (1279 318)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 318)  (1280 318)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 318)  (1282 318)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (43 14)  (1295 318)  (1295 318)  LC_7 Logic Functioning bit
 (45 14)  (1297 318)  (1297 318)  LC_7 Logic Functioning bit
 (46 14)  (1298 318)  (1298 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1302 318)  (1302 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 319)  (1282 319)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit
 (40 15)  (1292 319)  (1292 319)  LC_7 Logic Functioning bit
 (43 15)  (1295 319)  (1295 319)  LC_7 Logic Functioning bit


LogicTile_29_19

 (5 8)  (1515 312)  (1515 312)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (4 9)  (1514 313)  (1514 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (6 9)  (1516 313)  (1516 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 306)  (1731 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (6 2)  (1732 306)  (1732 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (7 2)  (1733 306)  (1733 306)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 306)  (1734 306)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (8 3)  (1734 307)  (1734 307)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g0_3
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g0_3 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_14_18

 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (14 1)  (722 289)  (722 289)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g0_0
 (15 1)  (723 289)  (723 289)  routing T_14_18.top_op_0 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_v_b_9 <X> T_14_18.lc_trk_g0_1
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp12_h_r_12 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (3 4)  (711 292)  (711 292)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_h_r_0
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g1_3
 (3 5)  (711 293)  (711 293)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_h_r_0
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g1_3
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 296)  (743 296)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.input_2_4
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 297)  (732 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.tnl_op_2 <X> T_14_18.lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp12_v_b_21 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (726 299)  (726 299)  routing T_14_18.sp12_v_b_21 <X> T_14_18.lc_trk_g2_5
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (52 11)  (760 299)  (760 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 14)  (712 302)  (712 302)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_v_t_44
 (6 14)  (714 302)  (714 302)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_v_t_44
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_r_3 <X> T_14_18.sp4_v_t_44


LogicTile_15_18

 (3 0)  (765 288)  (765 288)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_b_0
 (3 1)  (765 289)  (765 289)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_b_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (25 1)  (787 289)  (787 289)  routing T_15_18.sp4_h_r_2 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_1
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 292)  (785 292)  routing T_15_18.sp4_v_b_19 <X> T_15_18.lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.sp4_v_b_19 <X> T_15_18.lc_trk_g1_3
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (14 8)  (776 296)  (776 296)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (15 9)  (777 297)  (777 297)  routing T_15_18.rgt_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_r_v_b_37 <X> T_15_18.lc_trk_g2_5
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g2_6
 (21 12)  (783 300)  (783 300)  routing T_15_18.rgt_op_3 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.rgt_op_3 <X> T_15_18.lc_trk_g3_3
 (25 12)  (787 300)  (787 300)  routing T_15_18.rgt_op_2 <X> T_15_18.lc_trk_g3_2
 (15 13)  (777 301)  (777 301)  routing T_15_18.tnr_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.rgt_op_2 <X> T_15_18.lc_trk_g3_2
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 302)  (798 302)  LC_7 Logic Functioning bit
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 303)  (790 303)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 303)  (795 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (35 15)  (797 303)  (797 303)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (46 15)  (808 303)  (808 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_18

 (15 0)  (831 288)  (831 288)  routing T_16_18.sp12_h_r_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.sp12_h_r_1 <X> T_16_18.lc_trk_g0_1
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g0_3
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_0
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (18 1)  (834 289)  (834 289)  routing T_16_18.sp12_h_r_1 <X> T_16_18.lc_trk_g0_1
 (21 1)  (837 289)  (837 289)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g0_3
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 290)  (831 290)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g0_5
 (16 2)  (832 290)  (832 290)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 290)  (834 290)  routing T_16_18.sp4_h_r_13 <X> T_16_18.lc_trk_g0_5
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (39 2)  (855 290)  (855 290)  LC_1 Logic Functioning bit
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (53 3)  (869 291)  (869 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (819 292)  (819 292)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_h_r_0
 (21 4)  (837 292)  (837 292)  routing T_16_18.sp12_h_r_3 <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.sp12_h_r_3 <X> T_16_18.lc_trk_g1_3
 (25 4)  (841 292)  (841 292)  routing T_16_18.sp4_h_r_10 <X> T_16_18.lc_trk_g1_2
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (38 4)  (854 292)  (854 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (819 293)  (819 293)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_h_r_0
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_b_4
 (12 5)  (828 293)  (828 293)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_b_5
 (14 5)  (830 293)  (830 293)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g1_0
 (15 5)  (831 293)  (831 293)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (837 293)  (837 293)  routing T_16_18.sp12_h_r_3 <X> T_16_18.lc_trk_g1_3
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_h_r_10 <X> T_16_18.lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.sp4_h_r_10 <X> T_16_18.lc_trk_g1_2
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (39 5)  (855 293)  (855 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (14 6)  (830 294)  (830 294)  routing T_16_18.sp12_h_l_3 <X> T_16_18.lc_trk_g1_4
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.input_2_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (14 7)  (830 295)  (830 295)  routing T_16_18.sp12_h_l_3 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.sp12_h_l_3 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (834 295)  (834 295)  routing T_16_18.sp4_h_r_5 <X> T_16_18.lc_trk_g1_5
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (15 8)  (831 296)  (831 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (16 8)  (832 296)  (832 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (48 8)  (864 296)  (864 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_h_r_41 <X> T_16_18.lc_trk_g2_1
 (21 9)  (837 297)  (837 297)  routing T_16_18.bnl_op_3 <X> T_16_18.lc_trk_g2_3
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g2_4
 (15 10)  (831 298)  (831 298)  routing T_16_18.sp4_v_t_32 <X> T_16_18.lc_trk_g2_5
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_v_t_32 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (841 298)  (841 298)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g2_6
 (14 11)  (830 299)  (830 299)  routing T_16_18.bnl_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (21 12)  (837 300)  (837 300)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (38 12)  (854 300)  (854 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (53 12)  (869 300)  (869 300)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp12_v_b_18 <X> T_16_18.lc_trk_g3_2
 (25 13)  (841 301)  (841 301)  routing T_16_18.sp12_v_b_18 <X> T_16_18.lc_trk_g3_2
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit
 (13 14)  (829 302)  (829 302)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_v_t_18 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_v_t_18 <X> T_16_18.lc_trk_g3_7
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (12 15)  (828 303)  (828 303)  routing T_16_18.sp4_h_r_11 <X> T_16_18.sp4_v_t_46
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (15 0)  (889 288)  (889 288)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g0_1
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.lft_op_1 <X> T_17_18.lc_trk_g0_1
 (10 1)  (884 289)  (884 289)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_v_b_1
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (52 2)  (926 290)  (926 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (14 3)  (888 291)  (888 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (16 3)  (890 291)  (890 291)  routing T_17_18.sp4_h_r_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 291)  (897 291)  routing T_17_18.sp4_h_r_6 <X> T_17_18.lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.sp4_h_r_6 <X> T_17_18.lc_trk_g0_6
 (25 3)  (899 291)  (899 291)  routing T_17_18.sp4_h_r_6 <X> T_17_18.lc_trk_g0_6
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 292)  (904 292)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (48 5)  (922 293)  (922 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (8 6)  (882 294)  (882 294)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_h_l_41
 (21 6)  (895 294)  (895 294)  routing T_17_18.sp4_h_l_10 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 294)  (897 294)  routing T_17_18.sp4_h_l_10 <X> T_17_18.lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.sp4_h_l_10 <X> T_17_18.lc_trk_g1_7
 (8 7)  (882 295)  (882 295)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_v_t_41
 (9 7)  (883 295)  (883 295)  routing T_17_18.sp4_h_r_4 <X> T_17_18.sp4_v_t_41
 (21 7)  (895 295)  (895 295)  routing T_17_18.sp4_h_l_10 <X> T_17_18.lc_trk_g1_7
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g2_1
 (5 9)  (879 297)  (879 297)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_b_6
 (4 10)  (878 298)  (878 298)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_t_43
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 298)  (897 298)  routing T_17_18.sp4_v_b_47 <X> T_17_18.lc_trk_g2_7
 (24 10)  (898 298)  (898 298)  routing T_17_18.sp4_v_b_47 <X> T_17_18.lc_trk_g2_7
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (46 10)  (920 298)  (920 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (879 299)  (879 299)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_t_43
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (25 12)  (899 300)  (899 300)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g3_2
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 300)  (907 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 300)  (909 300)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 301)  (906 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 301)  (908 301)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (35 13)  (909 301)  (909 301)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_6
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g3_5
 (25 14)  (899 302)  (899 302)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g3_6
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_18

 (27 0)  (955 288)  (955 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 288)  (956 288)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (42 0)  (970 288)  (970 288)  LC_0 Logic Functioning bit
 (44 0)  (972 288)  (972 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (39 1)  (967 289)  (967 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (50 1)  (978 289)  (978 289)  Carry_In_Mux bit 

 (51 1)  (979 289)  (979 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 290)  (942 290)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 290)  (956 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (42 2)  (970 290)  (970 290)  LC_1 Logic Functioning bit
 (44 2)  (972 290)  (972 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (41 3)  (969 291)  (969 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 292)  (949 292)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 292)  (953 292)  routing T_18_18.wire_logic_cluster/lc_2/out <X> T_18_18.lc_trk_g1_2
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 292)  (964 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (44 4)  (972 292)  (972 292)  LC_2 Logic Functioning bit
 (45 4)  (973 292)  (973 292)  LC_2 Logic Functioning bit
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g2_2 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (42 5)  (970 293)  (970 293)  LC_2 Logic Functioning bit
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g1_5
 (25 6)  (953 294)  (953 294)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g1_6
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (42 6)  (970 294)  (970 294)  LC_3 Logic Functioning bit
 (44 6)  (972 294)  (972 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (25 8)  (953 296)  (953 296)  routing T_18_18.sp4_v_b_26 <X> T_18_18.lc_trk_g2_2
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 296)  (956 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (39 8)  (967 296)  (967 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (42 8)  (970 296)  (970 296)  LC_4 Logic Functioning bit
 (44 8)  (972 296)  (972 296)  LC_4 Logic Functioning bit
 (45 8)  (973 296)  (973 296)  LC_4 Logic Functioning bit
 (22 9)  (950 297)  (950 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 297)  (951 297)  routing T_18_18.sp4_v_b_26 <X> T_18_18.lc_trk_g2_2
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 298)  (958 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (42 10)  (970 298)  (970 298)  LC_5 Logic Functioning bit
 (44 10)  (972 298)  (972 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (36 11)  (964 299)  (964 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (41 11)  (969 299)  (969 299)  LC_5 Logic Functioning bit
 (42 11)  (970 299)  (970 299)  LC_5 Logic Functioning bit
 (11 12)  (939 300)  (939 300)  routing T_18_18.sp4_v_t_38 <X> T_18_18.sp4_v_b_11
 (13 12)  (941 300)  (941 300)  routing T_18_18.sp4_v_t_38 <X> T_18_18.sp4_v_b_11
 (14 12)  (942 300)  (942 300)  routing T_18_18.wire_logic_cluster/lc_0/out <X> T_18_18.lc_trk_g3_0
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g3_1
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (41 12)  (969 300)  (969 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (44 12)  (972 300)  (972 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (39 13)  (967 301)  (967 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 302)  (942 302)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g3_4
 (21 14)  (949 302)  (949 302)  routing T_18_18.wire_logic_cluster/lc_7/out <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 302)  (956 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 302)  (964 302)  LC_7 Logic Functioning bit
 (39 14)  (967 302)  (967 302)  LC_7 Logic Functioning bit
 (41 14)  (969 302)  (969 302)  LC_7 Logic Functioning bit
 (42 14)  (970 302)  (970 302)  LC_7 Logic Functioning bit
 (44 14)  (972 302)  (972 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (1 15)  (929 303)  (929 303)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 303)  (964 303)  LC_7 Logic Functioning bit
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (41 15)  (969 303)  (969 303)  LC_7 Logic Functioning bit
 (42 15)  (970 303)  (970 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (1013 288)  (1013 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (47 0)  (1029 288)  (1029 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (47 1)  (1029 289)  (1029 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (5 2)  (987 290)  (987 290)  routing T_19_18.sp4_v_t_37 <X> T_19_18.sp4_h_l_37
 (17 2)  (999 290)  (999 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (39 2)  (1021 290)  (1021 290)  LC_1 Logic Functioning bit
 (41 2)  (1023 290)  (1023 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (0 3)  (982 291)  (982 291)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (6 3)  (988 291)  (988 291)  routing T_19_18.sp4_v_t_37 <X> T_19_18.sp4_h_l_37
 (15 3)  (997 291)  (997 291)  routing T_19_18.bot_op_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (1000 291)  (1000 291)  routing T_19_18.sp4_r_v_b_29 <X> T_19_18.lc_trk_g0_5
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (40 3)  (1022 291)  (1022 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (6 4)  (988 292)  (988 292)  routing T_19_18.sp4_v_t_37 <X> T_19_18.sp4_v_b_3
 (14 4)  (996 292)  (996 292)  routing T_19_18.wire_logic_cluster/lc_0/out <X> T_19_18.lc_trk_g1_0
 (26 4)  (1008 292)  (1008 292)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 292)  (1010 292)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 292)  (1013 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (39 4)  (1021 292)  (1021 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (42 4)  (1024 292)  (1024 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (50 4)  (1032 292)  (1032 292)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_v_t_37 <X> T_19_18.sp4_v_b_3
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 293)  (1008 293)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 293)  (1018 293)  LC_2 Logic Functioning bit
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (40 5)  (1022 293)  (1022 293)  LC_2 Logic Functioning bit
 (41 5)  (1023 293)  (1023 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (43 5)  (1025 293)  (1025 293)  LC_2 Logic Functioning bit
 (14 6)  (996 294)  (996 294)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g1_4
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 294)  (1005 294)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g1_7
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (50 6)  (1032 294)  (1032 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1000 295)  (1000 295)  routing T_19_18.sp4_r_v_b_29 <X> T_19_18.lc_trk_g1_5
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp4_v_b_15 <X> T_19_18.lc_trk_g1_7
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1005 295)  (1005 295)  routing T_19_18.sp4_v_b_22 <X> T_19_18.lc_trk_g1_6
 (24 7)  (1006 295)  (1006 295)  routing T_19_18.sp4_v_b_22 <X> T_19_18.lc_trk_g1_6
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (40 7)  (1022 295)  (1022 295)  LC_3 Logic Functioning bit
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 296)  (1009 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 296)  (1012 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (42 8)  (1024 296)  (1024 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (50 8)  (1032 296)  (1032 296)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 297)  (1012 297)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (43 9)  (1025 297)  (1025 297)  LC_4 Logic Functioning bit
 (47 9)  (1029 297)  (1029 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (997 298)  (997 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_v_b_46 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_v_b_46 <X> T_19_18.lc_trk_g2_6
 (27 12)  (1009 300)  (1009 300)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (15 14)  (997 302)  (997 302)  routing T_19_18.rgt_op_5 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.rgt_op_5 <X> T_19_18.lc_trk_g3_5
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g3_6
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (46 14)  (1028 302)  (1028 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (1029 302)  (1029 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1032 302)  (1032 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit
 (47 15)  (1029 303)  (1029 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_18

 (3 0)  (1039 288)  (1039 288)  routing T_20_18.sp12_v_t_23 <X> T_20_18.sp12_v_b_0
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (26 8)  (1062 296)  (1062 296)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (45 8)  (1081 296)  (1081 296)  LC_4 Logic Functioning bit
 (26 9)  (1062 297)  (1062 297)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 297)  (1064 297)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (40 9)  (1076 297)  (1076 297)  LC_4 Logic Functioning bit
 (42 9)  (1078 297)  (1078 297)  LC_4 Logic Functioning bit
 (11 10)  (1047 298)  (1047 298)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_t_45
 (13 10)  (1049 298)  (1049 298)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_t_45
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (45 10)  (1081 298)  (1081 298)  LC_5 Logic Functioning bit
 (12 11)  (1048 299)  (1048 299)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_t_45
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp12_v_b_14 <X> T_20_18.lc_trk_g2_6
 (27 11)  (1063 299)  (1063 299)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 299)  (1064 299)  routing T_20_18.lc_trk_g3_4 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 299)  (1067 299)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (1076 299)  (1076 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (8 14)  (1044 302)  (1044 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (9 14)  (1045 302)  (1045 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (10 14)  (1046 302)  (1046 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (11 14)  (1047 302)  (1047 302)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_v_t_46
 (13 14)  (1049 302)  (1049 302)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_v_t_46
 (14 14)  (1050 302)  (1050 302)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g3_4
 (12 15)  (1048 303)  (1048 303)  routing T_20_18.sp4_h_r_5 <X> T_20_18.sp4_v_t_46
 (17 15)  (1053 303)  (1053 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_21_18

 (26 0)  (1116 288)  (1116 288)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (37 0)  (1127 288)  (1127 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (39 0)  (1129 288)  (1129 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (43 0)  (1133 288)  (1133 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (46 0)  (1136 288)  (1136 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1117 289)  (1117 289)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 289)  (1119 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 289)  (1120 289)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 289)  (1127 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (51 1)  (1141 289)  (1141 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 291)  (1090 291)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (14 4)  (1104 292)  (1104 292)  routing T_21_18.wire_logic_cluster/lc_0/out <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (1098 294)  (1098 294)  routing T_21_18.sp4_v_t_47 <X> T_21_18.sp4_h_l_41
 (9 6)  (1099 294)  (1099 294)  routing T_21_18.sp4_v_t_47 <X> T_21_18.sp4_h_l_41
 (10 6)  (1100 294)  (1100 294)  routing T_21_18.sp4_v_t_47 <X> T_21_18.sp4_h_l_41
 (15 6)  (1105 294)  (1105 294)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (16 6)  (1106 294)  (1106 294)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1108 295)  (1108 295)  routing T_21_18.sp4_h_r_5 <X> T_21_18.lc_trk_g1_5
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_18

 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g0_1
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 288)  (1180 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (42 0)  (1186 288)  (1186 288)  LC_0 Logic Functioning bit
 (44 0)  (1188 288)  (1188 288)  LC_0 Logic Functioning bit
 (45 0)  (1189 288)  (1189 288)  LC_0 Logic Functioning bit
 (36 1)  (1180 289)  (1180 289)  LC_0 Logic Functioning bit
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (41 1)  (1185 289)  (1185 289)  LC_0 Logic Functioning bit
 (42 1)  (1186 289)  (1186 289)  LC_0 Logic Functioning bit
 (48 1)  (1192 289)  (1192 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1193 289)  (1193 289)  Carry_In_Mux bit 

 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_3 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (42 2)  (1186 290)  (1186 290)  LC_1 Logic Functioning bit
 (45 2)  (1189 290)  (1189 290)  LC_1 Logic Functioning bit
 (52 2)  (1196 290)  (1196 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1144 291)  (1144 291)  routing T_22_18.glb_netwk_3 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (43 3)  (1187 291)  (1187 291)  LC_1 Logic Functioning bit
 (0 4)  (1144 292)  (1144 292)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 292)  (1145 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 293)  (1145 293)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 297)  (1169 297)  routing T_22_18.sp4_r_v_b_34 <X> T_22_18.lc_trk_g2_2
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.wire_logic_cluster/lc_0/out <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1144 302)  (1144 302)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 302)  (1145 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1160 302)  (1160 302)  routing T_22_18.sp4_v_t_16 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 302)  (1162 302)  routing T_22_18.sp4_v_t_16 <X> T_22_18.lc_trk_g3_5
 (0 15)  (1144 303)  (1144 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 303)  (1145 303)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_7/s_r


LogicTile_23_18

 (26 0)  (1224 288)  (1224 288)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 288)  (1225 288)  routing T_23_18.lc_trk_g1_0 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (1239 288)  (1239 288)  LC_0 Logic Functioning bit
 (43 0)  (1241 288)  (1241 288)  LC_0 Logic Functioning bit
 (45 0)  (1243 288)  (1243 288)  LC_0 Logic Functioning bit
 (26 1)  (1224 289)  (1224 289)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (38 1)  (1236 289)  (1236 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (43 1)  (1241 289)  (1241 289)  LC_0 Logic Functioning bit
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.bnr_op_4 <X> T_23_18.lc_trk_g0_4
 (25 2)  (1223 290)  (1223 290)  routing T_23_18.bnr_op_6 <X> T_23_18.lc_trk_g0_6
 (31 2)  (1229 290)  (1229 290)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (41 2)  (1239 290)  (1239 290)  LC_1 Logic Functioning bit
 (43 2)  (1241 290)  (1241 290)  LC_1 Logic Functioning bit
 (45 2)  (1243 290)  (1243 290)  LC_1 Logic Functioning bit
 (0 3)  (1198 291)  (1198 291)  routing T_23_18.glb_netwk_3 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.bnr_op_4 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1220 291)  (1220 291)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1223 291)  (1223 291)  routing T_23_18.bnr_op_6 <X> T_23_18.lc_trk_g0_6
 (28 3)  (1226 291)  (1226 291)  routing T_23_18.lc_trk_g2_1 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 291)  (1229 291)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (38 3)  (1236 291)  (1236 291)  LC_1 Logic Functioning bit
 (40 3)  (1238 291)  (1238 291)  LC_1 Logic Functioning bit
 (42 3)  (1240 291)  (1240 291)  LC_1 Logic Functioning bit
 (0 4)  (1198 292)  (1198 292)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 292)  (1199 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 292)  (1212 292)  routing T_23_18.wire_logic_cluster/lc_0/out <X> T_23_18.lc_trk_g1_0
 (0 5)  (1198 293)  (1198 293)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 293)  (1199 293)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_7/cen
 (17 5)  (1215 293)  (1215 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 8)  (1215 296)  (1215 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 296)  (1216 296)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g2_1
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1219 301)  (1219 301)  routing T_23_18.sp4_r_v_b_43 <X> T_23_18.lc_trk_g3_3
 (1 14)  (1199 302)  (1199 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 303)  (1199 303)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_7/s_r


LogicTile_24_18

 (14 0)  (1266 288)  (1266 288)  routing T_24_18.lft_op_0 <X> T_24_18.lc_trk_g0_0
 (15 0)  (1267 288)  (1267 288)  routing T_24_18.lft_op_1 <X> T_24_18.lc_trk_g0_1
 (17 0)  (1269 288)  (1269 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 288)  (1270 288)  routing T_24_18.lft_op_1 <X> T_24_18.lc_trk_g0_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 288)  (1283 288)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 288)  (1288 288)  LC_0 Logic Functioning bit
 (38 0)  (1290 288)  (1290 288)  LC_0 Logic Functioning bit
 (15 1)  (1267 289)  (1267 289)  routing T_24_18.lft_op_0 <X> T_24_18.lc_trk_g0_0
 (17 1)  (1269 289)  (1269 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (1274 289)  (1274 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1276 289)  (1276 289)  routing T_24_18.top_op_2 <X> T_24_18.lc_trk_g0_2
 (25 1)  (1277 289)  (1277 289)  routing T_24_18.top_op_2 <X> T_24_18.lc_trk_g0_2
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 289)  (1283 289)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (48 1)  (1300 289)  (1300 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1303 289)  (1303 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_3 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (1264 290)  (1264 290)  routing T_24_18.sp4_v_b_2 <X> T_24_18.sp4_h_l_39
 (0 3)  (1252 291)  (1252 291)  routing T_24_18.glb_netwk_3 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (15 5)  (1267 293)  (1267 293)  routing T_24_18.bot_op_0 <X> T_24_18.lc_trk_g1_0
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (14 6)  (1266 294)  (1266 294)  routing T_24_18.wire_logic_cluster/lc_4/out <X> T_24_18.lc_trk_g1_4
 (21 6)  (1273 294)  (1273 294)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g1_7
 (22 6)  (1274 294)  (1274 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1275 294)  (1275 294)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g1_7
 (17 7)  (1269 295)  (1269 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1273 295)  (1273 295)  routing T_24_18.sp4_v_b_15 <X> T_24_18.lc_trk_g1_7
 (22 7)  (1274 295)  (1274 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1276 295)  (1276 295)  routing T_24_18.bot_op_6 <X> T_24_18.lc_trk_g1_6
 (26 8)  (1278 296)  (1278 296)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 296)  (1279 296)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 296)  (1282 296)  routing T_24_18.lc_trk_g1_4 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 296)  (1286 296)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 296)  (1288 296)  LC_4 Logic Functioning bit
 (38 8)  (1290 296)  (1290 296)  LC_4 Logic Functioning bit
 (41 8)  (1293 296)  (1293 296)  LC_4 Logic Functioning bit
 (43 8)  (1295 296)  (1295 296)  LC_4 Logic Functioning bit
 (45 8)  (1297 296)  (1297 296)  LC_4 Logic Functioning bit
 (26 9)  (1278 297)  (1278 297)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 297)  (1279 297)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 297)  (1284 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1287 297)  (1287 297)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.input_2_4
 (36 9)  (1288 297)  (1288 297)  LC_4 Logic Functioning bit
 (38 9)  (1290 297)  (1290 297)  LC_4 Logic Functioning bit
 (40 9)  (1292 297)  (1292 297)  LC_4 Logic Functioning bit
 (43 9)  (1295 297)  (1295 297)  LC_4 Logic Functioning bit
 (47 9)  (1299 297)  (1299 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40


LogicTile_28_18

 (17 3)  (1473 291)  (1473 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (1456 294)  (1456 294)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_0
 (1 6)  (1457 294)  (1457 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (1456 295)  (1456 295)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_0
 (26 12)  (1482 300)  (1482 300)  routing T_28_18.lc_trk_g0_4 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (1492 300)  (1492 300)  LC_6 Logic Functioning bit
 (38 12)  (1494 300)  (1494 300)  LC_6 Logic Functioning bit
 (41 12)  (1497 300)  (1497 300)  LC_6 Logic Functioning bit
 (43 12)  (1499 300)  (1499 300)  LC_6 Logic Functioning bit
 (29 13)  (1485 301)  (1485 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (1493 301)  (1493 301)  LC_6 Logic Functioning bit
 (39 13)  (1495 301)  (1495 301)  LC_6 Logic Functioning bit
 (40 13)  (1496 301)  (1496 301)  LC_6 Logic Functioning bit
 (42 13)  (1498 301)  (1498 301)  LC_6 Logic Functioning bit
 (52 13)  (1508 301)  (1508 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (17 4)  (0 276)  (0 276)  IOB_0 IO Functioning bit
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (4 8)  (13 280)  (13 280)  routing T_0_17.span4_vert_b_8 <X> T_0_17.lc_trk_g1_0
 (5 9)  (12 281)  (12 281)  routing T_0_17.span4_vert_b_8 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_6_17

 (3 0)  (291 272)  (291 272)  routing T_6_17.sp12_v_t_23 <X> T_6_17.sp12_v_b_0


LogicTile_10_17

 (3 4)  (495 276)  (495 276)  routing T_10_17.sp12_v_t_23 <X> T_10_17.sp12_h_r_0


LogicTile_14_17

 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_3 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_3 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.bot_op_7 <X> T_14_17.lc_trk_g1_7
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp12_h_r_12 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (46 13)  (754 285)  (754 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (761 285)  (761 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (733 286)  (733 286)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g3_6
 (0 15)  (708 287)  (708 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_17

 (21 0)  (783 272)  (783 272)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (13 2)  (775 274)  (775 274)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_t_39
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (12 3)  (774 275)  (774 275)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_t_39
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 275)  (795 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_1
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (46 3)  (808 275)  (808 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (809 275)  (809 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (39 6)  (801 278)  (801 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (40 7)  (802 279)  (802 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (46 7)  (808 279)  (808 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (783 280)  (783 280)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 280)  (789 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 281)  (790 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (46 9)  (808 281)  (808 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (815 281)  (815 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp12_v_t_0 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp12_v_t_0 <X> T_15_17.lc_trk_g3_3
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp12_v_t_0 <X> T_15_17.lc_trk_g3_3
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (11 14)  (773 286)  (773 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (13 14)  (775 286)  (775 286)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (14 14)  (776 286)  (776 286)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g3_4
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 287)  (774 287)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_46
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_r_v_b_45 <X> T_15_17.lc_trk_g3_5


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.lft_op_3 <X> T_16_17.lc_trk_g0_3
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (834 273)  (834 273)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (820 274)  (820 274)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (6 2)  (822 274)  (822 274)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (14 2)  (830 274)  (830 274)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (25 2)  (841 274)  (841 274)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g0_6
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (5 3)  (821 275)  (821 275)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_v_t_37
 (15 3)  (831 275)  (831 275)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_1
 (34 3)  (850 275)  (850 275)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.input_2_1
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (21 4)  (837 276)  (837 276)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 276)  (839 276)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (50 4)  (866 276)  (866 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 277)  (831 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (837 277)  (837 277)  routing T_16_17.sp4_v_b_11 <X> T_16_17.lc_trk_g1_3
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (14 6)  (830 278)  (830 278)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (42 6)  (858 278)  (858 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 279)  (831 279)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (48 7)  (864 279)  (864 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (867 279)  (867 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (837 280)  (837 280)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (46 8)  (862 280)  (862 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (830 281)  (830 281)  routing T_16_17.sp4_h_r_24 <X> T_16_17.lc_trk_g2_0
 (15 9)  (831 281)  (831 281)  routing T_16_17.sp4_h_r_24 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_h_r_24 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (13 10)  (829 282)  (829 282)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_v_t_45
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g2_6
 (12 11)  (828 283)  (828 283)  routing T_16_17.sp4_h_r_8 <X> T_16_17.sp4_v_t_45
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g2_6
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (15 13)  (831 285)  (831 285)  routing T_16_17.sp4_v_t_29 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_t_29 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (43 13)  (859 285)  (859 285)  LC_6 Logic Functioning bit
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (841 286)  (841 286)  routing T_16_17.sp4_h_r_38 <X> T_16_17.lc_trk_g3_6
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 287)  (839 287)  routing T_16_17.sp4_h_r_38 <X> T_16_17.lc_trk_g3_6
 (24 15)  (840 287)  (840 287)  routing T_16_17.sp4_h_r_38 <X> T_16_17.lc_trk_g3_6
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.input_2_7
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_1
 (22 1)  (896 273)  (896 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.top_op_6 <X> T_17_17.lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.top_op_6 <X> T_17_17.lc_trk_g0_6
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (14 4)  (888 276)  (888 276)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g1_0
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_v_b_19 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_v_b_19 <X> T_17_17.lc_trk_g1_3
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (46 4)  (920 276)  (920 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.sp4_r_v_b_26 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (5 6)  (879 278)  (879 278)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_l_38
 (14 7)  (888 279)  (888 279)  routing T_17_17.sp4_h_r_4 <X> T_17_17.lc_trk_g1_4
 (15 7)  (889 279)  (889 279)  routing T_17_17.sp4_h_r_4 <X> T_17_17.lc_trk_g1_4
 (16 7)  (890 279)  (890 279)  routing T_17_17.sp4_h_r_4 <X> T_17_17.lc_trk_g1_4
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g2_0
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g2_1
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (899 280)  (899 280)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g2_2
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_b_7
 (9 9)  (883 281)  (883 281)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_b_7
 (10 9)  (884 281)  (884 281)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_b_7
 (15 9)  (889 281)  (889 281)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_h_l_21 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (895 281)  (895 281)  routing T_17_17.sp4_r_v_b_35 <X> T_17_17.lc_trk_g2_3
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (895 282)  (895 282)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp4_v_t_18 <X> T_17_17.lc_trk_g2_7
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (43 11)  (917 283)  (917 283)  LC_5 Logic Functioning bit
 (15 12)  (889 284)  (889 284)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (42 12)  (916 284)  (916 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (50 12)  (924 284)  (924 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (889 285)  (889 285)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g3_0
 (16 13)  (890 285)  (890 285)  routing T_17_17.sp4_v_t_29 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (892 285)  (892 285)  routing T_17_17.tnl_op_1 <X> T_17_17.lc_trk_g3_1
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 286)  (907 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (8 15)  (882 287)  (882 287)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_t_47
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 287)  (901 287)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 287)  (906 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (907 287)  (907 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.input_2_7
 (34 15)  (908 287)  (908 287)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.input_2_7
 (36 15)  (910 287)  (910 287)  LC_7 Logic Functioning bit
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (38 15)  (912 287)  (912 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 272)  (946 272)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g0_1
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 273)  (961 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (47 1)  (975 273)  (975 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 273)  (979 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (50 2)  (978 274)  (978 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (14 3)  (942 275)  (942 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (15 3)  (943 275)  (943 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (40 3)  (968 275)  (968 275)  LC_1 Logic Functioning bit
 (14 4)  (942 276)  (942 276)  routing T_18_17.lft_op_0 <X> T_18_17.lc_trk_g1_0
 (15 4)  (943 276)  (943 276)  routing T_18_17.top_op_1 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g1_3
 (15 5)  (943 277)  (943 277)  routing T_18_17.lft_op_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (946 277)  (946 277)  routing T_18_17.top_op_1 <X> T_18_17.lc_trk_g1_1
 (21 5)  (949 277)  (949 277)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g1_3
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.top_op_2 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.top_op_2 <X> T_18_17.lc_trk_g1_2
 (15 6)  (943 278)  (943 278)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 278)  (952 278)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g1_7
 (18 7)  (946 279)  (946 279)  routing T_18_17.top_op_5 <X> T_18_17.lc_trk_g1_5
 (21 7)  (949 279)  (949 279)  routing T_18_17.top_op_7 <X> T_18_17.lc_trk_g1_7
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 279)  (952 279)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.top_op_6 <X> T_18_17.lc_trk_g1_6
 (25 8)  (953 280)  (953 280)  routing T_18_17.sp4_v_b_26 <X> T_18_17.lc_trk_g2_2
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (37 8)  (965 280)  (965 280)  LC_4 Logic Functioning bit
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (39 8)  (967 280)  (967 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (42 8)  (970 280)  (970 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_v_b_26 <X> T_18_17.lc_trk_g2_2
 (26 9)  (954 281)  (954 281)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 281)  (960 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 281)  (962 281)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.input_2_4
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (40 9)  (968 281)  (968 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (15 10)  (943 282)  (943 282)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g2_5
 (16 10)  (944 282)  (944 282)  routing T_18_17.sp4_v_t_32 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.tnr_op_7 <X> T_18_17.lc_trk_g2_7
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 282)  (955 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 282)  (964 282)  LC_5 Logic Functioning bit
 (38 10)  (966 282)  (966 282)  LC_5 Logic Functioning bit
 (41 10)  (969 282)  (969 282)  LC_5 Logic Functioning bit
 (43 10)  (971 282)  (971 282)  LC_5 Logic Functioning bit
 (50 10)  (978 282)  (978 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 283)  (943 283)  routing T_18_17.tnr_op_4 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (37 11)  (965 283)  (965 283)  LC_5 Logic Functioning bit
 (39 11)  (967 283)  (967 283)  LC_5 Logic Functioning bit
 (40 11)  (968 283)  (968 283)  LC_5 Logic Functioning bit
 (42 11)  (970 283)  (970 283)  LC_5 Logic Functioning bit
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (26 12)  (954 284)  (954 284)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (48 12)  (976 284)  (976 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (978 284)  (978 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 284)  (979 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (943 285)  (943 285)  routing T_18_17.tnr_op_0 <X> T_18_17.lc_trk_g3_0
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (38 13)  (966 285)  (966 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (46 13)  (974 285)  (974 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (943 286)  (943 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (37 14)  (965 286)  (965 286)  LC_7 Logic Functioning bit
 (39 14)  (967 286)  (967 286)  LC_7 Logic Functioning bit
 (41 14)  (969 286)  (969 286)  LC_7 Logic Functioning bit
 (43 14)  (971 286)  (971 286)  LC_7 Logic Functioning bit
 (46 14)  (974 286)  (974 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (942 287)  (942 287)  routing T_18_17.sp12_v_b_20 <X> T_18_17.lc_trk_g3_4
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp12_v_b_20 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (946 287)  (946 287)  routing T_18_17.sp4_h_r_45 <X> T_18_17.lc_trk_g3_5
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp12_v_t_21 <X> T_18_17.lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp12_v_t_21 <X> T_18_17.lc_trk_g3_6
 (27 15)  (955 287)  (955 287)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (39 15)  (967 287)  (967 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (15 0)  (997 272)  (997 272)  routing T_19_17.top_op_1 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_h_r_2
 (13 1)  (995 273)  (995 273)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_h_r_2
 (18 1)  (1000 273)  (1000 273)  routing T_19_17.top_op_1 <X> T_19_17.lc_trk_g0_1
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 273)  (1005 273)  routing T_19_17.sp4_h_r_2 <X> T_19_17.lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.sp4_h_r_2 <X> T_19_17.lc_trk_g0_2
 (25 1)  (1007 273)  (1007 273)  routing T_19_17.sp4_h_r_2 <X> T_19_17.lc_trk_g0_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_3 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (12 3)  (994 275)  (994 275)  routing T_19_17.sp4_h_l_39 <X> T_19_17.sp4_v_t_39
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.top_op_6 <X> T_19_17.lc_trk_g0_6
 (25 3)  (1007 275)  (1007 275)  routing T_19_17.top_op_6 <X> T_19_17.lc_trk_g0_6
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.wire_logic_cluster/lc_5/out <X> T_19_17.lc_trk_g1_5
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g1_6
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (21 7)  (1003 279)  (1003 279)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g1_7
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (21 8)  (1003 280)  (1003 280)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g2_3
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1005 280)  (1005 280)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g2_3
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g3_4 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (50 8)  (1032 280)  (1032 280)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (1003 281)  (1003 281)  routing T_19_17.sp4_v_t_22 <X> T_19_17.lc_trk_g2_3
 (27 9)  (1009 281)  (1009 281)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (38 9)  (1020 281)  (1020 281)  LC_4 Logic Functioning bit
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 282)  (1023 282)  LC_5 Logic Functioning bit
 (43 10)  (1025 282)  (1025 282)  LC_5 Logic Functioning bit
 (12 11)  (994 283)  (994 283)  routing T_19_17.sp4_h_l_45 <X> T_19_17.sp4_v_t_45
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 283)  (1013 283)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 283)  (1018 283)  LC_5 Logic Functioning bit
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (38 11)  (1020 283)  (1020 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (46 12)  (1028 284)  (1028 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 284)  (1032 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_r_v_b_40 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (1008 285)  (1008 285)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (11 14)  (993 286)  (993 286)  routing T_19_17.sp4_h_l_43 <X> T_19_17.sp4_v_t_46
 (14 14)  (996 286)  (996 286)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (14 15)  (996 287)  (996 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (15 15)  (997 287)  (997 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (16 15)  (998 287)  (998 287)  routing T_19_17.sp4_h_r_44 <X> T_19_17.lc_trk_g3_4
 (17 15)  (999 287)  (999 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_22_17

 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (39 0)  (1183 272)  (1183 272)  LC_0 Logic Functioning bit
 (41 0)  (1185 272)  (1185 272)  LC_0 Logic Functioning bit
 (42 0)  (1186 272)  (1186 272)  LC_0 Logic Functioning bit
 (44 0)  (1188 272)  (1188 272)  LC_0 Logic Functioning bit
 (45 0)  (1189 272)  (1189 272)  LC_0 Logic Functioning bit
 (3 1)  (1147 273)  (1147 273)  routing T_22_17.sp12_h_l_23 <X> T_22_17.sp12_v_b_0
 (36 1)  (1180 273)  (1180 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (41 1)  (1185 273)  (1185 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (50 1)  (1194 273)  (1194 273)  Carry_In_Mux bit 

 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (39 2)  (1183 274)  (1183 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (44 2)  (1188 274)  (1188 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (39 3)  (1183 275)  (1183 275)  LC_1 Logic Functioning bit
 (41 3)  (1185 275)  (1185 275)  LC_1 Logic Functioning bit
 (42 3)  (1186 275)  (1186 275)  LC_1 Logic Functioning bit
 (0 4)  (1144 276)  (1144 276)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.wire_logic_cluster/lc_3/out <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g1_2
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (39 4)  (1183 276)  (1183 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (42 4)  (1186 276)  (1186 276)  LC_2 Logic Functioning bit
 (44 4)  (1188 276)  (1188 276)  LC_2 Logic Functioning bit
 (45 4)  (1189 276)  (1189 276)  LC_2 Logic Functioning bit
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 278)  (1162 278)  routing T_22_17.wire_logic_cluster/lc_5/out <X> T_22_17.lc_trk_g1_5
 (25 6)  (1169 278)  (1169 278)  routing T_22_17.wire_logic_cluster/lc_6/out <X> T_22_17.lc_trk_g1_6
 (27 6)  (1171 278)  (1171 278)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 278)  (1180 278)  LC_3 Logic Functioning bit
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (41 6)  (1185 278)  (1185 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (44 6)  (1188 278)  (1188 278)  LC_3 Logic Functioning bit
 (45 6)  (1189 278)  (1189 278)  LC_3 Logic Functioning bit
 (22 7)  (1166 279)  (1166 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1174 279)  (1174 279)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (39 7)  (1183 279)  (1183 279)  LC_3 Logic Functioning bit
 (41 7)  (1185 279)  (1185 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 280)  (1174 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (39 8)  (1183 280)  (1183 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (42 8)  (1186 280)  (1186 280)  LC_4 Logic Functioning bit
 (44 8)  (1188 280)  (1188 280)  LC_4 Logic Functioning bit
 (45 8)  (1189 280)  (1189 280)  LC_4 Logic Functioning bit
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 281)  (1167 281)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g2_2
 (24 9)  (1168 281)  (1168 281)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g2_2
 (25 9)  (1169 281)  (1169 281)  routing T_22_17.sp4_h_l_15 <X> T_22_17.lc_trk_g2_2
 (36 9)  (1180 281)  (1180 281)  LC_4 Logic Functioning bit
 (39 9)  (1183 281)  (1183 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (51 9)  (1195 281)  (1195 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (1171 282)  (1171 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 282)  (1174 282)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (39 10)  (1183 282)  (1183 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (42 10)  (1186 282)  (1186 282)  LC_5 Logic Functioning bit
 (44 10)  (1188 282)  (1188 282)  LC_5 Logic Functioning bit
 (45 10)  (1189 282)  (1189 282)  LC_5 Logic Functioning bit
 (14 11)  (1158 283)  (1158 283)  routing T_22_17.sp4_r_v_b_36 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (39 11)  (1183 283)  (1183 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (42 11)  (1186 283)  (1186 283)  LC_5 Logic Functioning bit
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.wire_logic_cluster/lc_0/out <X> T_22_17.lc_trk_g3_0
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 284)  (1162 284)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g3_1
 (27 12)  (1171 284)  (1171 284)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 284)  (1174 284)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (39 12)  (1183 284)  (1183 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (42 12)  (1186 284)  (1186 284)  LC_6 Logic Functioning bit
 (44 12)  (1188 284)  (1188 284)  LC_6 Logic Functioning bit
 (45 12)  (1189 284)  (1189 284)  LC_6 Logic Functioning bit
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1174 285)  (1174 285)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (39 13)  (1183 285)  (1183 285)  LC_6 Logic Functioning bit
 (41 13)  (1185 285)  (1185 285)  LC_6 Logic Functioning bit
 (42 13)  (1186 285)  (1186 285)  LC_6 Logic Functioning bit
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 286)  (1158 286)  routing T_22_17.wire_logic_cluster/lc_4/out <X> T_22_17.lc_trk_g3_4
 (21 14)  (1165 286)  (1165 286)  routing T_22_17.wire_logic_cluster/lc_7/out <X> T_22_17.lc_trk_g3_7
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 286)  (1180 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (44 14)  (1188 286)  (1188 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (1 15)  (1145 287)  (1145 287)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (39 15)  (1183 287)  (1183 287)  LC_7 Logic Functioning bit
 (41 15)  (1185 287)  (1185 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit


LogicTile_23_17

 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_3 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 274)  (1225 274)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 274)  (1226 274)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 274)  (1229 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (45 2)  (1243 274)  (1243 274)  LC_1 Logic Functioning bit
 (0 3)  (1198 275)  (1198 275)  routing T_23_17.glb_netwk_3 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 275)  (1228 275)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 275)  (1230 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 275)  (1231 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_1
 (34 3)  (1232 275)  (1232 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.input_2_1
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (47 3)  (1245 275)  (1245 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1246 275)  (1246 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (1224 276)  (1224 276)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 276)  (1228 276)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 276)  (1232 276)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (37 4)  (1235 276)  (1235 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (39 4)  (1237 276)  (1237 276)  LC_2 Logic Functioning bit
 (40 4)  (1238 276)  (1238 276)  LC_2 Logic Functioning bit
 (42 4)  (1240 276)  (1240 276)  LC_2 Logic Functioning bit
 (43 4)  (1241 276)  (1241 276)  LC_2 Logic Functioning bit
 (52 4)  (1250 276)  (1250 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 277)  (1230 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1231 277)  (1231 277)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.input_2_2
 (34 5)  (1232 277)  (1232 277)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.input_2_2
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (40 5)  (1238 277)  (1238 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (42 5)  (1240 277)  (1240 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (4 6)  (1202 278)  (1202 278)  routing T_23_17.sp4_h_r_9 <X> T_23_17.sp4_v_t_38
 (6 6)  (1204 278)  (1204 278)  routing T_23_17.sp4_h_r_9 <X> T_23_17.sp4_v_t_38
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (5 7)  (1203 279)  (1203 279)  routing T_23_17.sp4_h_r_9 <X> T_23_17.sp4_v_t_38
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (1239 279)  (1239 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 280)  (1216 280)  routing T_23_17.wire_logic_cluster/lc_1/out <X> T_23_17.lc_trk_g2_1
 (25 8)  (1223 280)  (1223 280)  routing T_23_17.bnl_op_2 <X> T_23_17.lc_trk_g2_2
 (26 8)  (1224 280)  (1224 280)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 280)  (1231 280)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 280)  (1232 280)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (40 8)  (1238 280)  (1238 280)  LC_4 Logic Functioning bit
 (42 8)  (1240 280)  (1240 280)  LC_4 Logic Functioning bit
 (50 8)  (1248 280)  (1248 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1249 280)  (1249 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1223 281)  (1223 281)  routing T_23_17.bnl_op_2 <X> T_23_17.lc_trk_g2_2
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (1235 281)  (1235 281)  LC_4 Logic Functioning bit
 (39 9)  (1237 281)  (1237 281)  LC_4 Logic Functioning bit
 (40 9)  (1238 281)  (1238 281)  LC_4 Logic Functioning bit
 (42 9)  (1240 281)  (1240 281)  LC_4 Logic Functioning bit
 (52 9)  (1250 281)  (1250 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (1219 282)  (1219 282)  routing T_23_17.bnl_op_7 <X> T_23_17.lc_trk_g2_7
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (15 11)  (1213 283)  (1213 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1219 283)  (1219 283)  routing T_23_17.bnl_op_7 <X> T_23_17.lc_trk_g2_7
 (17 12)  (1215 284)  (1215 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 284)  (1216 284)  routing T_23_17.wire_logic_cluster/lc_1/out <X> T_23_17.lc_trk_g3_1
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (1219 286)  (1219 286)  routing T_23_17.bnl_op_7 <X> T_23_17.lc_trk_g3_7
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (1219 287)  (1219 287)  routing T_23_17.bnl_op_7 <X> T_23_17.lc_trk_g3_7


LogicTile_24_17

 (15 0)  (1267 272)  (1267 272)  routing T_24_17.lft_op_1 <X> T_24_17.lc_trk_g0_1
 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1270 272)  (1270 272)  routing T_24_17.lft_op_1 <X> T_24_17.lc_trk_g0_1
 (25 0)  (1277 272)  (1277 272)  routing T_24_17.lft_op_2 <X> T_24_17.lc_trk_g0_2
 (31 0)  (1283 272)  (1283 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 272)  (1288 272)  LC_0 Logic Functioning bit
 (37 0)  (1289 272)  (1289 272)  LC_0 Logic Functioning bit
 (38 0)  (1290 272)  (1290 272)  LC_0 Logic Functioning bit
 (39 0)  (1291 272)  (1291 272)  LC_0 Logic Functioning bit
 (41 0)  (1293 272)  (1293 272)  LC_0 Logic Functioning bit
 (43 0)  (1295 272)  (1295 272)  LC_0 Logic Functioning bit
 (14 1)  (1266 273)  (1266 273)  routing T_24_17.top_op_0 <X> T_24_17.lc_trk_g0_0
 (15 1)  (1267 273)  (1267 273)  routing T_24_17.top_op_0 <X> T_24_17.lc_trk_g0_0
 (17 1)  (1269 273)  (1269 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1274 273)  (1274 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 273)  (1276 273)  routing T_24_17.lft_op_2 <X> T_24_17.lc_trk_g0_2
 (26 1)  (1278 273)  (1278 273)  routing T_24_17.lc_trk_g0_2 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 273)  (1283 273)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 273)  (1288 273)  LC_0 Logic Functioning bit
 (37 1)  (1289 273)  (1289 273)  LC_0 Logic Functioning bit
 (38 1)  (1290 273)  (1290 273)  LC_0 Logic Functioning bit
 (39 1)  (1291 273)  (1291 273)  LC_0 Logic Functioning bit
 (40 1)  (1292 273)  (1292 273)  LC_0 Logic Functioning bit
 (42 1)  (1294 273)  (1294 273)  LC_0 Logic Functioning bit
 (51 1)  (1303 273)  (1303 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1284 274)  (1284 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 274)  (1285 274)  routing T_24_17.lc_trk_g2_0 <X> T_24_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 274)  (1288 274)  LC_1 Logic Functioning bit
 (37 2)  (1289 274)  (1289 274)  LC_1 Logic Functioning bit
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (39 2)  (1291 274)  (1291 274)  LC_1 Logic Functioning bit
 (40 2)  (1292 274)  (1292 274)  LC_1 Logic Functioning bit
 (42 2)  (1294 274)  (1294 274)  LC_1 Logic Functioning bit
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (13 3)  (1265 275)  (1265 275)  routing T_24_17.sp4_v_b_9 <X> T_24_17.sp4_h_l_39
 (28 3)  (1280 275)  (1280 275)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1288 275)  (1288 275)  LC_1 Logic Functioning bit
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (38 3)  (1290 275)  (1290 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (41 3)  (1293 275)  (1293 275)  LC_1 Logic Functioning bit
 (43 3)  (1295 275)  (1295 275)  LC_1 Logic Functioning bit
 (51 3)  (1303 275)  (1303 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (1266 276)  (1266 276)  routing T_24_17.wire_logic_cluster/lc_0/out <X> T_24_17.lc_trk_g1_0
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 276)  (1280 276)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 276)  (1286 276)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (45 4)  (1297 276)  (1297 276)  LC_2 Logic Functioning bit
 (46 4)  (1298 276)  (1298 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1302 276)  (1302 276)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (1289 277)  (1289 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (42 5)  (1294 277)  (1294 277)  LC_2 Logic Functioning bit
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 278)  (1279 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 278)  (1283 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 278)  (1286 278)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 279)  (1289 279)  LC_3 Logic Functioning bit
 (39 7)  (1291 279)  (1291 279)  LC_3 Logic Functioning bit
 (15 8)  (1267 280)  (1267 280)  routing T_24_17.tnl_op_1 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (1277 280)  (1277 280)  routing T_24_17.wire_logic_cluster/lc_2/out <X> T_24_17.lc_trk_g2_2
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 280)  (1284 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 280)  (1285 280)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 280)  (1289 280)  LC_4 Logic Functioning bit
 (40 8)  (1292 280)  (1292 280)  LC_4 Logic Functioning bit
 (42 8)  (1294 280)  (1294 280)  LC_4 Logic Functioning bit
 (50 8)  (1302 280)  (1302 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1266 281)  (1266 281)  routing T_24_17.tnl_op_0 <X> T_24_17.lc_trk_g2_0
 (15 9)  (1267 281)  (1267 281)  routing T_24_17.tnl_op_0 <X> T_24_17.lc_trk_g2_0
 (17 9)  (1269 281)  (1269 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1270 281)  (1270 281)  routing T_24_17.tnl_op_1 <X> T_24_17.lc_trk_g2_1
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1279 281)  (1279 281)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 281)  (1280 281)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 281)  (1281 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 281)  (1283 281)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 281)  (1289 281)  LC_4 Logic Functioning bit
 (4 10)  (1256 282)  (1256 282)  routing T_24_17.sp4_v_b_10 <X> T_24_17.sp4_v_t_43
 (6 10)  (1258 282)  (1258 282)  routing T_24_17.sp4_v_b_10 <X> T_24_17.sp4_v_t_43
 (15 10)  (1267 282)  (1267 282)  routing T_24_17.sp4_v_t_32 <X> T_24_17.lc_trk_g2_5
 (16 10)  (1268 282)  (1268 282)  routing T_24_17.sp4_v_t_32 <X> T_24_17.lc_trk_g2_5
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 282)  (1280 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 282)  (1282 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 282)  (1285 282)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 282)  (1286 282)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (1292 282)  (1292 282)  LC_5 Logic Functioning bit
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 283)  (1284 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1285 283)  (1285 283)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.input_2_5
 (35 11)  (1287 283)  (1287 283)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.input_2_5
 (41 11)  (1293 283)  (1293 283)  LC_5 Logic Functioning bit
 (43 11)  (1295 283)  (1295 283)  LC_5 Logic Functioning bit
 (48 11)  (1300 283)  (1300 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (28 12)  (1280 284)  (1280 284)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 284)  (1283 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 284)  (1286 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (39 12)  (1291 284)  (1291 284)  LC_6 Logic Functioning bit
 (45 12)  (1297 284)  (1297 284)  LC_6 Logic Functioning bit
 (50 12)  (1302 284)  (1302 284)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1303 284)  (1303 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 285)  (1282 285)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (38 13)  (1290 285)  (1290 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (43 13)  (1295 285)  (1295 285)  LC_6 Logic Functioning bit
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1277 286)  (1277 286)  routing T_24_17.wire_logic_cluster/lc_6/out <X> T_24_17.lc_trk_g3_6
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.sp4_r_v_b_45 <X> T_24_17.lc_trk_g3_5
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_25_17

 (8 5)  (1314 277)  (1314 277)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_b_4
 (9 5)  (1315 277)  (1315 277)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_b_4
 (10 5)  (1316 277)  (1316 277)  routing T_25_17.sp4_h_l_47 <X> T_25_17.sp4_v_b_4
 (10 6)  (1316 278)  (1316 278)  routing T_25_17.sp4_v_b_11 <X> T_25_17.sp4_h_l_41


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_13_16

 (25 0)  (679 256)  (679 256)  routing T_13_16.sp4_v_b_10 <X> T_13_16.lc_trk_g0_2
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp4_v_b_10 <X> T_13_16.lc_trk_g0_2
 (25 1)  (679 257)  (679 257)  routing T_13_16.sp4_v_b_10 <X> T_13_16.lc_trk_g0_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (53 1)  (707 257)  (707 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_3 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (41 2)  (695 258)  (695 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (0 3)  (654 259)  (654 259)  routing T_13_16.glb_netwk_3 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_r_4 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (40 3)  (694 259)  (694 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (53 3)  (707 259)  (707 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 264)  (672 264)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g2_1
 (25 8)  (679 264)  (679 264)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g2_2
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g2_2
 (10 13)  (664 269)  (664 269)  routing T_13_16.sp4_h_r_5 <X> T_13_16.sp4_v_b_10
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (15 0)  (723 256)  (723 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.lft_op_1 <X> T_14_16.lc_trk_g0_1
 (25 0)  (733 256)  (733 256)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (46 0)  (754 256)  (754 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (723 257)  (723 257)  routing T_14_16.lft_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (25 1)  (733 257)  (733 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.input_2_0
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_3 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (47 2)  (755 258)  (755 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_3 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 3)  (709 259)  (709 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (759 260)  (759 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (760 260)  (760 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g1_3
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (51 5)  (759 261)  (759 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (711 262)  (711 262)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_t_23
 (3 7)  (711 263)  (711 263)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_t_23
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (47 8)  (755 264)  (755 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 265)  (743 265)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.input_2_4
 (53 9)  (761 265)  (761 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (722 268)  (722 268)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (15 13)  (723 269)  (723 269)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (25 14)  (733 270)  (733 270)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g3_6
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (50 14)  (758 270)  (758 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 271)  (732 271)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (10 0)  (772 256)  (772 256)  routing T_15_16.sp4_v_t_45 <X> T_15_16.sp4_h_r_1
 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (15 0)  (777 256)  (777 256)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (46 1)  (808 257)  (808 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (813 257)  (813 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_3 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 258)  (777 258)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g0_5
 (25 2)  (787 258)  (787 258)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g0_6
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_3 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (18 3)  (780 259)  (780 259)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g0_5
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (25 6)  (787 262)  (787 262)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (18 7)  (780 263)  (780 263)  routing T_15_16.sp12_h_r_5 <X> T_15_16.lc_trk_g1_5
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 263)  (785 263)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_v_t_22 <X> T_15_16.lc_trk_g2_3
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.tnl_op_6 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.tnl_op_6 <X> T_15_16.lc_trk_g2_6
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.tnr_op_3 <X> T_15_16.lc_trk_g3_3
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_6
 (34 13)  (796 269)  (796 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (14 14)  (776 270)  (776 270)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g3_4
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.input_2_7
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (47 14)  (809 270)  (809 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_h_r_10 <X> T_16_16.lc_trk_g0_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_h_r_10 <X> T_16_16.lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.sp4_h_r_10 <X> T_16_16.lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (14 4)  (830 260)  (830 260)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g1_0
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 260)  (851 260)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_2
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (831 261)  (831 261)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (849 261)  (849 261)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_2
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (53 5)  (869 261)  (869 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (830 262)  (830 262)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (52 6)  (868 262)  (868 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (830 263)  (830 263)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (15 7)  (831 263)  (831 263)  routing T_16_16.sp12_h_l_3 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (40 10)  (856 266)  (856 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (46 10)  (862 266)  (862 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (863 266)  (863 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_17_16

 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (0 4)  (874 260)  (874 260)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.top_op_7 <X> T_17_16.lc_trk_g1_7
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (21 7)  (895 263)  (895 263)  routing T_17_16.top_op_7 <X> T_17_16.lc_trk_g1_7
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (14 11)  (888 267)  (888 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_v_b_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.sp4_v_t_33 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_v_t_33 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp12_v_t_21 <X> T_17_16.lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.sp12_v_t_21 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 258)  (958 258)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (969 258)  (969 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (47 2)  (975 258)  (975 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (12 3)  (940 259)  (940 259)  routing T_18_16.sp4_h_l_39 <X> T_18_16.sp4_v_t_39
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (28 3)  (956 259)  (956 259)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (47 3)  (975 259)  (975 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 6)  (933 262)  (933 262)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_l_38
 (4 7)  (932 263)  (932 263)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_l_38
 (6 7)  (934 263)  (934 263)  routing T_18_16.sp4_v_t_44 <X> T_18_16.sp4_h_l_38
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g2_1
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (10 11)  (938 267)  (938 267)  routing T_18_16.sp4_h_l_39 <X> T_18_16.sp4_v_t_42
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 270)  (943 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (16 14)  (944 270)  (944 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 270)  (946 270)  routing T_18_16.sp4_h_l_24 <X> T_18_16.lc_trk_g3_5
 (0 15)  (928 271)  (928 271)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_7/s_r


LogicTile_21_16

 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (37 0)  (1127 256)  (1127 256)  LC_0 Logic Functioning bit
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (39 0)  (1129 256)  (1129 256)  LC_0 Logic Functioning bit
 (45 0)  (1135 256)  (1135 256)  LC_0 Logic Functioning bit
 (52 0)  (1142 256)  (1142 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (38 1)  (1128 257)  (1128 257)  LC_0 Logic Functioning bit
 (39 1)  (1129 257)  (1129 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (15 13)  (1105 269)  (1105 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (16 13)  (1106 269)  (1106 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_22_16

 (15 0)  (1159 256)  (1159 256)  routing T_22_16.top_op_1 <X> T_22_16.lc_trk_g0_1
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 256)  (1168 256)  routing T_22_16.top_op_3 <X> T_22_16.lc_trk_g0_3
 (18 1)  (1162 257)  (1162 257)  routing T_22_16.top_op_1 <X> T_22_16.lc_trk_g0_1
 (21 1)  (1165 257)  (1165 257)  routing T_22_16.top_op_3 <X> T_22_16.lc_trk_g0_3
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 257)  (1168 257)  routing T_22_16.top_op_2 <X> T_22_16.lc_trk_g0_2
 (25 1)  (1169 257)  (1169 257)  routing T_22_16.top_op_2 <X> T_22_16.lc_trk_g0_2
 (26 2)  (1170 258)  (1170 258)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 258)  (1174 258)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 258)  (1175 258)  routing T_22_16.lc_trk_g0_4 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (14 3)  (1158 259)  (1158 259)  routing T_22_16.top_op_4 <X> T_22_16.lc_trk_g0_4
 (15 3)  (1159 259)  (1159 259)  routing T_22_16.top_op_4 <X> T_22_16.lc_trk_g0_4
 (17 3)  (1161 259)  (1161 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (1170 259)  (1170 259)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1179 259)  (1179 259)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.input_2_1
 (15 4)  (1159 260)  (1159 260)  routing T_22_16.top_op_1 <X> T_22_16.lc_trk_g1_1
 (17 4)  (1161 260)  (1161 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (1170 260)  (1170 260)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 260)  (1175 260)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 260)  (1178 260)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (37 4)  (1181 260)  (1181 260)  LC_2 Logic Functioning bit
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (39 4)  (1183 260)  (1183 260)  LC_2 Logic Functioning bit
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (43 4)  (1187 260)  (1187 260)  LC_2 Logic Functioning bit
 (46 4)  (1190 260)  (1190 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1194 260)  (1194 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1158 261)  (1158 261)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g1_0
 (15 5)  (1159 261)  (1159 261)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1162 261)  (1162 261)  routing T_22_16.top_op_1 <X> T_22_16.lc_trk_g1_1
 (26 5)  (1170 261)  (1170 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (37 5)  (1181 261)  (1181 261)  LC_2 Logic Functioning bit
 (38 5)  (1182 261)  (1182 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (40 5)  (1184 261)  (1184 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (43 5)  (1187 261)  (1187 261)  LC_2 Logic Functioning bit
 (11 6)  (1155 262)  (1155 262)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (13 6)  (1157 262)  (1157 262)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (14 6)  (1158 262)  (1158 262)  routing T_22_16.wire_logic_cluster/lc_4/out <X> T_22_16.lc_trk_g1_4
 (15 6)  (1159 262)  (1159 262)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1168 262)  (1168 262)  routing T_22_16.top_op_7 <X> T_22_16.lc_trk_g1_7
 (31 6)  (1175 262)  (1175 262)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 262)  (1178 262)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (37 6)  (1181 262)  (1181 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (39 6)  (1183 262)  (1183 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (43 6)  (1187 262)  (1187 262)  LC_3 Logic Functioning bit
 (12 7)  (1156 263)  (1156 263)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1162 263)  (1162 263)  routing T_22_16.top_op_5 <X> T_22_16.lc_trk_g1_5
 (21 7)  (1165 263)  (1165 263)  routing T_22_16.top_op_7 <X> T_22_16.lc_trk_g1_7
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 263)  (1168 263)  routing T_22_16.top_op_6 <X> T_22_16.lc_trk_g1_6
 (25 7)  (1169 263)  (1169 263)  routing T_22_16.top_op_6 <X> T_22_16.lc_trk_g1_6
 (27 7)  (1171 263)  (1171 263)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 263)  (1172 263)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (37 7)  (1181 263)  (1181 263)  LC_3 Logic Functioning bit
 (38 7)  (1182 263)  (1182 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (40 7)  (1184 263)  (1184 263)  LC_3 Logic Functioning bit
 (42 7)  (1186 263)  (1186 263)  LC_3 Logic Functioning bit
 (21 8)  (1165 264)  (1165 264)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g2_3
 (22 8)  (1166 264)  (1166 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 264)  (1178 264)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (39 8)  (1183 264)  (1183 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (43 8)  (1187 264)  (1187 264)  LC_4 Logic Functioning bit
 (26 9)  (1170 265)  (1170 265)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 265)  (1173 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (39 9)  (1183 265)  (1183 265)  LC_4 Logic Functioning bit
 (40 9)  (1184 265)  (1184 265)  LC_4 Logic Functioning bit
 (41 9)  (1185 265)  (1185 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (43 9)  (1187 265)  (1187 265)  LC_4 Logic Functioning bit
 (16 10)  (1160 266)  (1160 266)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g2_5
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1162 266)  (1162 266)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g2_5
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 266)  (1178 266)  routing T_22_16.lc_trk_g1_1 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (37 10)  (1181 266)  (1181 266)  LC_5 Logic Functioning bit
 (38 10)  (1182 266)  (1182 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (42 10)  (1186 266)  (1186 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (18 11)  (1162 267)  (1162 267)  routing T_22_16.sp4_v_b_37 <X> T_22_16.lc_trk_g2_5
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1167 267)  (1167 267)  routing T_22_16.sp12_v_t_21 <X> T_22_16.lc_trk_g2_6
 (25 11)  (1169 267)  (1169 267)  routing T_22_16.sp12_v_t_21 <X> T_22_16.lc_trk_g2_6
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 267)  (1174 267)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 267)  (1176 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1178 267)  (1178 267)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.input_2_5
 (36 11)  (1180 267)  (1180 267)  LC_5 Logic Functioning bit
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (38 11)  (1182 267)  (1182 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (40 11)  (1184 267)  (1184 267)  LC_5 Logic Functioning bit
 (41 11)  (1185 267)  (1185 267)  LC_5 Logic Functioning bit
 (42 11)  (1186 267)  (1186 267)  LC_5 Logic Functioning bit
 (43 11)  (1187 267)  (1187 267)  LC_5 Logic Functioning bit
 (26 12)  (1170 268)  (1170 268)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (38 12)  (1182 268)  (1182 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (50 12)  (1194 268)  (1194 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1159 269)  (1159 269)  routing T_22_16.sp4_v_t_29 <X> T_22_16.lc_trk_g3_0
 (16 13)  (1160 269)  (1160 269)  routing T_22_16.sp4_v_t_29 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (1171 269)  (1171 269)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 269)  (1175 269)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (38 13)  (1182 269)  (1182 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 270)  (1174 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (38 14)  (1182 270)  (1182 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (50 14)  (1194 270)  (1194 270)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (1171 271)  (1171 271)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (37 15)  (1181 271)  (1181 271)  LC_7 Logic Functioning bit
 (38 15)  (1182 271)  (1182 271)  LC_7 Logic Functioning bit
 (41 15)  (1185 271)  (1185 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit
 (46 15)  (1190 271)  (1190 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_16

 (17 0)  (1215 256)  (1215 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1216 256)  (1216 256)  routing T_23_16.bnr_op_1 <X> T_23_16.lc_trk_g0_1
 (25 0)  (1223 256)  (1223 256)  routing T_23_16.lft_op_2 <X> T_23_16.lc_trk_g0_2
 (18 1)  (1216 257)  (1216 257)  routing T_23_16.bnr_op_1 <X> T_23_16.lc_trk_g0_1
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.lft_op_2 <X> T_23_16.lc_trk_g0_2
 (15 4)  (1213 260)  (1213 260)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g1_1
 (17 4)  (1215 260)  (1215 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (1225 260)  (1225 260)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g1_4 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (38 4)  (1236 260)  (1236 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (18 5)  (1216 261)  (1216 261)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g1_1
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (14 6)  (1212 262)  (1212 262)  routing T_23_16.bnr_op_4 <X> T_23_16.lc_trk_g1_4
 (21 6)  (1219 262)  (1219 262)  routing T_23_16.lft_op_7 <X> T_23_16.lc_trk_g1_7
 (22 6)  (1220 262)  (1220 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1222 262)  (1222 262)  routing T_23_16.lft_op_7 <X> T_23_16.lc_trk_g1_7
 (27 6)  (1225 262)  (1225 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 262)  (1228 262)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 262)  (1232 262)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (1238 262)  (1238 262)  LC_3 Logic Functioning bit
 (41 6)  (1239 262)  (1239 262)  LC_3 Logic Functioning bit
 (43 6)  (1241 262)  (1241 262)  LC_3 Logic Functioning bit
 (46 6)  (1244 262)  (1244 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1248 262)  (1248 262)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1249 262)  (1249 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (1212 263)  (1212 263)  routing T_23_16.bnr_op_4 <X> T_23_16.lc_trk_g1_4
 (17 7)  (1215 263)  (1215 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 263)  (1228 263)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (1239 263)  (1239 263)  LC_3 Logic Functioning bit
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1219 267)  (1219 267)  routing T_23_16.sp4_r_v_b_39 <X> T_23_16.lc_trk_g2_7
 (10 12)  (1208 268)  (1208 268)  routing T_23_16.sp4_v_t_40 <X> T_23_16.sp4_h_r_10
 (8 15)  (1206 271)  (1206 271)  routing T_23_16.sp4_h_r_10 <X> T_23_16.sp4_v_t_47
 (9 15)  (1207 271)  (1207 271)  routing T_23_16.sp4_h_r_10 <X> T_23_16.sp4_v_t_47


LogicTile_24_16

 (15 3)  (1267 259)  (1267 259)  routing T_24_16.bot_op_4 <X> T_24_16.lc_trk_g0_4
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (3 9)  (1255 265)  (1255 265)  routing T_24_16.sp12_h_l_22 <X> T_24_16.sp12_v_b_1
 (25 10)  (1277 266)  (1277 266)  routing T_24_16.sp4_h_r_38 <X> T_24_16.lc_trk_g2_6
 (28 10)  (1280 266)  (1280 266)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 266)  (1282 266)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 266)  (1283 266)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (40 10)  (1292 266)  (1292 266)  LC_5 Logic Functioning bit
 (42 10)  (1294 266)  (1294 266)  LC_5 Logic Functioning bit
 (22 11)  (1274 267)  (1274 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1275 267)  (1275 267)  routing T_24_16.sp4_h_r_38 <X> T_24_16.lc_trk_g2_6
 (24 11)  (1276 267)  (1276 267)  routing T_24_16.sp4_h_r_38 <X> T_24_16.lc_trk_g2_6
 (27 11)  (1279 267)  (1279 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 267)  (1282 267)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (40 11)  (1292 267)  (1292 267)  LC_5 Logic Functioning bit
 (41 11)  (1293 267)  (1293 267)  LC_5 Logic Functioning bit
 (42 11)  (1294 267)  (1294 267)  LC_5 Logic Functioning bit
 (43 11)  (1295 267)  (1295 267)  LC_5 Logic Functioning bit
 (15 13)  (1267 269)  (1267 269)  routing T_24_16.sp4_v_t_29 <X> T_24_16.lc_trk_g3_0
 (16 13)  (1268 269)  (1268 269)  routing T_24_16.sp4_v_t_29 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


RAM_Tile_25_16

 (4 4)  (1310 260)  (1310 260)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_3
 (5 5)  (1311 261)  (1311 261)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_b_3
 (11 10)  (1317 266)  (1317 266)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_v_t_45
 (4 12)  (1310 268)  (1310 268)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_9
 (5 13)  (1311 269)  (1311 269)  routing T_25_16.sp4_h_l_44 <X> T_25_16.sp4_v_b_9


LogicTile_26_16

 (3 0)  (1351 256)  (1351 256)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0
 (27 0)  (1375 256)  (1375 256)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 256)  (1376 256)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 256)  (1377 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 256)  (1378 256)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 256)  (1380 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 256)  (1382 256)  routing T_26_16.lc_trk_g1_0 <X> T_26_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 256)  (1385 256)  LC_0 Logic Functioning bit
 (39 0)  (1387 256)  (1387 256)  LC_0 Logic Functioning bit
 (41 0)  (1389 256)  (1389 256)  LC_0 Logic Functioning bit
 (43 0)  (1391 256)  (1391 256)  LC_0 Logic Functioning bit
 (45 0)  (1393 256)  (1393 256)  LC_0 Logic Functioning bit
 (3 1)  (1351 257)  (1351 257)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0
 (30 1)  (1378 257)  (1378 257)  routing T_26_16.lc_trk_g3_6 <X> T_26_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (1385 257)  (1385 257)  LC_0 Logic Functioning bit
 (39 1)  (1387 257)  (1387 257)  LC_0 Logic Functioning bit
 (41 1)  (1389 257)  (1389 257)  LC_0 Logic Functioning bit
 (43 1)  (1391 257)  (1391 257)  LC_0 Logic Functioning bit
 (0 2)  (1348 258)  (1348 258)  routing T_26_16.glb_netwk_3 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 258)  (1350 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 259)  (1348 259)  routing T_26_16.glb_netwk_3 <X> T_26_16.wire_logic_cluster/lc_7/clk
 (14 4)  (1362 260)  (1362 260)  routing T_26_16.wire_logic_cluster/lc_0/out <X> T_26_16.lc_trk_g1_0
 (17 5)  (1365 261)  (1365 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 15)  (1370 271)  (1370 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1373 271)  (1373 271)  routing T_26_16.sp4_r_v_b_46 <X> T_26_16.lc_trk_g3_6


LogicTile_27_16

 (3 9)  (1405 265)  (1405 265)  routing T_27_16.sp12_h_l_22 <X> T_27_16.sp12_v_b_1


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (17 9)  (1743 265)  (1743 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_4_15

 (3 0)  (183 240)  (183 240)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_v_b_0


LogicTile_15_15

 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (802 242)  (802 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (52 2)  (814 242)  (814 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_3 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (14 3)  (776 243)  (776 243)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g0_4
 (15 3)  (777 243)  (777 243)  routing T_15_15.top_op_4 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (46 3)  (808 243)  (808 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (51 3)  (813 243)  (813 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (815 243)  (815 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 10)  (766 250)  (766 250)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (6 10)  (768 250)  (768 250)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (5 11)  (767 251)  (767 251)  routing T_15_15.sp4_h_r_0 <X> T_15_15.sp4_v_t_43
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp4_r_v_b_46 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (15 0)  (831 240)  (831 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (47 10)  (863 250)  (863 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_v_b_46 <X> T_16_15.lc_trk_g2_6
 (24 11)  (840 251)  (840 251)  routing T_16_15.sp4_v_b_46 <X> T_16_15.lc_trk_g2_6
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (47 11)  (863 251)  (863 251)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (19 12)  (835 252)  (835 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_17_15

 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_l_42 <X> T_17_15.sp4_v_t_42


LogicTile_19_15

 (12 3)  (994 243)  (994 243)  routing T_19_15.sp4_h_l_39 <X> T_19_15.sp4_v_t_39


LogicTile_21_15

 (11 6)  (1101 246)  (1101 246)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_v_t_40
 (13 6)  (1103 246)  (1103 246)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_v_t_40
 (12 7)  (1102 247)  (1102 247)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_v_t_40


LogicTile_22_15

 (13 14)  (1157 254)  (1157 254)  routing T_22_15.sp4_h_r_11 <X> T_22_15.sp4_v_t_46
 (12 15)  (1156 255)  (1156 255)  routing T_22_15.sp4_h_r_11 <X> T_22_15.sp4_v_t_46


LogicTile_23_15

 (21 0)  (1219 240)  (1219 240)  routing T_23_15.sp12_h_r_3 <X> T_23_15.lc_trk_g0_3
 (22 0)  (1220 240)  (1220 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1222 240)  (1222 240)  routing T_23_15.sp12_h_r_3 <X> T_23_15.lc_trk_g0_3
 (21 1)  (1219 241)  (1219 241)  routing T_23_15.sp12_h_r_3 <X> T_23_15.lc_trk_g0_3
 (0 2)  (1198 242)  (1198 242)  routing T_23_15.glb_netwk_3 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 243)  (1198 243)  routing T_23_15.glb_netwk_3 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (26 6)  (1224 246)  (1224 246)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 246)  (1229 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 246)  (1231 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 246)  (1232 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 246)  (1235 246)  LC_3 Logic Functioning bit
 (39 6)  (1237 246)  (1237 246)  LC_3 Logic Functioning bit
 (45 6)  (1243 246)  (1243 246)  LC_3 Logic Functioning bit
 (46 6)  (1244 246)  (1244 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (1250 246)  (1250 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (1226 247)  (1226 247)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 247)  (1234 247)  LC_3 Logic Functioning bit
 (38 7)  (1236 247)  (1236 247)  LC_3 Logic Functioning bit
 (46 7)  (1244 247)  (1244 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (1251 247)  (1251 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1213 248)  (1213 248)  routing T_23_15.rgt_op_1 <X> T_23_15.lc_trk_g2_1
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1216 248)  (1216 248)  routing T_23_15.rgt_op_1 <X> T_23_15.lc_trk_g2_1
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 248)  (1231 248)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 248)  (1232 248)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 248)  (1234 248)  LC_4 Logic Functioning bit
 (37 8)  (1235 248)  (1235 248)  LC_4 Logic Functioning bit
 (38 8)  (1236 248)  (1236 248)  LC_4 Logic Functioning bit
 (39 8)  (1237 248)  (1237 248)  LC_4 Logic Functioning bit
 (41 8)  (1239 248)  (1239 248)  LC_4 Logic Functioning bit
 (43 8)  (1241 248)  (1241 248)  LC_4 Logic Functioning bit
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 249)  (1221 249)  routing T_23_15.sp4_v_b_42 <X> T_23_15.lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.sp4_v_b_42 <X> T_23_15.lc_trk_g2_2
 (30 9)  (1228 249)  (1228 249)  routing T_23_15.lc_trk_g0_3 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 249)  (1229 249)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 249)  (1234 249)  LC_4 Logic Functioning bit
 (37 9)  (1235 249)  (1235 249)  LC_4 Logic Functioning bit
 (38 9)  (1236 249)  (1236 249)  LC_4 Logic Functioning bit
 (39 9)  (1237 249)  (1237 249)  LC_4 Logic Functioning bit
 (41 9)  (1239 249)  (1239 249)  LC_4 Logic Functioning bit
 (43 9)  (1241 249)  (1241 249)  LC_4 Logic Functioning bit
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1216 250)  (1216 250)  routing T_23_15.wire_logic_cluster/lc_5/out <X> T_23_15.lc_trk_g2_5
 (22 10)  (1220 250)  (1220 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1222 250)  (1222 250)  routing T_23_15.tnl_op_7 <X> T_23_15.lc_trk_g2_7
 (31 10)  (1229 250)  (1229 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 250)  (1231 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 250)  (1232 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 250)  (1234 250)  LC_5 Logic Functioning bit
 (37 10)  (1235 250)  (1235 250)  LC_5 Logic Functioning bit
 (38 10)  (1236 250)  (1236 250)  LC_5 Logic Functioning bit
 (39 10)  (1237 250)  (1237 250)  LC_5 Logic Functioning bit
 (45 10)  (1243 250)  (1243 250)  LC_5 Logic Functioning bit
 (21 11)  (1219 251)  (1219 251)  routing T_23_15.tnl_op_7 <X> T_23_15.lc_trk_g2_7
 (31 11)  (1229 251)  (1229 251)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 251)  (1234 251)  LC_5 Logic Functioning bit
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (38 11)  (1236 251)  (1236 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (15 12)  (1213 252)  (1213 252)  routing T_23_15.rgt_op_1 <X> T_23_15.lc_trk_g3_1
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1216 252)  (1216 252)  routing T_23_15.rgt_op_1 <X> T_23_15.lc_trk_g3_1
 (28 12)  (1226 252)  (1226 252)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 252)  (1227 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 252)  (1228 252)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 252)  (1229 252)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 252)  (1230 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 252)  (1231 252)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 252)  (1232 252)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (1238 252)  (1238 252)  LC_6 Logic Functioning bit
 (41 12)  (1239 252)  (1239 252)  LC_6 Logic Functioning bit
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1222 253)  (1222 253)  routing T_23_15.tnl_op_2 <X> T_23_15.lc_trk_g3_2
 (25 13)  (1223 253)  (1223 253)  routing T_23_15.tnl_op_2 <X> T_23_15.lc_trk_g3_2
 (26 13)  (1224 253)  (1224 253)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 253)  (1226 253)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 253)  (1227 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 253)  (1228 253)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 253)  (1230 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1231 253)  (1231 253)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_6
 (34 13)  (1232 253)  (1232 253)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_6
 (36 13)  (1234 253)  (1234 253)  LC_6 Logic Functioning bit
 (40 13)  (1238 253)  (1238 253)  LC_6 Logic Functioning bit
 (41 13)  (1239 253)  (1239 253)  LC_6 Logic Functioning bit
 (14 14)  (1212 254)  (1212 254)  routing T_23_15.rgt_op_4 <X> T_23_15.lc_trk_g3_4
 (21 14)  (1219 254)  (1219 254)  routing T_23_15.wire_logic_cluster/lc_7/out <X> T_23_15.lc_trk_g3_7
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 254)  (1225 254)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 254)  (1226 254)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 254)  (1227 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 254)  (1228 254)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (1236 254)  (1236 254)  LC_7 Logic Functioning bit
 (41 14)  (1239 254)  (1239 254)  LC_7 Logic Functioning bit
 (43 14)  (1241 254)  (1241 254)  LC_7 Logic Functioning bit
 (45 14)  (1243 254)  (1243 254)  LC_7 Logic Functioning bit
 (47 14)  (1245 254)  (1245 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1248 254)  (1248 254)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1213 255)  (1213 255)  routing T_23_15.rgt_op_4 <X> T_23_15.lc_trk_g3_4
 (17 15)  (1215 255)  (1215 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (1226 255)  (1226 255)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 255)  (1227 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 255)  (1228 255)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 255)  (1229 255)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (1236 255)  (1236 255)  LC_7 Logic Functioning bit
 (41 15)  (1239 255)  (1239 255)  LC_7 Logic Functioning bit
 (42 15)  (1240 255)  (1240 255)  LC_7 Logic Functioning bit


LogicTile_24_15

 (14 0)  (1266 240)  (1266 240)  routing T_24_15.sp4_h_r_8 <X> T_24_15.lc_trk_g0_0
 (15 1)  (1267 241)  (1267 241)  routing T_24_15.sp4_h_r_8 <X> T_24_15.lc_trk_g0_0
 (16 1)  (1268 241)  (1268 241)  routing T_24_15.sp4_h_r_8 <X> T_24_15.lc_trk_g0_0
 (17 1)  (1269 241)  (1269 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.glb_netwk_3 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (11 2)  (1263 242)  (1263 242)  routing T_24_15.sp4_h_r_8 <X> T_24_15.sp4_v_t_39
 (13 2)  (1265 242)  (1265 242)  routing T_24_15.sp4_h_r_8 <X> T_24_15.sp4_v_t_39
 (28 2)  (1280 242)  (1280 242)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 242)  (1281 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 242)  (1282 242)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 242)  (1283 242)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 242)  (1285 242)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 242)  (1287 242)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.input_2_1
 (39 2)  (1291 242)  (1291 242)  LC_1 Logic Functioning bit
 (41 2)  (1293 242)  (1293 242)  LC_1 Logic Functioning bit
 (43 2)  (1295 242)  (1295 242)  LC_1 Logic Functioning bit
 (45 2)  (1297 242)  (1297 242)  LC_1 Logic Functioning bit
 (0 3)  (1252 243)  (1252 243)  routing T_24_15.glb_netwk_3 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (12 3)  (1264 243)  (1264 243)  routing T_24_15.sp4_h_r_8 <X> T_24_15.sp4_v_t_39
 (14 3)  (1266 243)  (1266 243)  routing T_24_15.sp4_r_v_b_28 <X> T_24_15.lc_trk_g0_4
 (17 3)  (1269 243)  (1269 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1280 243)  (1280 243)  routing T_24_15.lc_trk_g2_1 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 243)  (1282 243)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 243)  (1284 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1286 243)  (1286 243)  routing T_24_15.lc_trk_g1_4 <X> T_24_15.input_2_1
 (37 3)  (1289 243)  (1289 243)  LC_1 Logic Functioning bit
 (38 3)  (1290 243)  (1290 243)  LC_1 Logic Functioning bit
 (39 3)  (1291 243)  (1291 243)  LC_1 Logic Functioning bit
 (40 3)  (1292 243)  (1292 243)  LC_1 Logic Functioning bit
 (42 3)  (1294 243)  (1294 243)  LC_1 Logic Functioning bit
 (53 3)  (1305 243)  (1305 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 6)  (1266 246)  (1266 246)  routing T_24_15.lft_op_4 <X> T_24_15.lc_trk_g1_4
 (15 6)  (1267 246)  (1267 246)  routing T_24_15.top_op_5 <X> T_24_15.lc_trk_g1_5
 (17 6)  (1269 246)  (1269 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (1278 246)  (1278 246)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 246)  (1283 246)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 246)  (1285 246)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 246)  (1288 246)  LC_3 Logic Functioning bit
 (38 6)  (1290 246)  (1290 246)  LC_3 Logic Functioning bit
 (40 6)  (1292 246)  (1292 246)  LC_3 Logic Functioning bit
 (42 6)  (1294 246)  (1294 246)  LC_3 Logic Functioning bit
 (15 7)  (1267 247)  (1267 247)  routing T_24_15.lft_op_4 <X> T_24_15.lc_trk_g1_4
 (17 7)  (1269 247)  (1269 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1270 247)  (1270 247)  routing T_24_15.top_op_5 <X> T_24_15.lc_trk_g1_5
 (27 7)  (1279 247)  (1279 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 247)  (1280 247)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 247)  (1289 247)  LC_3 Logic Functioning bit
 (39 7)  (1291 247)  (1291 247)  LC_3 Logic Functioning bit
 (40 7)  (1292 247)  (1292 247)  LC_3 Logic Functioning bit
 (42 7)  (1294 247)  (1294 247)  LC_3 Logic Functioning bit
 (17 8)  (1269 248)  (1269 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1270 248)  (1270 248)  routing T_24_15.wire_logic_cluster/lc_1/out <X> T_24_15.lc_trk_g2_1
 (26 8)  (1278 248)  (1278 248)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (1284 248)  (1284 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 248)  (1285 248)  routing T_24_15.lc_trk_g2_1 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 248)  (1289 248)  LC_4 Logic Functioning bit
 (39 8)  (1291 248)  (1291 248)  LC_4 Logic Functioning bit
 (42 8)  (1294 248)  (1294 248)  LC_4 Logic Functioning bit
 (43 8)  (1295 248)  (1295 248)  LC_4 Logic Functioning bit
 (45 8)  (1297 248)  (1297 248)  LC_4 Logic Functioning bit
 (50 8)  (1302 248)  (1302 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1303 248)  (1303 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1279 249)  (1279 249)  routing T_24_15.lc_trk_g1_5 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 249)  (1281 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (1288 249)  (1288 249)  LC_4 Logic Functioning bit
 (38 9)  (1290 249)  (1290 249)  LC_4 Logic Functioning bit
 (42 9)  (1294 249)  (1294 249)  LC_4 Logic Functioning bit
 (43 9)  (1295 249)  (1295 249)  LC_4 Logic Functioning bit
 (53 9)  (1305 249)  (1305 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1266 250)  (1266 250)  routing T_24_15.wire_logic_cluster/lc_4/out <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1274 251)  (1274 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 255)  (1253 255)  routing T_24_15.lc_trk_g0_4 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


RAM_Tile_25_15

 (11 15)  (1317 255)  (1317 255)  routing T_25_15.sp4_h_r_11 <X> T_25_15.sp4_h_l_46


LogicTile_26_15

 (31 0)  (1379 240)  (1379 240)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 240)  (1380 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 240)  (1381 240)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 240)  (1382 240)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 240)  (1384 240)  LC_0 Logic Functioning bit
 (37 0)  (1385 240)  (1385 240)  LC_0 Logic Functioning bit
 (38 0)  (1386 240)  (1386 240)  LC_0 Logic Functioning bit
 (39 0)  (1387 240)  (1387 240)  LC_0 Logic Functioning bit
 (45 0)  (1393 240)  (1393 240)  LC_0 Logic Functioning bit
 (47 0)  (1395 240)  (1395 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1379 241)  (1379 241)  routing T_26_15.lc_trk_g3_6 <X> T_26_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1384 241)  (1384 241)  LC_0 Logic Functioning bit
 (37 1)  (1385 241)  (1385 241)  LC_0 Logic Functioning bit
 (38 1)  (1386 241)  (1386 241)  LC_0 Logic Functioning bit
 (39 1)  (1387 241)  (1387 241)  LC_0 Logic Functioning bit
 (47 1)  (1395 241)  (1395 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1348 242)  (1348 242)  routing T_26_15.glb_netwk_3 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 242)  (1350 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1348 243)  (1348 243)  routing T_26_15.glb_netwk_3 <X> T_26_15.wire_logic_cluster/lc_7/clk
 (14 5)  (1362 245)  (1362 245)  routing T_26_15.top_op_0 <X> T_26_15.lc_trk_g1_0
 (15 5)  (1363 245)  (1363 245)  routing T_26_15.top_op_0 <X> T_26_15.lc_trk_g1_0
 (17 5)  (1365 245)  (1365 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (32 6)  (1380 246)  (1380 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1381 246)  (1381 246)  routing T_26_15.lc_trk_g3_3 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1382 246)  (1382 246)  routing T_26_15.lc_trk_g3_3 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 246)  (1384 246)  LC_3 Logic Functioning bit
 (38 6)  (1386 246)  (1386 246)  LC_3 Logic Functioning bit
 (45 6)  (1393 246)  (1393 246)  LC_3 Logic Functioning bit
 (46 6)  (1394 246)  (1394 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (1375 247)  (1375 247)  routing T_26_15.lc_trk_g1_0 <X> T_26_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 247)  (1377 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1379 247)  (1379 247)  routing T_26_15.lc_trk_g3_3 <X> T_26_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1385 247)  (1385 247)  LC_3 Logic Functioning bit
 (39 7)  (1387 247)  (1387 247)  LC_3 Logic Functioning bit
 (51 7)  (1399 247)  (1399 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 12)  (1369 252)  (1369 252)  routing T_26_15.sp4_h_r_43 <X> T_26_15.lc_trk_g3_3
 (22 12)  (1370 252)  (1370 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1371 252)  (1371 252)  routing T_26_15.sp4_h_r_43 <X> T_26_15.lc_trk_g3_3
 (24 12)  (1372 252)  (1372 252)  routing T_26_15.sp4_h_r_43 <X> T_26_15.lc_trk_g3_3
 (21 13)  (1369 253)  (1369 253)  routing T_26_15.sp4_h_r_43 <X> T_26_15.lc_trk_g3_3
 (22 15)  (1370 255)  (1370 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1371 255)  (1371 255)  routing T_26_15.sp12_v_b_14 <X> T_26_15.lc_trk_g3_6


LogicTile_27_15

 (11 14)  (1413 254)  (1413 254)  routing T_27_15.sp4_h_l_43 <X> T_27_15.sp4_v_t_46


LogicTile_28_15

 (27 0)  (1483 240)  (1483 240)  routing T_28_15.lc_trk_g1_0 <X> T_28_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 240)  (1485 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 240)  (1488 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 240)  (1492 240)  LC_0 Logic Functioning bit
 (39 0)  (1495 240)  (1495 240)  LC_0 Logic Functioning bit
 (41 0)  (1497 240)  (1497 240)  LC_0 Logic Functioning bit
 (42 0)  (1498 240)  (1498 240)  LC_0 Logic Functioning bit
 (45 0)  (1501 240)  (1501 240)  LC_0 Logic Functioning bit
 (36 1)  (1492 241)  (1492 241)  LC_0 Logic Functioning bit
 (39 1)  (1495 241)  (1495 241)  LC_0 Logic Functioning bit
 (41 1)  (1497 241)  (1497 241)  LC_0 Logic Functioning bit
 (42 1)  (1498 241)  (1498 241)  LC_0 Logic Functioning bit
 (49 1)  (1505 241)  (1505 241)  Carry_In_Mux bit 

 (53 1)  (1509 241)  (1509 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1456 242)  (1456 242)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 242)  (1458 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1456 243)  (1456 243)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (14 4)  (1470 244)  (1470 244)  routing T_28_15.wire_logic_cluster/lc_0/out <X> T_28_15.lc_trk_g1_0
 (17 5)  (1473 245)  (1473 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0


LogicTile_32_15

 (3 9)  (1675 249)  (1675 249)  routing T_32_15.sp12_h_l_22 <X> T_32_15.sp12_v_b_1


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


LogicTile_26_14

 (5 4)  (1353 228)  (1353 228)  routing T_26_14.sp4_v_t_38 <X> T_26_14.sp4_h_r_3


LogicTile_28_14

 (27 0)  (1483 224)  (1483 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 224)  (1484 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 224)  (1485 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 224)  (1488 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 224)  (1492 224)  LC_0 Logic Functioning bit
 (39 0)  (1495 224)  (1495 224)  LC_0 Logic Functioning bit
 (41 0)  (1497 224)  (1497 224)  LC_0 Logic Functioning bit
 (42 0)  (1498 224)  (1498 224)  LC_0 Logic Functioning bit
 (44 0)  (1500 224)  (1500 224)  LC_0 Logic Functioning bit
 (45 0)  (1501 224)  (1501 224)  LC_0 Logic Functioning bit
 (36 1)  (1492 225)  (1492 225)  LC_0 Logic Functioning bit
 (39 1)  (1495 225)  (1495 225)  LC_0 Logic Functioning bit
 (41 1)  (1497 225)  (1497 225)  LC_0 Logic Functioning bit
 (42 1)  (1498 225)  (1498 225)  LC_0 Logic Functioning bit
 (49 1)  (1505 225)  (1505 225)  Carry_In_Mux bit 

 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 226)  (1483 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 226)  (1484 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 226)  (1485 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 226)  (1488 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 226)  (1492 226)  LC_1 Logic Functioning bit
 (39 2)  (1495 226)  (1495 226)  LC_1 Logic Functioning bit
 (41 2)  (1497 226)  (1497 226)  LC_1 Logic Functioning bit
 (42 2)  (1498 226)  (1498 226)  LC_1 Logic Functioning bit
 (44 2)  (1500 226)  (1500 226)  LC_1 Logic Functioning bit
 (45 2)  (1501 226)  (1501 226)  LC_1 Logic Functioning bit
 (0 3)  (1456 227)  (1456 227)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 227)  (1492 227)  LC_1 Logic Functioning bit
 (39 3)  (1495 227)  (1495 227)  LC_1 Logic Functioning bit
 (41 3)  (1497 227)  (1497 227)  LC_1 Logic Functioning bit
 (42 3)  (1498 227)  (1498 227)  LC_1 Logic Functioning bit
 (21 4)  (1477 228)  (1477 228)  routing T_28_14.wire_logic_cluster/lc_3/out <X> T_28_14.lc_trk_g1_3
 (22 4)  (1478 228)  (1478 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 228)  (1481 228)  routing T_28_14.wire_logic_cluster/lc_2/out <X> T_28_14.lc_trk_g1_2
 (27 4)  (1483 228)  (1483 228)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 228)  (1485 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 228)  (1488 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 228)  (1492 228)  LC_2 Logic Functioning bit
 (39 4)  (1495 228)  (1495 228)  LC_2 Logic Functioning bit
 (41 4)  (1497 228)  (1497 228)  LC_2 Logic Functioning bit
 (42 4)  (1498 228)  (1498 228)  LC_2 Logic Functioning bit
 (44 4)  (1500 228)  (1500 228)  LC_2 Logic Functioning bit
 (45 4)  (1501 228)  (1501 228)  LC_2 Logic Functioning bit
 (22 5)  (1478 229)  (1478 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 229)  (1486 229)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 229)  (1492 229)  LC_2 Logic Functioning bit
 (39 5)  (1495 229)  (1495 229)  LC_2 Logic Functioning bit
 (41 5)  (1497 229)  (1497 229)  LC_2 Logic Functioning bit
 (42 5)  (1498 229)  (1498 229)  LC_2 Logic Functioning bit
 (17 6)  (1473 230)  (1473 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 230)  (1474 230)  routing T_28_14.wire_logic_cluster/lc_5/out <X> T_28_14.lc_trk_g1_5
 (25 6)  (1481 230)  (1481 230)  routing T_28_14.wire_logic_cluster/lc_6/out <X> T_28_14.lc_trk_g1_6
 (27 6)  (1483 230)  (1483 230)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 230)  (1485 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 230)  (1488 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 230)  (1492 230)  LC_3 Logic Functioning bit
 (39 6)  (1495 230)  (1495 230)  LC_3 Logic Functioning bit
 (41 6)  (1497 230)  (1497 230)  LC_3 Logic Functioning bit
 (42 6)  (1498 230)  (1498 230)  LC_3 Logic Functioning bit
 (44 6)  (1500 230)  (1500 230)  LC_3 Logic Functioning bit
 (45 6)  (1501 230)  (1501 230)  LC_3 Logic Functioning bit
 (22 7)  (1478 231)  (1478 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 231)  (1486 231)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 231)  (1492 231)  LC_3 Logic Functioning bit
 (39 7)  (1495 231)  (1495 231)  LC_3 Logic Functioning bit
 (41 7)  (1497 231)  (1497 231)  LC_3 Logic Functioning bit
 (42 7)  (1498 231)  (1498 231)  LC_3 Logic Functioning bit
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 232)  (1484 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 232)  (1486 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (42 8)  (1498 232)  (1498 232)  LC_4 Logic Functioning bit
 (44 8)  (1500 232)  (1500 232)  LC_4 Logic Functioning bit
 (45 8)  (1501 232)  (1501 232)  LC_4 Logic Functioning bit
 (36 9)  (1492 233)  (1492 233)  LC_4 Logic Functioning bit
 (39 9)  (1495 233)  (1495 233)  LC_4 Logic Functioning bit
 (41 9)  (1497 233)  (1497 233)  LC_4 Logic Functioning bit
 (42 9)  (1498 233)  (1498 233)  LC_4 Logic Functioning bit
 (27 10)  (1483 234)  (1483 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 234)  (1485 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 234)  (1486 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 234)  (1488 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 234)  (1492 234)  LC_5 Logic Functioning bit
 (39 10)  (1495 234)  (1495 234)  LC_5 Logic Functioning bit
 (41 10)  (1497 234)  (1497 234)  LC_5 Logic Functioning bit
 (42 10)  (1498 234)  (1498 234)  LC_5 Logic Functioning bit
 (44 10)  (1500 234)  (1500 234)  LC_5 Logic Functioning bit
 (45 10)  (1501 234)  (1501 234)  LC_5 Logic Functioning bit
 (36 11)  (1492 235)  (1492 235)  LC_5 Logic Functioning bit
 (39 11)  (1495 235)  (1495 235)  LC_5 Logic Functioning bit
 (41 11)  (1497 235)  (1497 235)  LC_5 Logic Functioning bit
 (42 11)  (1498 235)  (1498 235)  LC_5 Logic Functioning bit
 (14 12)  (1470 236)  (1470 236)  routing T_28_14.wire_logic_cluster/lc_0/out <X> T_28_14.lc_trk_g3_0
 (17 12)  (1473 236)  (1473 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 236)  (1474 236)  routing T_28_14.wire_logic_cluster/lc_1/out <X> T_28_14.lc_trk_g3_1
 (27 12)  (1483 236)  (1483 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 236)  (1486 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 236)  (1492 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (41 12)  (1497 236)  (1497 236)  LC_6 Logic Functioning bit
 (42 12)  (1498 236)  (1498 236)  LC_6 Logic Functioning bit
 (44 12)  (1500 236)  (1500 236)  LC_6 Logic Functioning bit
 (45 12)  (1501 236)  (1501 236)  LC_6 Logic Functioning bit
 (17 13)  (1473 237)  (1473 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 237)  (1486 237)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 237)  (1492 237)  LC_6 Logic Functioning bit
 (39 13)  (1495 237)  (1495 237)  LC_6 Logic Functioning bit
 (41 13)  (1497 237)  (1497 237)  LC_6 Logic Functioning bit
 (42 13)  (1498 237)  (1498 237)  LC_6 Logic Functioning bit
 (14 14)  (1470 238)  (1470 238)  routing T_28_14.wire_logic_cluster/lc_4/out <X> T_28_14.lc_trk_g3_4
 (21 14)  (1477 238)  (1477 238)  routing T_28_14.wire_logic_cluster/lc_7/out <X> T_28_14.lc_trk_g3_7
 (22 14)  (1478 238)  (1478 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 238)  (1483 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 238)  (1484 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 238)  (1485 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 238)  (1486 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 238)  (1488 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 238)  (1492 238)  LC_7 Logic Functioning bit
 (39 14)  (1495 238)  (1495 238)  LC_7 Logic Functioning bit
 (41 14)  (1497 238)  (1497 238)  LC_7 Logic Functioning bit
 (42 14)  (1498 238)  (1498 238)  LC_7 Logic Functioning bit
 (44 14)  (1500 238)  (1500 238)  LC_7 Logic Functioning bit
 (45 14)  (1501 238)  (1501 238)  LC_7 Logic Functioning bit
 (17 15)  (1473 239)  (1473 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 239)  (1486 239)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 239)  (1492 239)  LC_7 Logic Functioning bit
 (39 15)  (1495 239)  (1495 239)  LC_7 Logic Functioning bit
 (41 15)  (1497 239)  (1497 239)  LC_7 Logic Functioning bit
 (42 15)  (1498 239)  (1498 239)  LC_7 Logic Functioning bit


LogicTile_30_14

 (4 12)  (1568 236)  (1568 236)  routing T_30_14.sp4_h_l_38 <X> T_30_14.sp4_v_b_9
 (6 12)  (1570 236)  (1570 236)  routing T_30_14.sp4_h_l_38 <X> T_30_14.sp4_v_b_9
 (5 13)  (1569 237)  (1569 237)  routing T_30_14.sp4_h_l_38 <X> T_30_14.sp4_v_b_9


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


LogicTile_13_13

 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (654 214)  (654 214)  routing T_13_13.glb_netwk_6 <X> T_13_13.glb2local_0
 (1 6)  (655 214)  (655 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (655 215)  (655 215)  routing T_13_13.glb_netwk_6 <X> T_13_13.glb2local_0
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (52 12)  (706 220)  (706 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit


LogicTile_28_13

 (27 0)  (1483 208)  (1483 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 208)  (1484 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 208)  (1485 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 208)  (1488 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 208)  (1492 208)  LC_0 Logic Functioning bit
 (39 0)  (1495 208)  (1495 208)  LC_0 Logic Functioning bit
 (41 0)  (1497 208)  (1497 208)  LC_0 Logic Functioning bit
 (42 0)  (1498 208)  (1498 208)  LC_0 Logic Functioning bit
 (44 0)  (1500 208)  (1500 208)  LC_0 Logic Functioning bit
 (45 0)  (1501 208)  (1501 208)  LC_0 Logic Functioning bit
 (36 1)  (1492 209)  (1492 209)  LC_0 Logic Functioning bit
 (39 1)  (1495 209)  (1495 209)  LC_0 Logic Functioning bit
 (41 1)  (1497 209)  (1497 209)  LC_0 Logic Functioning bit
 (42 1)  (1498 209)  (1498 209)  LC_0 Logic Functioning bit
 (49 1)  (1505 209)  (1505 209)  Carry_In_Mux bit 

 (0 2)  (1456 210)  (1456 210)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 210)  (1458 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 210)  (1483 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 210)  (1484 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 210)  (1485 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 210)  (1488 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 210)  (1492 210)  LC_1 Logic Functioning bit
 (39 2)  (1495 210)  (1495 210)  LC_1 Logic Functioning bit
 (41 2)  (1497 210)  (1497 210)  LC_1 Logic Functioning bit
 (42 2)  (1498 210)  (1498 210)  LC_1 Logic Functioning bit
 (44 2)  (1500 210)  (1500 210)  LC_1 Logic Functioning bit
 (45 2)  (1501 210)  (1501 210)  LC_1 Logic Functioning bit
 (0 3)  (1456 211)  (1456 211)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 211)  (1492 211)  LC_1 Logic Functioning bit
 (39 3)  (1495 211)  (1495 211)  LC_1 Logic Functioning bit
 (41 3)  (1497 211)  (1497 211)  LC_1 Logic Functioning bit
 (42 3)  (1498 211)  (1498 211)  LC_1 Logic Functioning bit
 (21 4)  (1477 212)  (1477 212)  routing T_28_13.wire_logic_cluster/lc_3/out <X> T_28_13.lc_trk_g1_3
 (22 4)  (1478 212)  (1478 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 212)  (1481 212)  routing T_28_13.wire_logic_cluster/lc_2/out <X> T_28_13.lc_trk_g1_2
 (27 4)  (1483 212)  (1483 212)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 212)  (1485 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 212)  (1488 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 212)  (1492 212)  LC_2 Logic Functioning bit
 (39 4)  (1495 212)  (1495 212)  LC_2 Logic Functioning bit
 (41 4)  (1497 212)  (1497 212)  LC_2 Logic Functioning bit
 (42 4)  (1498 212)  (1498 212)  LC_2 Logic Functioning bit
 (44 4)  (1500 212)  (1500 212)  LC_2 Logic Functioning bit
 (45 4)  (1501 212)  (1501 212)  LC_2 Logic Functioning bit
 (22 5)  (1478 213)  (1478 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 213)  (1486 213)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 213)  (1492 213)  LC_2 Logic Functioning bit
 (39 5)  (1495 213)  (1495 213)  LC_2 Logic Functioning bit
 (41 5)  (1497 213)  (1497 213)  LC_2 Logic Functioning bit
 (42 5)  (1498 213)  (1498 213)  LC_2 Logic Functioning bit
 (17 6)  (1473 214)  (1473 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 214)  (1474 214)  routing T_28_13.wire_logic_cluster/lc_5/out <X> T_28_13.lc_trk_g1_5
 (25 6)  (1481 214)  (1481 214)  routing T_28_13.wire_logic_cluster/lc_6/out <X> T_28_13.lc_trk_g1_6
 (27 6)  (1483 214)  (1483 214)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 214)  (1485 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 214)  (1488 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 214)  (1492 214)  LC_3 Logic Functioning bit
 (39 6)  (1495 214)  (1495 214)  LC_3 Logic Functioning bit
 (41 6)  (1497 214)  (1497 214)  LC_3 Logic Functioning bit
 (42 6)  (1498 214)  (1498 214)  LC_3 Logic Functioning bit
 (44 6)  (1500 214)  (1500 214)  LC_3 Logic Functioning bit
 (45 6)  (1501 214)  (1501 214)  LC_3 Logic Functioning bit
 (22 7)  (1478 215)  (1478 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 215)  (1486 215)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 215)  (1492 215)  LC_3 Logic Functioning bit
 (39 7)  (1495 215)  (1495 215)  LC_3 Logic Functioning bit
 (41 7)  (1497 215)  (1497 215)  LC_3 Logic Functioning bit
 (42 7)  (1498 215)  (1498 215)  LC_3 Logic Functioning bit
 (27 8)  (1483 216)  (1483 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 216)  (1484 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 216)  (1485 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 216)  (1486 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 216)  (1488 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 216)  (1492 216)  LC_4 Logic Functioning bit
 (39 8)  (1495 216)  (1495 216)  LC_4 Logic Functioning bit
 (41 8)  (1497 216)  (1497 216)  LC_4 Logic Functioning bit
 (42 8)  (1498 216)  (1498 216)  LC_4 Logic Functioning bit
 (44 8)  (1500 216)  (1500 216)  LC_4 Logic Functioning bit
 (45 8)  (1501 216)  (1501 216)  LC_4 Logic Functioning bit
 (36 9)  (1492 217)  (1492 217)  LC_4 Logic Functioning bit
 (39 9)  (1495 217)  (1495 217)  LC_4 Logic Functioning bit
 (41 9)  (1497 217)  (1497 217)  LC_4 Logic Functioning bit
 (42 9)  (1498 217)  (1498 217)  LC_4 Logic Functioning bit
 (27 10)  (1483 218)  (1483 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 218)  (1485 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 218)  (1486 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 218)  (1488 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 218)  (1492 218)  LC_5 Logic Functioning bit
 (39 10)  (1495 218)  (1495 218)  LC_5 Logic Functioning bit
 (41 10)  (1497 218)  (1497 218)  LC_5 Logic Functioning bit
 (42 10)  (1498 218)  (1498 218)  LC_5 Logic Functioning bit
 (44 10)  (1500 218)  (1500 218)  LC_5 Logic Functioning bit
 (45 10)  (1501 218)  (1501 218)  LC_5 Logic Functioning bit
 (36 11)  (1492 219)  (1492 219)  LC_5 Logic Functioning bit
 (39 11)  (1495 219)  (1495 219)  LC_5 Logic Functioning bit
 (41 11)  (1497 219)  (1497 219)  LC_5 Logic Functioning bit
 (42 11)  (1498 219)  (1498 219)  LC_5 Logic Functioning bit
 (14 12)  (1470 220)  (1470 220)  routing T_28_13.wire_logic_cluster/lc_0/out <X> T_28_13.lc_trk_g3_0
 (17 12)  (1473 220)  (1473 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 220)  (1474 220)  routing T_28_13.wire_logic_cluster/lc_1/out <X> T_28_13.lc_trk_g3_1
 (27 12)  (1483 220)  (1483 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 220)  (1485 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 220)  (1486 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 220)  (1488 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 220)  (1492 220)  LC_6 Logic Functioning bit
 (39 12)  (1495 220)  (1495 220)  LC_6 Logic Functioning bit
 (41 12)  (1497 220)  (1497 220)  LC_6 Logic Functioning bit
 (42 12)  (1498 220)  (1498 220)  LC_6 Logic Functioning bit
 (44 12)  (1500 220)  (1500 220)  LC_6 Logic Functioning bit
 (45 12)  (1501 220)  (1501 220)  LC_6 Logic Functioning bit
 (17 13)  (1473 221)  (1473 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 221)  (1486 221)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 221)  (1492 221)  LC_6 Logic Functioning bit
 (39 13)  (1495 221)  (1495 221)  LC_6 Logic Functioning bit
 (41 13)  (1497 221)  (1497 221)  LC_6 Logic Functioning bit
 (42 13)  (1498 221)  (1498 221)  LC_6 Logic Functioning bit
 (14 14)  (1470 222)  (1470 222)  routing T_28_13.wire_logic_cluster/lc_4/out <X> T_28_13.lc_trk_g3_4
 (21 14)  (1477 222)  (1477 222)  routing T_28_13.wire_logic_cluster/lc_7/out <X> T_28_13.lc_trk_g3_7
 (22 14)  (1478 222)  (1478 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 222)  (1483 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 222)  (1484 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 222)  (1485 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 222)  (1486 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 222)  (1488 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 222)  (1492 222)  LC_7 Logic Functioning bit
 (39 14)  (1495 222)  (1495 222)  LC_7 Logic Functioning bit
 (41 14)  (1497 222)  (1497 222)  LC_7 Logic Functioning bit
 (42 14)  (1498 222)  (1498 222)  LC_7 Logic Functioning bit
 (44 14)  (1500 222)  (1500 222)  LC_7 Logic Functioning bit
 (45 14)  (1501 222)  (1501 222)  LC_7 Logic Functioning bit
 (17 15)  (1473 223)  (1473 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 223)  (1486 223)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 223)  (1492 223)  LC_7 Logic Functioning bit
 (39 15)  (1495 223)  (1495 223)  LC_7 Logic Functioning bit
 (41 15)  (1497 223)  (1497 223)  LC_7 Logic Functioning bit
 (42 15)  (1498 223)  (1498 223)  LC_7 Logic Functioning bit


LogicTile_29_13

 (6 0)  (1516 208)  (1516 208)  routing T_29_13.sp4_v_t_44 <X> T_29_13.sp4_v_b_0
 (5 1)  (1515 209)  (1515 209)  routing T_29_13.sp4_v_t_44 <X> T_29_13.sp4_v_b_0


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_28_12

 (27 0)  (1483 192)  (1483 192)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 192)  (1484 192)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 192)  (1485 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 192)  (1488 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 192)  (1492 192)  LC_0 Logic Functioning bit
 (39 0)  (1495 192)  (1495 192)  LC_0 Logic Functioning bit
 (41 0)  (1497 192)  (1497 192)  LC_0 Logic Functioning bit
 (42 0)  (1498 192)  (1498 192)  LC_0 Logic Functioning bit
 (44 0)  (1500 192)  (1500 192)  LC_0 Logic Functioning bit
 (45 0)  (1501 192)  (1501 192)  LC_0 Logic Functioning bit
 (36 1)  (1492 193)  (1492 193)  LC_0 Logic Functioning bit
 (39 1)  (1495 193)  (1495 193)  LC_0 Logic Functioning bit
 (41 1)  (1497 193)  (1497 193)  LC_0 Logic Functioning bit
 (42 1)  (1498 193)  (1498 193)  LC_0 Logic Functioning bit
 (50 1)  (1506 193)  (1506 193)  Carry_In_Mux bit 

 (0 2)  (1456 194)  (1456 194)  routing T_28_12.glb_netwk_3 <X> T_28_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 194)  (1458 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 194)  (1483 194)  routing T_28_12.lc_trk_g3_1 <X> T_28_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 194)  (1484 194)  routing T_28_12.lc_trk_g3_1 <X> T_28_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 194)  (1485 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 194)  (1488 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 194)  (1492 194)  LC_1 Logic Functioning bit
 (39 2)  (1495 194)  (1495 194)  LC_1 Logic Functioning bit
 (41 2)  (1497 194)  (1497 194)  LC_1 Logic Functioning bit
 (42 2)  (1498 194)  (1498 194)  LC_1 Logic Functioning bit
 (44 2)  (1500 194)  (1500 194)  LC_1 Logic Functioning bit
 (45 2)  (1501 194)  (1501 194)  LC_1 Logic Functioning bit
 (0 3)  (1456 195)  (1456 195)  routing T_28_12.glb_netwk_3 <X> T_28_12.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 195)  (1492 195)  LC_1 Logic Functioning bit
 (39 3)  (1495 195)  (1495 195)  LC_1 Logic Functioning bit
 (41 3)  (1497 195)  (1497 195)  LC_1 Logic Functioning bit
 (42 3)  (1498 195)  (1498 195)  LC_1 Logic Functioning bit
 (21 4)  (1477 196)  (1477 196)  routing T_28_12.wire_logic_cluster/lc_3/out <X> T_28_12.lc_trk_g1_3
 (22 4)  (1478 196)  (1478 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 196)  (1481 196)  routing T_28_12.wire_logic_cluster/lc_2/out <X> T_28_12.lc_trk_g1_2
 (27 4)  (1483 196)  (1483 196)  routing T_28_12.lc_trk_g1_2 <X> T_28_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 196)  (1485 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 196)  (1488 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 196)  (1492 196)  LC_2 Logic Functioning bit
 (39 4)  (1495 196)  (1495 196)  LC_2 Logic Functioning bit
 (41 4)  (1497 196)  (1497 196)  LC_2 Logic Functioning bit
 (42 4)  (1498 196)  (1498 196)  LC_2 Logic Functioning bit
 (44 4)  (1500 196)  (1500 196)  LC_2 Logic Functioning bit
 (45 4)  (1501 196)  (1501 196)  LC_2 Logic Functioning bit
 (22 5)  (1478 197)  (1478 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 197)  (1486 197)  routing T_28_12.lc_trk_g1_2 <X> T_28_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 197)  (1492 197)  LC_2 Logic Functioning bit
 (39 5)  (1495 197)  (1495 197)  LC_2 Logic Functioning bit
 (41 5)  (1497 197)  (1497 197)  LC_2 Logic Functioning bit
 (42 5)  (1498 197)  (1498 197)  LC_2 Logic Functioning bit
 (17 6)  (1473 198)  (1473 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 198)  (1474 198)  routing T_28_12.wire_logic_cluster/lc_5/out <X> T_28_12.lc_trk_g1_5
 (25 6)  (1481 198)  (1481 198)  routing T_28_12.wire_logic_cluster/lc_6/out <X> T_28_12.lc_trk_g1_6
 (27 6)  (1483 198)  (1483 198)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 198)  (1485 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 198)  (1488 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 198)  (1492 198)  LC_3 Logic Functioning bit
 (39 6)  (1495 198)  (1495 198)  LC_3 Logic Functioning bit
 (41 6)  (1497 198)  (1497 198)  LC_3 Logic Functioning bit
 (42 6)  (1498 198)  (1498 198)  LC_3 Logic Functioning bit
 (44 6)  (1500 198)  (1500 198)  LC_3 Logic Functioning bit
 (45 6)  (1501 198)  (1501 198)  LC_3 Logic Functioning bit
 (22 7)  (1478 199)  (1478 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 199)  (1486 199)  routing T_28_12.lc_trk_g1_3 <X> T_28_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 199)  (1492 199)  LC_3 Logic Functioning bit
 (39 7)  (1495 199)  (1495 199)  LC_3 Logic Functioning bit
 (41 7)  (1497 199)  (1497 199)  LC_3 Logic Functioning bit
 (42 7)  (1498 199)  (1498 199)  LC_3 Logic Functioning bit
 (27 8)  (1483 200)  (1483 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 200)  (1484 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 200)  (1485 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 200)  (1486 200)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 200)  (1488 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 200)  (1492 200)  LC_4 Logic Functioning bit
 (39 8)  (1495 200)  (1495 200)  LC_4 Logic Functioning bit
 (41 8)  (1497 200)  (1497 200)  LC_4 Logic Functioning bit
 (42 8)  (1498 200)  (1498 200)  LC_4 Logic Functioning bit
 (44 8)  (1500 200)  (1500 200)  LC_4 Logic Functioning bit
 (45 8)  (1501 200)  (1501 200)  LC_4 Logic Functioning bit
 (36 9)  (1492 201)  (1492 201)  LC_4 Logic Functioning bit
 (39 9)  (1495 201)  (1495 201)  LC_4 Logic Functioning bit
 (41 9)  (1497 201)  (1497 201)  LC_4 Logic Functioning bit
 (42 9)  (1498 201)  (1498 201)  LC_4 Logic Functioning bit
 (27 10)  (1483 202)  (1483 202)  routing T_28_12.lc_trk_g1_5 <X> T_28_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 202)  (1485 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 202)  (1486 202)  routing T_28_12.lc_trk_g1_5 <X> T_28_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 202)  (1488 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 202)  (1492 202)  LC_5 Logic Functioning bit
 (39 10)  (1495 202)  (1495 202)  LC_5 Logic Functioning bit
 (41 10)  (1497 202)  (1497 202)  LC_5 Logic Functioning bit
 (42 10)  (1498 202)  (1498 202)  LC_5 Logic Functioning bit
 (44 10)  (1500 202)  (1500 202)  LC_5 Logic Functioning bit
 (45 10)  (1501 202)  (1501 202)  LC_5 Logic Functioning bit
 (36 11)  (1492 203)  (1492 203)  LC_5 Logic Functioning bit
 (39 11)  (1495 203)  (1495 203)  LC_5 Logic Functioning bit
 (41 11)  (1497 203)  (1497 203)  LC_5 Logic Functioning bit
 (42 11)  (1498 203)  (1498 203)  LC_5 Logic Functioning bit
 (14 12)  (1470 204)  (1470 204)  routing T_28_12.wire_logic_cluster/lc_0/out <X> T_28_12.lc_trk_g3_0
 (17 12)  (1473 204)  (1473 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 204)  (1474 204)  routing T_28_12.wire_logic_cluster/lc_1/out <X> T_28_12.lc_trk_g3_1
 (27 12)  (1483 204)  (1483 204)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 204)  (1485 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 204)  (1486 204)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 204)  (1488 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 204)  (1492 204)  LC_6 Logic Functioning bit
 (39 12)  (1495 204)  (1495 204)  LC_6 Logic Functioning bit
 (41 12)  (1497 204)  (1497 204)  LC_6 Logic Functioning bit
 (42 12)  (1498 204)  (1498 204)  LC_6 Logic Functioning bit
 (44 12)  (1500 204)  (1500 204)  LC_6 Logic Functioning bit
 (45 12)  (1501 204)  (1501 204)  LC_6 Logic Functioning bit
 (17 13)  (1473 205)  (1473 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 205)  (1486 205)  routing T_28_12.lc_trk_g1_6 <X> T_28_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 205)  (1492 205)  LC_6 Logic Functioning bit
 (39 13)  (1495 205)  (1495 205)  LC_6 Logic Functioning bit
 (41 13)  (1497 205)  (1497 205)  LC_6 Logic Functioning bit
 (42 13)  (1498 205)  (1498 205)  LC_6 Logic Functioning bit
 (14 14)  (1470 206)  (1470 206)  routing T_28_12.wire_logic_cluster/lc_4/out <X> T_28_12.lc_trk_g3_4
 (21 14)  (1477 206)  (1477 206)  routing T_28_12.wire_logic_cluster/lc_7/out <X> T_28_12.lc_trk_g3_7
 (22 14)  (1478 206)  (1478 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 206)  (1483 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 206)  (1484 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 206)  (1485 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 206)  (1486 206)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 206)  (1488 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 206)  (1492 206)  LC_7 Logic Functioning bit
 (39 14)  (1495 206)  (1495 206)  LC_7 Logic Functioning bit
 (41 14)  (1497 206)  (1497 206)  LC_7 Logic Functioning bit
 (42 14)  (1498 206)  (1498 206)  LC_7 Logic Functioning bit
 (44 14)  (1500 206)  (1500 206)  LC_7 Logic Functioning bit
 (45 14)  (1501 206)  (1501 206)  LC_7 Logic Functioning bit
 (17 15)  (1473 207)  (1473 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 207)  (1486 207)  routing T_28_12.lc_trk_g3_7 <X> T_28_12.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 207)  (1492 207)  LC_7 Logic Functioning bit
 (39 15)  (1495 207)  (1495 207)  LC_7 Logic Functioning bit
 (41 15)  (1497 207)  (1497 207)  LC_7 Logic Functioning bit
 (42 15)  (1498 207)  (1498 207)  LC_7 Logic Functioning bit


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


LogicTile_26_10

 (3 14)  (1351 174)  (1351 174)  routing T_26_10.sp12_h_r_1 <X> T_26_10.sp12_v_t_22
 (3 15)  (1351 175)  (1351 175)  routing T_26_10.sp12_h_r_1 <X> T_26_10.sp12_v_t_22


LogicTile_27_10

 (0 2)  (1402 162)  (1402 162)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 162)  (1404 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1402 163)  (1402 163)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (22 4)  (1424 164)  (1424 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1423 165)  (1423 165)  routing T_27_10.sp4_r_v_b_27 <X> T_27_10.lc_trk_g1_3
 (32 10)  (1434 170)  (1434 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1436 170)  (1436 170)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (1438 170)  (1438 170)  LC_5 Logic Functioning bit
 (37 10)  (1439 170)  (1439 170)  LC_5 Logic Functioning bit
 (38 10)  (1440 170)  (1440 170)  LC_5 Logic Functioning bit
 (39 10)  (1441 170)  (1441 170)  LC_5 Logic Functioning bit
 (45 10)  (1447 170)  (1447 170)  LC_5 Logic Functioning bit
 (47 10)  (1449 170)  (1449 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (1433 171)  (1433 171)  routing T_27_10.lc_trk_g1_3 <X> T_27_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (1438 171)  (1438 171)  LC_5 Logic Functioning bit
 (37 11)  (1439 171)  (1439 171)  LC_5 Logic Functioning bit
 (38 11)  (1440 171)  (1440 171)  LC_5 Logic Functioning bit
 (39 11)  (1441 171)  (1441 171)  LC_5 Logic Functioning bit


LogicTile_30_10

 (5 12)  (1569 172)  (1569 172)  routing T_30_10.sp4_v_t_44 <X> T_30_10.sp4_h_r_9


IO_Tile_33_10

 (5 0)  (1731 160)  (1731 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (6 0)  (1732 160)  (1732 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (7 0)  (1733 160)  (1733 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 160)  (1734 160)  routing T_33_10.span4_horz_33 <X> T_33_10.lc_trk_g0_1
 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_9



LogicTile_23_9

 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_9

 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_9



LogicTile_26_9

 (7 10)  (1355 154)  (1355 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_27_9

 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_28_9

 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_9

 (5 0)  (1515 144)  (1515 144)  routing T_29_9.sp4_v_t_37 <X> T_29_9.sp4_h_r_0


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (19 7)  (1691 151)  (1691 151)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_9

 (13 7)  (1739 151)  (1739 151)  routing T_33_9.span4_horz_37 <X> T_33_9.span4_vert_b_2


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8

 (4 6)  (1460 134)  (1460 134)  routing T_28_8.sp4_h_r_3 <X> T_28_8.sp4_v_t_38
 (5 7)  (1461 135)  (1461 135)  routing T_28_8.sp4_h_r_3 <X> T_28_8.sp4_v_t_38


LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8

 (4 7)  (1676 135)  (1676 135)  routing T_32_8.sp4_v_b_10 <X> T_32_8.sp4_h_l_38


IO_Tile_33_8

 (9 2)  (1735 130)  (1735 130)  Column buffer control bit: IORIGHT_half_column_clock_enable_3



IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_20_6

 (3 4)  (1039 100)  (1039 100)  routing T_20_6.sp12_v_t_23 <X> T_20_6.sp12_h_r_0


LogicTile_22_6

 (19 10)  (1163 106)  (1163 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_28_6

 (2 8)  (1458 104)  (1458 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_31_6

 (5 0)  (1623 96)  (1623 96)  routing T_31_6.sp4_h_l_44 <X> T_31_6.sp4_h_r_0
 (4 1)  (1622 97)  (1622 97)  routing T_31_6.sp4_h_l_44 <X> T_31_6.sp4_h_r_0


LogicTile_32_6

 (4 1)  (1676 97)  (1676 97)  routing T_32_6.sp4_v_t_42 <X> T_32_6.sp4_h_r_0


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_6 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 102)  (1730 102)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (5 7)  (1731 103)  (1731 103)  routing T_33_6.span4_vert_b_14 <X> T_33_6.lc_trk_g0_6
 (7 7)  (1733 103)  (1733 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_13 <X> T_33_6.span4_vert_b_2
 (14 7)  (1740 103)  (1740 103)  routing T_33_6.span4_horz_13 <X> T_33_6.span4_vert_b_2
 (4 8)  (1730 104)  (1730 104)  routing T_33_6.span4_horz_0 <X> T_33_6.lc_trk_g1_0
 (6 9)  (1732 105)  (1732 105)  routing T_33_6.span4_horz_0 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 4)  (291 84)  (291 84)  routing T_6_5.sp12_v_t_23 <X> T_6_5.sp12_h_r_0


LogicTile_18_5

 (3 5)  (931 85)  (931 85)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_h_r_0


LogicTile_30_5

 (3 5)  (1567 85)  (1567 85)  routing T_30_5.sp12_h_l_23 <X> T_30_5.sp12_h_r_0


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (4 4)  (1730 84)  (1730 84)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span12_horz_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (4 15)  (1730 95)  (1730 95)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g1_6
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_6 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_24_4

 (3 12)  (1255 76)  (1255 76)  routing T_24_4.sp12_v_t_22 <X> T_24_4.sp12_h_r_1


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_v_t_23 <X> T_26_4.sp12_h_l_23


LogicTile_27_4

 (3 12)  (1405 76)  (1405 76)  routing T_27_4.sp12_v_t_22 <X> T_27_4.sp12_h_r_1


LogicTile_32_4

 (8 15)  (1680 79)  (1680 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47
 (9 15)  (1681 79)  (1681 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47
 (10 15)  (1682 79)  (1682 79)  routing T_32_4.sp4_h_r_4 <X> T_32_4.sp4_v_t_47


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span12_horz_10 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 72)  (1732 72)  routing T_33_4.span12_horz_17 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
 (0 9)  (1726 73)  (1726 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (8 9)  (1734 73)  (1734 73)  routing T_33_4.span12_horz_17 <X> T_33_4.lc_trk_g1_1
 (15 10)  (1741 74)  (1741 74)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_2 wire_io_cluster/io_1/cen
 (14 11)  (1740 75)  (1740 75)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_1/cen
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (12 14)  (1738 78)  (1738 78)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_3 wire_io_cluster/io_1/outclk


LogicTile_4_3

 (3 4)  (183 52)  (183 52)  routing T_4_3.sp12_v_t_23 <X> T_4_3.sp12_h_r_0


LogicTile_16_3

 (3 5)  (819 53)  (819 53)  routing T_16_3.sp12_h_l_23 <X> T_16_3.sp12_h_r_0


LogicTile_22_3

 (8 1)  (1152 49)  (1152 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1
 (10 1)  (1154 49)  (1154 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1


LogicTile_26_3

 (2 12)  (1350 60)  (1350 60)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_29_3

 (13 12)  (1523 60)  (1523 60)  routing T_29_3.sp4_h_l_46 <X> T_29_3.sp4_v_b_11
 (12 13)  (1522 61)  (1522 61)  routing T_29_3.sp4_h_l_46 <X> T_29_3.sp4_v_b_11


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 1)  (871 270)  (871 270)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_4_0

 (16 0)  (184 15)  (184 15)  IOB_0 IO Functioning bit
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 4)  (185 11)  (185 11)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (17 14)  (185 0)  (185 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (17 14)  (347 0)  (347 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 4)  (401 11)  (401 11)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (8 3)  (674 13)  (674 13)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (2 0)  (734 15)  (734 15)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_1

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (3 0)  (789 15)  (789 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_2

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 4)  (821 11)  (821 11)  IOB_0 IO Functioning bit
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (17 14)  (821 0)  (821 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 4)  (879 11)  (879 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_horz_r_8 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_horz_r_8 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0


IO_Tile_22_0

 (12 0)  (1178 15)  (1178 15)  routing T_22_0.span4_vert_25 <X> T_22_0.span4_horz_l_12
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (17 14)  (1149 0)  (1149 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 4)  (1257 11)  (1257 11)  IOB_0 IO Functioning bit
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (17 14)  (1257 0)  (1257 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (17 4)  (1311 11)  (1311 11)  IOB_0 IO Functioning bit
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (1 3)  (1481 13)  (1481 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (5 2)  (1527 12)  (1527 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (6 2)  (1528 12)  (1528 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (7 2)  (1529 12)  (1529 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1530 12)  (1530 12)  routing T_29_0.span4_vert_35 <X> T_29_0.lc_trk_g0_3
 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (13 4)  (1545 11)  (1545 11)  routing T_29_0.lc_trk_g0_4 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (4 5)  (1526 10)  (1526 10)  routing T_29_0.span4_horz_r_4 <X> T_29_0.lc_trk_g0_4
 (5 5)  (1527 10)  (1527 10)  routing T_29_0.span4_horz_r_4 <X> T_29_0.lc_trk_g0_4
 (7 5)  (1529 10)  (1529 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_3 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit

