
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000534  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006bc  080006c4  000106c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080006bc  080006bc  000106bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080006c0  080006c0  000106c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000106c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000106c4  2**0
                  CONTENTS
  7 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000001c  2000001c  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000106c4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00000d02  00000000  00000000  000106f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000337  00000000  00000000  000113f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000000f0  00000000  00000000  00011730  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b8  00000000  00000000  00011820  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000713  00000000  00000000  000118d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000526  00000000  00000000  00011feb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00012511  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000258  00000000  00000000  00012590  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000127e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080006a4 	.word	0x080006a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080006a4 	.word	0x080006a4

080001c8 <GPIO_SPI_config>:
**
**  Abstract: main program
**
**===========================================================================
*/
void GPIO_SPI_config(void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= BIT0;// enable clk GPIOA
 80001cc:	4a1b      	ldr	r2, [pc, #108]	; (800023c <GPIO_SPI_config+0x74>)
 80001ce:	4b1b      	ldr	r3, [pc, #108]	; (800023c <GPIO_SPI_config+0x74>)
 80001d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	; 0x30
	//AHB1 a un prescaler a 1 (53.73Mhz)
	GPIOA->MODER |= BIT9|BIT11|BIT13|BIT15;//alternate function sur les pinA 4,5,6,7 pour le spi
 80001d8:	4a19      	ldr	r2, [pc, #100]	; (8000240 <GPIO_SPI_config+0x78>)
 80001da:	4b19      	ldr	r3, [pc, #100]	; (8000240 <GPIO_SPI_config+0x78>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	f443 432a 	orr.w	r3, r3, #43520	; 0xaa00
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= BIT0;// output de gpioa0 (PA0) pour l'utiliser comme chip select
 80001e4:	4a16      	ldr	r2, [pc, #88]	; (8000240 <GPIO_SPI_config+0x78>)
 80001e6:	4b16      	ldr	r3, [pc, #88]	; (8000240 <GPIO_SPI_config+0x78>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f043 0301 	orr.w	r3, r3, #1
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= BIT16|BIT18|   BIT20|BIT22|   BIT24|BIT26|   BIT28|BIT30;//AF5(alternate fonction 5) pour les pin PA4,5,6 (AFR[0] car low register)
 80001f0:	4a13      	ldr	r2, [pc, #76]	; (8000240 <GPIO_SPI_config+0x78>)
 80001f2:	4b13      	ldr	r3, [pc, #76]	; (8000240 <GPIO_SPI_config+0x78>)
 80001f4:	6a1b      	ldr	r3, [r3, #32]
 80001f6:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 80001fa:	f443 03aa 	orr.w	r3, r3, #5570560	; 0x550000
 80001fe:	6213      	str	r3, [r2, #32]

	GPIOA->ODR = BIT0;
 8000200:	4b0f      	ldr	r3, [pc, #60]	; (8000240 <GPIO_SPI_config+0x78>)
 8000202:	2201      	movs	r2, #1
 8000204:	615a      	str	r2, [r3, #20]



	RCC->APB2ENR |= BIT12;//enable clk pour le SPI1,
 8000206:	4a0d      	ldr	r2, [pc, #52]	; (800023c <GPIO_SPI_config+0x74>)
 8000208:	4b0c      	ldr	r3, [pc, #48]	; (800023c <GPIO_SPI_config+0x74>)
 800020a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800020c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000210:	6453      	str	r3, [r2, #68]	; 0x44
	//APB2 a un prescaler a 2 qui est a la sortie du AHB1 a un prescaler (53.73/2Mhz)
	//peripheral_clk = 53760000/2

	SPI1->CR1 |=BIT5|BIT3|BIT2;//test
 8000212:	4a0c      	ldr	r2, [pc, #48]	; (8000244 <GPIO_SPI_config+0x7c>)
 8000214:	4b0b      	ldr	r3, [pc, #44]	; (8000244 <GPIO_SPI_config+0x7c>)
 8000216:	881b      	ldrh	r3, [r3, #0]
 8000218:	b29b      	uxth	r3, r3
 800021a:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 800021e:	b29b      	uxth	r3, r3
 8000220:	8013      	strh	r3, [r2, #0]
	//SPI1->CR1 |=BIT4;  //MSB first, 8 bit transmission, fullduplex,CPOL=0,CPHA=0, no crc
	//BIT 9 ssm=0, car pas de multi master
	//Bits 5:3, BR[2:0]: Baud rate control, ici fPCLK /8 donc (53.73/2)/8Mhz (le max de frequence est de 10Mhz max pour la eeprom(page3))
	//BIT11 Data frame format, frames de 8 bits, For an 8-bit data frame, the buffers are 8-bit and only the LSB of the register (SPI_DR[7:0]) is used for transmission/reception
	//BIT2 to be master
	SPI1->CR2 |=BIT2;// SSOE: SS output enable
 8000222:	4a08      	ldr	r2, [pc, #32]	; (8000244 <GPIO_SPI_config+0x7c>)
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <GPIO_SPI_config+0x7c>)
 8000226:	889b      	ldrh	r3, [r3, #4]
 8000228:	b29b      	uxth	r3, r3
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	b29b      	uxth	r3, r3
 8000230:	8093      	strh	r3, [r2, #4]

}
 8000232:	bf00      	nop
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	40023800 	.word	0x40023800
 8000240:	40020000 	.word	0x40020000
 8000244:	40013000 	.word	0x40013000

08000248 <Read_byte_SPI>:

uint16_t Read_byte_SPI(uint16_t adresse){
 8000248:	b480      	push	{r7}
 800024a:	b087      	sub	sp, #28
 800024c:	af00      	add	r7, sp, #0
 800024e:	4603      	mov	r3, r0
 8000250:	80fb      	strh	r3, [r7, #6]

	volatile uint16_t _MISO = 0;
 8000252:	2300      	movs	r3, #0
 8000254:	827b      	strh	r3, [r7, #18]
	volatile int debug = 10;
 8000256:	230a      	movs	r3, #10
 8000258:	60fb      	str	r3, [r7, #12]

	SPI1->CR1 |=BIT6;//BIT 6, SPE: SPI enable
 800025a:	4a29      	ldr	r2, [pc, #164]	; (8000300 <Read_byte_SPI+0xb8>)
 800025c:	4b28      	ldr	r3, [pc, #160]	; (8000300 <Read_byte_SPI+0xb8>)
 800025e:	881b      	ldrh	r3, [r3, #0]
 8000260:	b29b      	uxth	r3, r3
 8000262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000266:	b29b      	uxth	r3, r3
 8000268:	8013      	strh	r3, [r2, #0]
	GPIOA->ODR &= ~BIT0;
 800026a:	4a26      	ldr	r2, [pc, #152]	; (8000304 <Read_byte_SPI+0xbc>)
 800026c:	4b25      	ldr	r3, [pc, #148]	; (8000304 <Read_byte_SPI+0xbc>)
 800026e:	695b      	ldr	r3, [r3, #20]
 8000270:	f023 0301 	bic.w	r3, r3, #1
 8000274:	6153      	str	r3, [r2, #20]
	//for(int i=0;i<10000;i++);
	SPI1->DR = 0x03;// instruction pour lire
 8000276:	4b22      	ldr	r3, [pc, #136]	; (8000300 <Read_byte_SPI+0xb8>)
 8000278:	2203      	movs	r2, #3
 800027a:	819a      	strh	r2, [r3, #12]
	//debug = SPI1->DR;
	//while((SPI1->SR)&(BIT7));//tant que SPI busy
	while(((SPI1->SR)&(BIT1)) == 0);
 800027c:	bf00      	nop
 800027e:	4b20      	ldr	r3, [pc, #128]	; (8000300 <Read_byte_SPI+0xb8>)
 8000280:	891b      	ldrh	r3, [r3, #8]
 8000282:	b29b      	uxth	r3, r3
 8000284:	f003 0302 	and.w	r3, r3, #2
 8000288:	2b00      	cmp	r3, #0
 800028a:	d0f8      	beq.n	800027e <Read_byte_SPI+0x36>
	SPI1->DR = (uint8_t) (adresse & 0x00FF); //masquage des 8 MSB
 800028c:	4b1c      	ldr	r3, [pc, #112]	; (8000300 <Read_byte_SPI+0xb8>)
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	b2d2      	uxtb	r2, r2
 8000292:	b292      	uxth	r2, r2
 8000294:	819a      	strh	r2, [r3, #12]
	//debug = SPI1->DR;
	//while((SPI1->SR)&(BIT7));//tant que SPI busy
	while(((SPI1->SR)&(BIT1)) == 0);
 8000296:	bf00      	nop
 8000298:	4b19      	ldr	r3, [pc, #100]	; (8000300 <Read_byte_SPI+0xb8>)
 800029a:	891b      	ldrh	r3, [r3, #8]
 800029c:	b29b      	uxth	r3, r3
 800029e:	f003 0302 	and.w	r3, r3, #2
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f8      	beq.n	8000298 <Read_byte_SPI+0x50>
	//SPI1->DR = (uint8_t) ((adresse>>8) & 0x00FF);// right shift de 8 pour mettre les 8 dernier bits d adresse
	SPI1->DR = 0x00;
 80002a6:	4b16      	ldr	r3, [pc, #88]	; (8000300 <Read_byte_SPI+0xb8>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	819a      	strh	r2, [r3, #12]
	//while((SPI1->SR)&(BIT1));
	//SPI1->DR = 0x00;
	//while((SPI1->SR)&(BIT7));//tant que SPI busy
	while(((SPI1->SR)&(BIT0)) == 0);// tant que Rx buffer vide
 80002ac:	bf00      	nop
 80002ae:	4b14      	ldr	r3, [pc, #80]	; (8000300 <Read_byte_SPI+0xb8>)
 80002b0:	891b      	ldrh	r3, [r3, #8]
 80002b2:	b29b      	uxth	r3, r3
 80002b4:	f003 0301 	and.w	r3, r3, #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d0f8      	beq.n	80002ae <Read_byte_SPI+0x66>
	for(int i=0;i<10000000;i++);
 80002bc:	2300      	movs	r3, #0
 80002be:	617b      	str	r3, [r7, #20]
 80002c0:	e002      	b.n	80002c8 <Read_byte_SPI+0x80>
 80002c2:	697b      	ldr	r3, [r7, #20]
 80002c4:	3301      	adds	r3, #1
 80002c6:	617b      	str	r3, [r7, #20]
 80002c8:	697b      	ldr	r3, [r7, #20]
 80002ca:	4a0f      	ldr	r2, [pc, #60]	; (8000308 <Read_byte_SPI+0xc0>)
 80002cc:	4293      	cmp	r3, r2
 80002ce:	ddf8      	ble.n	80002c2 <Read_byte_SPI+0x7a>
	//debug = (SPI1->SR)&(BIT0);
	_MISO =  SPI1->DR;
 80002d0:	4b0b      	ldr	r3, [pc, #44]	; (8000300 <Read_byte_SPI+0xb8>)
 80002d2:	899b      	ldrh	r3, [r3, #12]
 80002d4:	b29b      	uxth	r3, r3
 80002d6:	827b      	strh	r3, [r7, #18]

	//debug = MISO;
	GPIOA->ODR = BIT0;
 80002d8:	4b0a      	ldr	r3, [pc, #40]	; (8000304 <Read_byte_SPI+0xbc>)
 80002da:	2201      	movs	r2, #1
 80002dc:	615a      	str	r2, [r3, #20]

	SPI1->CR1 &=~BIT6;//SPI disable
 80002de:	4a08      	ldr	r2, [pc, #32]	; (8000300 <Read_byte_SPI+0xb8>)
 80002e0:	4b07      	ldr	r3, [pc, #28]	; (8000300 <Read_byte_SPI+0xb8>)
 80002e2:	881b      	ldrh	r3, [r3, #0]
 80002e4:	b29b      	uxth	r3, r3
 80002e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002ea:	b29b      	uxth	r3, r3
 80002ec:	8013      	strh	r3, [r2, #0]


	return _MISO;
 80002ee:	8a7b      	ldrh	r3, [r7, #18]
 80002f0:	b29b      	uxth	r3, r3
}
 80002f2:	4618      	mov	r0, r3
 80002f4:	371c      	adds	r7, #28
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	40013000 	.word	0x40013000
 8000304:	40020000 	.word	0x40020000
 8000308:	0098967f 	.word	0x0098967f

0800030c <Write_byte_SPI>:

void Write_byte_SPI(uint16_t adresse, uint8_t donnee){
 800030c:	b480      	push	{r7}
 800030e:	b085      	sub	sp, #20
 8000310:	af00      	add	r7, sp, #0
 8000312:	4603      	mov	r3, r0
 8000314:	460a      	mov	r2, r1
 8000316:	80fb      	strh	r3, [r7, #6]
 8000318:	4613      	mov	r3, r2
 800031a:	717b      	strb	r3, [r7, #5]


	volatile int debug = 0;
 800031c:	2300      	movs	r3, #0
 800031e:	60fb      	str	r3, [r7, #12]

	SPI1->CR1 |=BIT6;//BIT 6, SPE: SPI enable
 8000320:	4a33      	ldr	r2, [pc, #204]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000322:	4b33      	ldr	r3, [pc, #204]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000324:	881b      	ldrh	r3, [r3, #0]
 8000326:	b29b      	uxth	r3, r3
 8000328:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800032c:	b29b      	uxth	r3, r3
 800032e:	8013      	strh	r3, [r2, #0]
	GPIOA->ODR &= ~BIT0;
 8000330:	4a30      	ldr	r2, [pc, #192]	; (80003f4 <Write_byte_SPI+0xe8>)
 8000332:	4b30      	ldr	r3, [pc, #192]	; (80003f4 <Write_byte_SPI+0xe8>)
 8000334:	695b      	ldr	r3, [r3, #20]
 8000336:	f023 0301 	bic.w	r3, r3, #1
 800033a:	6153      	str	r3, [r2, #20]
	//for(int i=0;i<10000;i++);
	SPI1->DR = 0x06;// write enable (latch)
 800033c:	4b2c      	ldr	r3, [pc, #176]	; (80003f0 <Write_byte_SPI+0xe4>)
 800033e:	2206      	movs	r2, #6
 8000340:	819a      	strh	r2, [r3, #12]
	//debug = SPI1->DR;
	while(!((SPI1->SR)&(BIT1)));// bit de transmission
 8000342:	bf00      	nop
 8000344:	4b2a      	ldr	r3, [pc, #168]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000346:	891b      	ldrh	r3, [r3, #8]
 8000348:	b29b      	uxth	r3, r3
 800034a:	f003 0302 	and.w	r3, r3, #2
 800034e:	2b00      	cmp	r3, #0
 8000350:	d0f8      	beq.n	8000344 <Write_byte_SPI+0x38>
	//debug = SPI1->DR;
	GPIOA->ODR = BIT0;
 8000352:	4b28      	ldr	r3, [pc, #160]	; (80003f4 <Write_byte_SPI+0xe8>)
 8000354:	2201      	movs	r2, #1
 8000356:	615a      	str	r2, [r3, #20]
	//for(int i=0;i<10000;i++);
	//SPI1->CR1 &=~BIT6;//BIT 6, SPE: SPI enable
	//for(int i=0;i<10000;i++);
	//SPI1->CR1 |=BIT6;//BIT 6, SPE: SPI enable
	GPIOA->ODR &= ~BIT0;
 8000358:	4a26      	ldr	r2, [pc, #152]	; (80003f4 <Write_byte_SPI+0xe8>)
 800035a:	4b26      	ldr	r3, [pc, #152]	; (80003f4 <Write_byte_SPI+0xe8>)
 800035c:	695b      	ldr	r3, [r3, #20]
 800035e:	f023 0301 	bic.w	r3, r3, #1
 8000362:	6153      	str	r3, [r2, #20]


	SPI1->DR = 0xff;// instruction pour écrire
 8000364:	4b22      	ldr	r3, [pc, #136]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000366:	22ff      	movs	r2, #255	; 0xff
 8000368:	819a      	strh	r2, [r3, #12]
	while(!((SPI1->SR)&(BIT1)));// bit de transmission
 800036a:	bf00      	nop
 800036c:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <Write_byte_SPI+0xe4>)
 800036e:	891b      	ldrh	r3, [r3, #8]
 8000370:	b29b      	uxth	r3, r3
 8000372:	f003 0302 	and.w	r3, r3, #2
 8000376:	2b00      	cmp	r3, #0
 8000378:	d0f8      	beq.n	800036c <Write_byte_SPI+0x60>

	SPI1->DR = (uint8_t) (adresse & 0x00FF); //masquage des 8 MSB
 800037a:	4b1d      	ldr	r3, [pc, #116]	; (80003f0 <Write_byte_SPI+0xe4>)
 800037c:	88fa      	ldrh	r2, [r7, #6]
 800037e:	b2d2      	uxtb	r2, r2
 8000380:	b292      	uxth	r2, r2
 8000382:	819a      	strh	r2, [r3, #12]
	while(!((SPI1->SR)&(BIT1)));// bit de transmission
 8000384:	bf00      	nop
 8000386:	4b1a      	ldr	r3, [pc, #104]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000388:	891b      	ldrh	r3, [r3, #8]
 800038a:	b29b      	uxth	r3, r3
 800038c:	f003 0302 	and.w	r3, r3, #2
 8000390:	2b00      	cmp	r3, #0
 8000392:	d0f8      	beq.n	8000386 <Write_byte_SPI+0x7a>

	SPI1->DR = (uint8_t) ((adresse>>8) & 0x00FF);// right shift de 8 pour mettre les 8 dernier bits d adresse
 8000394:	4a16      	ldr	r2, [pc, #88]	; (80003f0 <Write_byte_SPI+0xe4>)
 8000396:	88fb      	ldrh	r3, [r7, #6]
 8000398:	0a1b      	lsrs	r3, r3, #8
 800039a:	b29b      	uxth	r3, r3
 800039c:	b2db      	uxtb	r3, r3
 800039e:	b29b      	uxth	r3, r3
 80003a0:	8193      	strh	r3, [r2, #12]
	while(!((SPI1->SR)&(BIT1)));// bit de transmission
 80003a2:	bf00      	nop
 80003a4:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <Write_byte_SPI+0xe4>)
 80003a6:	891b      	ldrh	r3, [r3, #8]
 80003a8:	b29b      	uxth	r3, r3
 80003aa:	f003 0302 	and.w	r3, r3, #2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d0f8      	beq.n	80003a4 <Write_byte_SPI+0x98>
	SPI1->DR = 0x0a;
 80003b2:	4b0f      	ldr	r3, [pc, #60]	; (80003f0 <Write_byte_SPI+0xe4>)
 80003b4:	220a      	movs	r2, #10
 80003b6:	819a      	strh	r2, [r3, #12]
	//SPI1->DR = donnee;

	while(!((SPI1->SR)&(BIT1)));// bit de transmission
 80003b8:	bf00      	nop
 80003ba:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <Write_byte_SPI+0xe4>)
 80003bc:	891b      	ldrh	r3, [r3, #8]
 80003be:	b29b      	uxth	r3, r3
 80003c0:	f003 0302 	and.w	r3, r3, #2
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d0f8      	beq.n	80003ba <Write_byte_SPI+0xae>

	GPIOA->ODR = BIT0;
 80003c8:	4b0a      	ldr	r3, [pc, #40]	; (80003f4 <Write_byte_SPI+0xe8>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	615a      	str	r2, [r3, #20]
	debug = GPIOA->ODR;
 80003ce:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <Write_byte_SPI+0xe8>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	60fb      	str	r3, [r7, #12]

	SPI1->CR1 &=~BIT6;//SPI disable
 80003d4:	4a06      	ldr	r2, [pc, #24]	; (80003f0 <Write_byte_SPI+0xe4>)
 80003d6:	4b06      	ldr	r3, [pc, #24]	; (80003f0 <Write_byte_SPI+0xe4>)
 80003d8:	881b      	ldrh	r3, [r3, #0]
 80003da:	b29b      	uxth	r3, r3
 80003dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003e0:	b29b      	uxth	r3, r3
 80003e2:	8013      	strh	r3, [r2, #0]


}
 80003e4:	bf00      	nop
 80003e6:	3714      	adds	r7, #20
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	40013000 	.word	0x40013000
 80003f4:	40020000 	.word	0x40020000

080003f8 <main>:



int main(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
  volatile uint16_t MISO = 10;
 80003fe:	230a      	movs	r3, #10
 8000400:	80fb      	strh	r3, [r7, #6]
  GPIO_SPI_config();
 8000402:	f7ff fee1 	bl	80001c8 <GPIO_SPI_config>
  for(int i=0;i<10000;i++);
 8000406:	2300      	movs	r3, #0
 8000408:	60fb      	str	r3, [r7, #12]
 800040a:	e002      	b.n	8000412 <main+0x1a>
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	3301      	adds	r3, #1
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	f242 720f 	movw	r2, #9999	; 0x270f
 8000418:	4293      	cmp	r3, r2
 800041a:	ddf7      	ble.n	800040c <main+0x14>
  Write_byte_SPI(0x0000,0x0A);
 800041c:	210a      	movs	r1, #10
 800041e:	2000      	movs	r0, #0
 8000420:	f7ff ff74 	bl	800030c <Write_byte_SPI>
  for(int i=0;i<10000;i++);
 8000424:	2300      	movs	r3, #0
 8000426:	60bb      	str	r3, [r7, #8]
 8000428:	e002      	b.n	8000430 <main+0x38>
 800042a:	68bb      	ldr	r3, [r7, #8]
 800042c:	3301      	adds	r3, #1
 800042e:	60bb      	str	r3, [r7, #8]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	f242 720f 	movw	r2, #9999	; 0x270f
 8000436:	4293      	cmp	r3, r2
 8000438:	ddf7      	ble.n	800042a <main+0x32>
  MISO = Read_byte_SPI(0x0000);
 800043a:	2000      	movs	r0, #0
 800043c:	f7ff ff04 	bl	8000248 <Read_byte_SPI>
 8000440:	4603      	mov	r3, r0
 8000442:	80fb      	strh	r3, [r7, #6]
  while (1)
 8000444:	e7fe      	b.n	8000444 <main+0x4c>
	...

08000448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000448:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000480 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800044c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800044e:	e003      	b.n	8000458 <LoopCopyDataInit>

08000450 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000450:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000452:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000454:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000456:	3104      	adds	r1, #4

08000458 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000458:	480b      	ldr	r0, [pc, #44]	; (8000488 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800045c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800045e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000460:	d3f6      	bcc.n	8000450 <CopyDataInit>
  ldr  r2, =_sbss
 8000462:	4a0b      	ldr	r2, [pc, #44]	; (8000490 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000464:	e002      	b.n	800046c <LoopFillZerobss>

08000466 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000466:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000468:	f842 3b04 	str.w	r3, [r2], #4

0800046c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800046c:	4b09      	ldr	r3, [pc, #36]	; (8000494 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800046e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000470:	d3f9      	bcc.n	8000466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000472:	f000 f841 	bl	80004f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000476:	f000 f8f1 	bl	800065c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800047a:	f7ff ffbd 	bl	80003f8 <main>
  bx  lr    
 800047e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000480:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000484:	080006c4 	.word	0x080006c4
  ldr  r0, =_sdata
 8000488:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800048c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000490:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000494:	2000001c 	.word	0x2000001c

08000498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC_IRQHandler>

0800049a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0
}
 800049e:	bf00      	nop
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr

080004a8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80004ac:	e7fe      	b.n	80004ac <HardFault_Handler+0x4>

080004ae <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80004ae:	b480      	push	{r7}
 80004b0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80004b2:	e7fe      	b.n	80004b2 <MemManage_Handler+0x4>

080004b4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <BusFault_Handler+0x4>

080004ba <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80004be:	e7fe      	b.n	80004be <UsageFault_Handler+0x4>

080004c0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
}
 80004c4:	bf00      	nop
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr

080004ce <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004fc:	4a16      	ldr	r2, [pc, #88]	; (8000558 <SystemInit+0x60>)
 80004fe:	4b16      	ldr	r3, [pc, #88]	; (8000558 <SystemInit+0x60>)
 8000500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000504:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000508:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800050c:	4a13      	ldr	r2, [pc, #76]	; (800055c <SystemInit+0x64>)
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <SystemInit+0x64>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000518:	4b10      	ldr	r3, [pc, #64]	; (800055c <SystemInit+0x64>)
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800051e:	4a0f      	ldr	r2, [pc, #60]	; (800055c <SystemInit+0x64>)
 8000520:	4b0e      	ldr	r3, [pc, #56]	; (800055c <SystemInit+0x64>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000528:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800052c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800052e:	4b0b      	ldr	r3, [pc, #44]	; (800055c <SystemInit+0x64>)
 8000530:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <SystemInit+0x68>)
 8000532:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000534:	4a09      	ldr	r2, [pc, #36]	; (800055c <SystemInit+0x64>)
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <SystemInit+0x64>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800053e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <SystemInit+0x64>)
 8000542:	2200      	movs	r2, #0
 8000544:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000546:	f000 f80d 	bl	8000564 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800054a:	4b03      	ldr	r3, [pc, #12]	; (8000558 <SystemInit+0x60>)
 800054c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000550:	609a      	str	r2, [r3, #8]
#endif
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	e000ed00 	.word	0xe000ed00
 800055c:	40023800 	.word	0x40023800
 8000560:	24003010 	.word	0x24003010

08000564 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800056a:	2300      	movs	r3, #0
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	2300      	movs	r3, #0
 8000570:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000572:	4a36      	ldr	r2, [pc, #216]	; (800064c <SetSysClock+0xe8>)
 8000574:	4b35      	ldr	r3, [pc, #212]	; (800064c <SetSysClock+0xe8>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800057c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800057e:	4b33      	ldr	r3, [pc, #204]	; (800064c <SetSysClock+0xe8>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000586:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	3301      	adds	r3, #1
 800058c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d103      	bne.n	800059c <SetSysClock+0x38>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800059a:	d1f0      	bne.n	800057e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800059c:	4b2b      	ldr	r3, [pc, #172]	; (800064c <SetSysClock+0xe8>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d002      	beq.n	80005ae <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80005a8:	2301      	movs	r3, #1
 80005aa:	603b      	str	r3, [r7, #0]
 80005ac:	e001      	b.n	80005b2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d142      	bne.n	800063e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80005b8:	4a24      	ldr	r2, [pc, #144]	; (800064c <SetSysClock+0xe8>)
 80005ba:	4b24      	ldr	r3, [pc, #144]	; (800064c <SetSysClock+0xe8>)
 80005bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80005c4:	4a22      	ldr	r2, [pc, #136]	; (8000650 <SetSysClock+0xec>)
 80005c6:	4b22      	ldr	r3, [pc, #136]	; (8000650 <SetSysClock+0xec>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005ce:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80005d0:	4a1e      	ldr	r2, [pc, #120]	; (800064c <SetSysClock+0xe8>)
 80005d2:	4b1e      	ldr	r3, [pc, #120]	; (800064c <SetSysClock+0xe8>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80005d8:	4a1c      	ldr	r2, [pc, #112]	; (800064c <SetSysClock+0xe8>)
 80005da:	4b1c      	ldr	r3, [pc, #112]	; (800064c <SetSysClock+0xe8>)
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005e2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80005e4:	4a19      	ldr	r2, [pc, #100]	; (800064c <SetSysClock+0xe8>)
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <SetSysClock+0xe8>)
 80005e8:	689b      	ldr	r3, [r3, #8]
 80005ea:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80005ee:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80005f0:	4b16      	ldr	r3, [pc, #88]	; (800064c <SetSysClock+0xe8>)
 80005f2:	4a18      	ldr	r2, [pc, #96]	; (8000654 <SetSysClock+0xf0>)
 80005f4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80005f6:	4a15      	ldr	r2, [pc, #84]	; (800064c <SetSysClock+0xe8>)
 80005f8:	4b14      	ldr	r3, [pc, #80]	; (800064c <SetSysClock+0xe8>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000600:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000602:	bf00      	nop
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <SetSysClock+0xe8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d0f9      	beq.n	8000604 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000610:	4b11      	ldr	r3, [pc, #68]	; (8000658 <SetSysClock+0xf4>)
 8000612:	f240 7205 	movw	r2, #1797	; 0x705
 8000616:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000618:	4a0c      	ldr	r2, [pc, #48]	; (800064c <SetSysClock+0xe8>)
 800061a:	4b0c      	ldr	r3, [pc, #48]	; (800064c <SetSysClock+0xe8>)
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	f023 0303 	bic.w	r3, r3, #3
 8000622:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000624:	4a09      	ldr	r2, [pc, #36]	; (800064c <SetSysClock+0xe8>)
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <SetSysClock+0xe8>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f043 0302 	orr.w	r3, r3, #2
 800062e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000630:	bf00      	nop
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <SetSysClock+0xe8>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	f003 030c 	and.w	r3, r3, #12
 800063a:	2b08      	cmp	r3, #8
 800063c:	d1f9      	bne.n	8000632 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000
 8000654:	07405419 	.word	0x07405419
 8000658:	40023c00 	.word	0x40023c00

0800065c <__libc_init_array>:
 800065c:	b570      	push	{r4, r5, r6, lr}
 800065e:	4e0d      	ldr	r6, [pc, #52]	; (8000694 <__libc_init_array+0x38>)
 8000660:	4c0d      	ldr	r4, [pc, #52]	; (8000698 <__libc_init_array+0x3c>)
 8000662:	1ba4      	subs	r4, r4, r6
 8000664:	10a4      	asrs	r4, r4, #2
 8000666:	2500      	movs	r5, #0
 8000668:	42a5      	cmp	r5, r4
 800066a:	d109      	bne.n	8000680 <__libc_init_array+0x24>
 800066c:	4e0b      	ldr	r6, [pc, #44]	; (800069c <__libc_init_array+0x40>)
 800066e:	4c0c      	ldr	r4, [pc, #48]	; (80006a0 <__libc_init_array+0x44>)
 8000670:	f000 f818 	bl	80006a4 <_init>
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	10a4      	asrs	r4, r4, #2
 8000678:	2500      	movs	r5, #0
 800067a:	42a5      	cmp	r5, r4
 800067c:	d105      	bne.n	800068a <__libc_init_array+0x2e>
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000684:	4798      	blx	r3
 8000686:	3501      	adds	r5, #1
 8000688:	e7ee      	b.n	8000668 <__libc_init_array+0xc>
 800068a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800068e:	4798      	blx	r3
 8000690:	3501      	adds	r5, #1
 8000692:	e7f2      	b.n	800067a <__libc_init_array+0x1e>
 8000694:	080006bc 	.word	0x080006bc
 8000698:	080006bc 	.word	0x080006bc
 800069c:	080006bc 	.word	0x080006bc
 80006a0:	080006c0 	.word	0x080006c0

080006a4 <_init>:
 80006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006a6:	bf00      	nop
 80006a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006aa:	bc08      	pop	{r3}
 80006ac:	469e      	mov	lr, r3
 80006ae:	4770      	bx	lr

080006b0 <_fini>:
 80006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b2:	bf00      	nop
 80006b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006b6:	bc08      	pop	{r3}
 80006b8:	469e      	mov	lr, r3
 80006ba:	4770      	bx	lr
