
STM32L412KBx_CID_REG_SSD1306_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ab8  08000190  08000190  00010190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 ccmram        0000018c  08004c48  08004c48  00014c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000974  08004dd4  08004dd4  00014dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08005748  08005748  00020088  2**0
                  CONTENTS
  5 .ARM          00000000  08005748  08005748  00020088  2**0
                  CONTENTS
  6 .preinit_array 00000000  08005748  08005748  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08005748  08005748  00015748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000008  08005750  08005750  00015750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000088  20000000  08005758  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000538  20000088  080057e0  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005c0  080057e0  000205c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000168ff  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000278d  00000000  00000000  000369b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  00039148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d8  00000000  00000000  00039960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013ded  00000000  00000000  0003a038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b805  00000000  00000000  0004de25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006929c  00000000  00000000  0005962a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c28c6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000210c  00000000  00000000  000c291c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c30 	.word	0x08004c30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08004c30 	.word	0x08004c30

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2f>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab0:	bf24      	itt	cs
 8000ab2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ab6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aba:	d90d      	bls.n	8000ad8 <__aeabi_d2f+0x30>
 8000abc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000acc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad0:	bf08      	it	eq
 8000ad2:	f020 0001 	biceq.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000adc:	d121      	bne.n	8000b22 <__aeabi_d2f+0x7a>
 8000ade:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ae2:	bfbc      	itt	lt
 8000ae4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	4770      	bxlt	lr
 8000aea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af2:	f1c2 0218 	rsb	r2, r2, #24
 8000af6:	f1c2 0c20 	rsb	ip, r2, #32
 8000afa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afe:	fa20 f002 	lsr.w	r0, r0, r2
 8000b02:	bf18      	it	ne
 8000b04:	f040 0001 	orrne.w	r0, r0, #1
 8000b08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b14:	ea40 000c 	orr.w	r0, r0, ip
 8000b18:	fa23 f302 	lsr.w	r3, r3, r2
 8000b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b20:	e7cc      	b.n	8000abc <__aeabi_d2f+0x14>
 8000b22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b26:	d107      	bne.n	8000b38 <__aeabi_d2f+0x90>
 8000b28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b2c:	bf1e      	ittt	ne
 8000b2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b36:	4770      	bxne	lr
 8000b38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <main>:
uint16_t ambilightAverage;
void my_gesture( TGSNR last_gs, TGSNR second_gs, TGSNR first_gs );

FONT_INFO CurrentFont;

int main(void) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b098      	sub	sp, #96	; 0x60
 8000b4c:	af00      	add	r7, sp, #0


	SystemClock_Config();
 8000b4e:	f002 ffb9 	bl	8003ac4 <SystemClock_Config>

	RCC_gpio_init();
 8000b52:	f000 fe3b 	bl	80017cc <RCC_gpio_init>
	sw_led_debug_init();
 8000b56:	f000 fe93 	bl	8001880 <sw_led_debug_init>
	sw_softTimers_init( 1, MICRO_SEC );
 8000b5a:	2102      	movs	r1, #2
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	f001 fc17 	bl	8002390 <sw_softTimers_init>
	delay_ms(100);
 8000b62:	2064      	movs	r0, #100	; 0x64
 8000b64:	f001 fcb0 	bl	80024c8 <delay_ms>
	sw_i2c_simple_init();
 8000b68:	f002 fa84 	bl	8003074 <sw_i2c_simple_init>

	sw_ssd1306_init();
 8000b6c:	f000 ff98 	bl	8001aa0 <sw_ssd1306_init>

	MPU6050__init( MPU6050_SCALE_2000DPS, MPU6050_RANGE_2G );
 8000b70:	2100      	movs	r1, #0
 8000b72:	2003      	movs	r0, #3
 8000b74:	f002 fd44 	bl	8003600 <MPU6050__init>
	MPU6050__setThreshold( 3 );		// Ustawienie czułości
 8000b78:	2003      	movs	r0, #3
 8000b7a:	f002 fbc7 	bl	800330c <MPU6050__setThreshold>
	MPU6050__calibrateGyro( 5 );	// Kalibracja żyroskopu
 8000b7e:	2005      	movs	r0, #5
 8000b80:	f002 fc1e 	bl	80033c0 <MPU6050__calibrateGyro>

	delay_ms(10);
 8000b84:	200a      	movs	r0, #10
 8000b86:	f001 fc9f 	bl	80024c8 <delay_ms>

	if ( vcnl4010_init() ) {
 8000b8a:	f003 f951 	bl	8003e30 <vcnl4010_init>
//		glcd_puts( 0, 0, "VCNL4010 initialized", 1 );

	} else {
//		glcd_puts( 0, 0, "ERROR", 1 );
	}
	delay_ms(1000);
 8000b8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b92:	f001 fc99 	bl	80024c8 <delay_ms>

	softTimer3 = 200;
 8000b96:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <main+0x104>)
 8000b98:	22c8      	movs	r2, #200	; 0xc8
 8000b9a:	801a      	strh	r2, [r3, #0]
	register_measure_callback( pomiar );
 8000b9c:	482c      	ldr	r0, [pc, #176]	; (8000c50 <main+0x108>)
 8000b9e:	f003 f8db 	bl	8003d58 <register_measure_callback>

	paj7620_init( fps_120 );
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f000 faa2 	bl	80010ec <paj7620_init>
    register_gesture_callback( my_gesture, NULL );
 8000ba8:	2100      	movs	r1, #0
 8000baa:	482a      	ldr	r0, [pc, #168]	; (8000c54 <main+0x10c>)
 8000bac:	f000 fb24 	bl	80011f8 <register_gesture_callback>

    T_STRING TextX;
    T_STRING TextY;
    T_STRING TextZ;

	softTimer3 = 500;
 8000bb0:	4b26      	ldr	r3, [pc, #152]	; (8000c4c <main+0x104>)
 8000bb2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000bb6:	801a      	strh	r2, [r3, #0]
	struct Vector rawGyro;
	struct Vector normGyro;
	while(1) {
		SW_VCNL4010_MEASURE_EVENT();
 8000bb8:	f003 fa32 	bl	8004020 <SW_VCNL4010_MEASURE_EVENT>
		PAJ7620_EVENT();
 8000bbc:	f000 fb42 	bl	8001244 <PAJ7620_EVENT>

		if (softTimer2 == 0) {
 8000bc0:	4b25      	ldr	r3, [pc, #148]	; (8000c58 <main+0x110>)
 8000bc2:	881b      	ldrh	r3, [r3, #0]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d133      	bne.n	8000c32 <main+0xea>
			softTimer2 = 200;
 8000bca:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <main+0x110>)
 8000bcc:	22c8      	movs	r2, #200	; 0xc8
 8000bce:	801a      	strh	r2, [r3, #0]
			sw_led_xor();
 8000bd0:	f000 fe40 	bl	8001854 <sw_led_xor>
//			rawGyro		= MPU6050__readRawGyro();
//			normGyro	= MPU6050__readNormalizeGyro();
			normGyro	= MPU6050__readNormalizeAccel();
 8000bd4:	f002 fe7a 	bl	80038cc <MPU6050__readNormalizeAccel>
 8000bd8:	eef0 6a40 	vmov.f32	s13, s0
 8000bdc:	eeb0 7a60 	vmov.f32	s14, s1
 8000be0:	eef0 7a41 	vmov.f32	s15, s2
 8000be4:	edc7 6a00 	vstr	s13, [r7]
 8000be8:	ed87 7a01 	vstr	s14, [r7, #4]
 8000bec:	edc7 7a02 	vstr	s15, [r7, #8]
			TEXT_display_float( 0, 0,  normGyro.XAxis, &TextX );
 8000bf0:	edd7 7a00 	vldr	s15, [r7]
 8000bf4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	eeb0 0a67 	vmov.f32	s0, s15
 8000bfe:	2100      	movs	r1, #0
 8000c00:	2000      	movs	r0, #0
 8000c02:	f001 faff 	bl	8002204 <TEXT_display_float>
			TEXT_display_float( 0, 16, normGyro.YAxis, &TextY );
 8000c06:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c0e:	461a      	mov	r2, r3
 8000c10:	eeb0 0a67 	vmov.f32	s0, s15
 8000c14:	2110      	movs	r1, #16
 8000c16:	2000      	movs	r0, #0
 8000c18:	f001 faf4 	bl	8002204 <TEXT_display_float>
			TEXT_display_float( 0, 32, normGyro.ZAxis, &TextZ );
 8000c1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c20:	f107 0318 	add.w	r3, r7, #24
 8000c24:	461a      	mov	r2, r3
 8000c26:	eeb0 0a67 	vmov.f32	s0, s15
 8000c2a:	2120      	movs	r1, #32
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	f001 fae9 	bl	8002204 <TEXT_display_float>

		}

		if ( !softTimer3 ) {
 8000c32:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <main+0x104>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	b29b      	uxth	r3, r3
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d1bd      	bne.n	8000bb8 <main+0x70>
			sw_ssd1306_display();
 8000c3c:	f000 febc 	bl	80019b8 <sw_ssd1306_display>
			softTimer3 = 300;
 8000c40:	4b02      	ldr	r3, [pc, #8]	; (8000c4c <main+0x104>)
 8000c42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c46:	801a      	strh	r2, [r3, #0]
		SW_VCNL4010_MEASURE_EVENT();
 8000c48:	e7b6      	b.n	8000bb8 <main+0x70>
 8000c4a:	bf00      	nop
 8000c4c:	200005b2 	.word	0x200005b2
 8000c50:	08000d5d 	.word	0x08000d5d
 8000c54:	08000dc9 	.word	0x08000dc9
 8000c58:	2000059e 	.word	0x2000059e

08000c5c <srednia1>:
}



// ------------ Definicje funkcji --------------
static uint16_t srednia1( uint16_t wartosc ) {
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	80fb      	strh	r3, [r7, #6]
	static uint16_t bufor1[5] = {0,0,0,0,0};
	static uint8_t kolejny_pomiar = 0;
	bufor1[ kolejny_pomiar++ ] = wartosc;
 8000c66:	4b1a      	ldr	r3, [pc, #104]	; (8000cd0 <srednia1+0x74>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	1c5a      	adds	r2, r3, #1
 8000c6c:	b2d1      	uxtb	r1, r2
 8000c6e:	4a18      	ldr	r2, [pc, #96]	; (8000cd0 <srednia1+0x74>)
 8000c70:	7011      	strb	r1, [r2, #0]
 8000c72:	4619      	mov	r1, r3
 8000c74:	4a17      	ldr	r2, [pc, #92]	; (8000cd4 <srednia1+0x78>)
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	if (kolejny_pomiar == 5) {
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <srednia1+0x74>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b05      	cmp	r3, #5
 8000c82:	d102      	bne.n	8000c8a <srednia1+0x2e>
		kolejny_pomiar = 0;
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <srednia1+0x74>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
	}

	uint32_t wynik = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000c8e:	2300      	movs	r3, #0
 8000c90:	72fb      	strb	r3, [r7, #11]
 8000c92:	e00a      	b.n	8000caa <srednia1+0x4e>
		wynik = wynik + bufor1[i];
 8000c94:	7afb      	ldrb	r3, [r7, #11]
 8000c96:	4a0f      	ldr	r2, [pc, #60]	; (8000cd4 <srednia1+0x78>)
 8000c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000ca4:	7afb      	ldrb	r3, [r7, #11]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	72fb      	strb	r3, [r7, #11]
 8000caa:	7afb      	ldrb	r3, [r7, #11]
 8000cac:	2b04      	cmp	r3, #4
 8000cae:	d9f1      	bls.n	8000c94 <srednia1+0x38>
	}
	wynik = (uint16_t)wynik / 5;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4a08      	ldr	r2, [pc, #32]	; (8000cd8 <srednia1+0x7c>)
 8000cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cba:	089b      	lsrs	r3, r3, #2
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	60fb      	str	r3, [r7, #12]
	return wynik;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	b29b      	uxth	r3, r3
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	200000a4 	.word	0x200000a4
 8000cd4:	200000a8 	.word	0x200000a8
 8000cd8:	cccccccd 	.word	0xcccccccd

08000cdc <srednia2>:

static uint16_t srednia2( uint16_t wartosc ) {
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	80fb      	strh	r3, [r7, #6]
	static uint16_t bufor2[5] = {0,0,0,0,0};
	static uint8_t kolejny_pomiar = 0;
	bufor2 [ kolejny_pomiar++ ] = wartosc;
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <srednia2+0x74>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	b2d1      	uxtb	r1, r2
 8000cee:	4a18      	ldr	r2, [pc, #96]	; (8000d50 <srednia2+0x74>)
 8000cf0:	7011      	strb	r1, [r2, #0]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <srednia2+0x78>)
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
	if (kolejny_pomiar == 5) {
 8000cfc:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <srednia2+0x74>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b05      	cmp	r3, #5
 8000d02:	d102      	bne.n	8000d0a <srednia2+0x2e>
		kolejny_pomiar = 0;
 8000d04:	4b12      	ldr	r3, [pc, #72]	; (8000d50 <srednia2+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	701a      	strb	r2, [r3, #0]
	}

	uint32_t wynik = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000d0e:	2300      	movs	r3, #0
 8000d10:	72fb      	strb	r3, [r7, #11]
 8000d12:	e00a      	b.n	8000d2a <srednia2+0x4e>
		wynik = wynik + bufor2[i];
 8000d14:	7afb      	ldrb	r3, [r7, #11]
 8000d16:	4a0f      	ldr	r2, [pc, #60]	; (8000d54 <srednia2+0x78>)
 8000d18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	4413      	add	r3, r2
 8000d22:	60fb      	str	r3, [r7, #12]
	for ( uint8_t i=0; i<5; i++ ) {
 8000d24:	7afb      	ldrb	r3, [r7, #11]
 8000d26:	3301      	adds	r3, #1
 8000d28:	72fb      	strb	r3, [r7, #11]
 8000d2a:	7afb      	ldrb	r3, [r7, #11]
 8000d2c:	2b04      	cmp	r3, #4
 8000d2e:	d9f1      	bls.n	8000d14 <srednia2+0x38>
	}
	wynik = (uint16_t)wynik / 5;
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <srednia2+0x7c>)
 8000d36:	fba2 2303 	umull	r2, r3, r2, r3
 8000d3a:	089b      	lsrs	r3, r3, #2
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	60fb      	str	r3, [r7, #12]
	return wynik;
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	b29b      	uxth	r3, r3
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	200000b2 	.word	0x200000b2
 8000d54:	200000b4 	.word	0x200000b4
 8000d58:	cccccccd 	.word	0xcccccccd

08000d5c <pomiar>:


void pomiar( T_RESULTS *pomiar1 ) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	uint16_t result;

	// Składamy wynik 16 bitowy z 8 bitowych
	result = ( (uint16_t)pomiar1->proximityHigh<<8 ) | pomiar1->proximityLow;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	789b      	ldrb	r3, [r3, #2]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	b21a      	sxth	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	78db      	ldrb	r3, [r3, #3]
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	4313      	orrs	r3, r2
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	81fb      	strh	r3, [r7, #14]
	proximityAverage = srednia1(result ),
 8000d78:	89fb      	ldrh	r3, [r7, #14]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ff6e 	bl	8000c5c <srednia1>
 8000d80:	4603      	mov	r3, r0
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <pomiar+0x64>)
 8000d86:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 0, result, 1 );

	result = ( (uint16_t)pomiar1->ambientHigh<<8 )   | pomiar1->ambientLow;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	021b      	lsls	r3, r3, #8
 8000d8e:	b21a      	sxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	785b      	ldrb	r3, [r3, #1]
 8000d94:	b21b      	sxth	r3, r3
 8000d96:	4313      	orrs	r3, r2
 8000d98:	b21b      	sxth	r3, r3
 8000d9a:	81fb      	strh	r3, [r7, #14]
	ambilightAverage = srednia2(result);
 8000d9c:	89fb      	ldrh	r3, [r7, #14]
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ff9c 	bl	8000cdc <srednia2>
 8000da4:	4603      	mov	r3, r0
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <pomiar+0x68>)
 8000daa:	801a      	strh	r2, [r3, #0]
//	glcd_int( 0, 36, result, 1 );

	gpio_pin_XOR( DEBUG_PORT0, DEBUG_PIN0 );
 8000dac:	2101      	movs	r1, #1
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f000 fd30 	bl	8001816 <gpio_pin_XOR>
}
 8000db6:	bf00      	nop
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000596 	.word	0x20000596
 8000dc4:	20000594 	.word	0x20000594

08000dc8 <my_gesture>:

void my_gesture( TGSNR last_gs, TGSNR second_gs, TGSNR first_gs ) {
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	71bb      	strb	r3, [r7, #6]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	717b      	strb	r3, [r7, #5]
//    else if( last_gs == gs_cw )         graphic_puts_RAM( 0, 0, L"CW", 1, WHITE, BLACK, CurrentFont );		// 7
//    else if( last_gs == gs_ccw )        graphic_puts_RAM( 0, 0, L"CCW", 1, WHITE, BLACK, CurrentFont );		// 8
//    else if( last_gs == gs_wave )       graphic_puts_RAM( 0, 0, L"WAVE", 1, WHITE, BLACK, CurrentFont );		// 9

//	sw_ssd1306_ram_to_display(0);
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de6:	b480      	push	{r7}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dea:	e7fe      	b.n	8000dea <NMI_Handler+0x4>

08000dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <HardFault_Handler+0x4>

08000df2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <MemManage_Handler+0x4>

08000df8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <BusFault_Handler+0x4>

08000dfe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <UsageFault_Handler+0x4>

08000e04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e12:	b480      	push	{r7}
 8000e14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e34:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <SystemInit+0x5c>)
 8000e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e3a:	4a14      	ldr	r2, [pc, #80]	; (8000e8c <SystemInit+0x5c>)
 8000e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <SystemInit+0x60>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a11      	ldr	r2, [pc, #68]	; (8000e90 <SystemInit+0x60>)
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000e50:	4b0f      	ldr	r3, [pc, #60]	; (8000e90 <SystemInit+0x60>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000e56:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <SystemInit+0x60>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a0d      	ldr	r2, [pc, #52]	; (8000e90 <SystemInit+0x60>)
 8000e5c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000e60:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000e64:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000e66:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <SystemInit+0x60>)
 8000e68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e6c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e6e:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <SystemInit+0x60>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a07      	ldr	r2, [pc, #28]	; (8000e90 <SystemInit+0x60>)
 8000e74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e78:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000e7a:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <SystemInit+0x60>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr
 8000e8a:	bf00      	nop
 8000e8c:	e000ed00 	.word	0xe000ed00
 8000e90:	40021000 	.word	0x40021000

08000e94 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000e9a:	4b4f      	ldr	r3, [pc, #316]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d107      	bne.n	8000eb6 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000ea6:	4b4c      	ldr	r3, [pc, #304]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	f003 030f 	and.w	r3, r3, #15
 8000eb2:	617b      	str	r3, [r7, #20]
 8000eb4:	e005      	b.n	8000ec2 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000eb6:	4b48      	ldr	r3, [pc, #288]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	091b      	lsrs	r3, r3, #4
 8000ebc:	f003 030f 	and.w	r3, r3, #15
 8000ec0:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000ec2:	4a46      	ldr	r2, [pc, #280]	; (8000fdc <SystemCoreClockUpdate+0x148>)
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eca:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ecc:	4b42      	ldr	r3, [pc, #264]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	f003 030c 	and.w	r3, r3, #12
 8000ed4:	2b0c      	cmp	r3, #12
 8000ed6:	d866      	bhi.n	8000fa6 <SystemCoreClockUpdate+0x112>
 8000ed8:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <SystemCoreClockUpdate+0x4c>)
 8000eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ede:	bf00      	nop
 8000ee0:	08000f15 	.word	0x08000f15
 8000ee4:	08000fa7 	.word	0x08000fa7
 8000ee8:	08000fa7 	.word	0x08000fa7
 8000eec:	08000fa7 	.word	0x08000fa7
 8000ef0:	08000f1d 	.word	0x08000f1d
 8000ef4:	08000fa7 	.word	0x08000fa7
 8000ef8:	08000fa7 	.word	0x08000fa7
 8000efc:	08000fa7 	.word	0x08000fa7
 8000f00:	08000f25 	.word	0x08000f25
 8000f04:	08000fa7 	.word	0x08000fa7
 8000f08:	08000fa7 	.word	0x08000fa7
 8000f0c:	08000fa7 	.word	0x08000fa7
 8000f10:	08000f2d 	.word	0x08000f2d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000f14:	4a32      	ldr	r2, [pc, #200]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	6013      	str	r3, [r2, #0]
      break;
 8000f1a:	e048      	b.n	8000fae <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000f1c:	4b30      	ldr	r3, [pc, #192]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000f1e:	4a31      	ldr	r2, [pc, #196]	; (8000fe4 <SystemCoreClockUpdate+0x150>)
 8000f20:	601a      	str	r2, [r3, #0]
      break;
 8000f22:	e044      	b.n	8000fae <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f24:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000f26:	4a30      	ldr	r2, [pc, #192]	; (8000fe8 <SystemCoreClockUpdate+0x154>)
 8000f28:	601a      	str	r2, [r3, #0]
      break;
 8000f2a:	e040      	b.n	8000fae <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000f2c:	4b2a      	ldr	r3, [pc, #168]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000f36:	4b28      	ldr	r3, [pc, #160]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	091b      	lsrs	r3, r3, #4
 8000f3c:	f003 0307 	and.w	r3, r3, #7
 8000f40:	3301      	adds	r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d003      	beq.n	8000f52 <SystemCoreClockUpdate+0xbe>
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b03      	cmp	r3, #3
 8000f4e:	d006      	beq.n	8000f5e <SystemCoreClockUpdate+0xca>
 8000f50:	e00b      	b.n	8000f6a <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <SystemCoreClockUpdate+0x150>)
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5a:	613b      	str	r3, [r7, #16]
          break;
 8000f5c:	e00b      	b.n	8000f76 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000f5e:	4a22      	ldr	r2, [pc, #136]	; (8000fe8 <SystemCoreClockUpdate+0x154>)
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	613b      	str	r3, [r7, #16]
          break;
 8000f68:	e005      	b.n	8000f76 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f72:	613b      	str	r3, [r7, #16]
          break;
 8000f74:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	0a1b      	lsrs	r3, r3, #8
 8000f7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	0e5b      	lsrs	r3, r3, #25
 8000f8e:	f003 0303 	and.w	r3, r3, #3
 8000f92:	3301      	adds	r3, #1
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa0:	4a0f      	ldr	r2, [pc, #60]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000fa2:	6013      	str	r3, [r2, #0]
      break;
 8000fa4:	e003      	b.n	8000fae <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000fa6:	4a0e      	ldr	r2, [pc, #56]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	6013      	str	r3, [r2, #0]
      break;
 8000fac:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000fae:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <SystemCoreClockUpdate+0x144>)
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	091b      	lsrs	r3, r3, #4
 8000fb4:	f003 030f 	and.w	r3, r3, #15
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	; (8000fec <SystemCoreClockUpdate+0x158>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000fbe:	4b08      	ldr	r3, [pc, #32]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc8:	4a05      	ldr	r2, [pc, #20]	; (8000fe0 <SystemCoreClockUpdate+0x14c>)
 8000fca:	6013      	str	r3, [r2, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	371c      	adds	r7, #28
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	08004de8 	.word	0x08004de8
 8000fe0:	20000000 	.word	0x20000000
 8000fe4:	00f42400 	.word	0x00f42400
 8000fe8:	007a1200 	.word	0x007a1200
 8000fec:	08004dd8 	.word	0x08004dd8

08000ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db0b      	blt.n	800101a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	4907      	ldr	r1, [pc, #28]	; (8001028 <__NVIC_EnableIRQ+0x38>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000e100 	.word	0xe000e100

0800102c <paj7620_write_reg>:





static void paj7620_write_reg( uint8_t addr, uint8_t cmd ) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	460a      	mov	r2, r1
 8001036:	71fb      	strb	r3, [r7, #7]
 8001038:	4613      	mov	r3, r2
 800103a:	71bb      	strb	r3, [r7, #6]
	i2c_start();
	i2c_write( addr );
	i2c_write( cmd );
	i2c_stop();
#elif defined STM32F3 || defined STM32L4
	sw_i2c_write_reg( PAJ7620_ADDR, addr, cmd );
 800103c:	79ba      	ldrb	r2, [r7, #6]
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	4619      	mov	r1, r3
 8001042:	20e6      	movs	r0, #230	; 0xe6
 8001044:	f001 fe1a 	bl	8002c7c <sw_i2c_write_reg>
#endif
}
 8001048:	bf00      	nop
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <paj7620_read_reg>:

static uint8_t paj7620_read_reg( uint8_t addr, uint8_t len, uint8_t * buf ) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	603a      	str	r2, [r7, #0]
 800105a:	71fb      	strb	r3, [r7, #7]
 800105c:	460b      	mov	r3, r1
 800105e:	71bb      	strb	r3, [r7, #6]
	i2c_start();
	i2c_write( PAJ7620_ADDR + 1 );
	while (len--) *buf++ = i2c_read( len ? ACK : NACK );
	i2c_stop();
#elif defined STM32F3 || defined STM32L4
	sw_i2c_read_block( PAJ7620_ADDR, addr, len, buf );
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	b29a      	uxth	r2, r3
 8001064:	79f9      	ldrb	r1, [r7, #7]
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	20e6      	movs	r0, #230	; 0xe6
 800106a:	f001 fb9d 	bl	80027a8 <sw_i2c_read_block>
#endif

	return 0;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <paj7620_bank_select>:



static void paj7620_bank_select( uint8_t bank ) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
	paj7620_write_reg( PAJ7620_REGITER_BANK_SEL, PAJ7620_BANK0 );
 8001082:	2100      	movs	r1, #0
 8001084:	20ef      	movs	r0, #239	; 0xef
 8001086:	f7ff ffd1 	bl	800102c <paj7620_write_reg>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <paj_int_config>:

static void paj_int_config( void ) {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	EXTI->FTSR 			|= EXTI_FTSR_TR3;			// Falling trigger event configuration bit of line 3
	EXTI->RTSR 			|= EXTI_RTSR_TR3;			// Rising trigger event configuration bit of line 3
	EXTI->IMR 			|= EXTI_IMR_MR3;			// Interrupt Mask on line 3
	NVIC_EnableIRQ( EXTI3_IRQn );
#elif defined STM32L4
	RCC->APB2ENR 		|= RCC_APB2ENR_SYSCFGEN;
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <paj_int_config+0x4c>)
 800109a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800109c:	4a10      	ldr	r2, [pc, #64]	; (80010e0 <paj_int_config+0x4c>)
 800109e:	f043 0301 	orr.w	r3, r3, #1
 80010a2:	6613      	str	r3, [r2, #96]	; 0x60
	SYSCFG->EXTICR[0] 	|= SYSCFG_EXTICR1_EXTI2_PB;	// PB[3] pin
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <paj_int_config+0x50>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a0e      	ldr	r2, [pc, #56]	; (80010e4 <paj_int_config+0x50>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ae:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 		|= EXTI_FTSR1_FT2;			// Falling trigger event configuration bit of line 3
 80010b0:	4b0d      	ldr	r3, [pc, #52]	; (80010e8 <paj_int_config+0x54>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	4a0c      	ldr	r2, [pc, #48]	; (80010e8 <paj_int_config+0x54>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR1 		|= EXTI_RTSR1_RT2;			// Rising trigger event configuration bit of line 3
 80010bc:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <paj_int_config+0x54>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	4a09      	ldr	r2, [pc, #36]	; (80010e8 <paj_int_config+0x54>)
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6093      	str	r3, [r2, #8]
	EXTI->IMR1 			|= EXTI_IMR1_IM2;			// Interrupt Mask on line 3
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <paj_int_config+0x54>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <paj_int_config+0x54>)
 80010ce:	f043 0304 	orr.w	r3, r3, #4
 80010d2:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ( EXTI3_IRQn );
 80010d4:	2009      	movs	r0, #9
 80010d6:	f7ff ff8b 	bl	8000ff0 <__NVIC_EnableIRQ>
	#endif

//			PAJ_INT_EN_REG |= ( 1<<PAJ_INT_BIT0(PAJ_INT_NR) );
#endif
#endif
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40010000 	.word	0x40010000
 80010e8:	40010400 	.word	0x40010400

080010ec <paj7620_init>:


//............................ FUNKCJE dla u�ytkownika biblioteki .................................

/* inicjalizacja pracy czujnika gest�w */
uint8_t paj7620_init( TFPS fps ) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
	paj_int_config();
 80010f6:	f7ff ffcd 	bl	8001094 <paj_int_config>

	//*** WAKE UP - START ****
	_delay_ms(10);
 80010fa:	200a      	movs	r0, #10
 80010fc:	f001 f9e4 	bl	80024c8 <delay_ms>
	i2c_start();
  	uint8_t res = i2c_write( PAJ7620_ADDR );
  	i2c_stop();
#elif defined STM32F3 || defined STM32L4
	uint8_t res;
	if ( sw_i2c_IsDeviceReady( PAJ7620_ADDR, 2, 1 ) == I2C_Error ) {
 8001100:	2201      	movs	r2, #1
 8001102:	2102      	movs	r1, #2
 8001104:	20e6      	movs	r0, #230	; 0xe6
 8001106:	f002 f81f 	bl	8003148 <sw_i2c_IsDeviceReady>
 800110a:	4603      	mov	r3, r0
 800110c:	2b01      	cmp	r3, #1
 800110e:	d102      	bne.n	8001116 <paj7620_init+0x2a>
		res = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	73fb      	strb	r3, [r7, #15]
 8001114:	e001      	b.n	800111a <paj7620_init+0x2e>
	} else {
		res = 1;
 8001116:	2301      	movs	r3, #1
 8001118:	73fb      	strb	r3, [r7, #15]
	}
#endif
  	if( !res ) return 0x01; // je�li nie PAJ odpowiada to zwr�� b��d 0x01
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d101      	bne.n	8001124 <paj7620_init+0x38>
 8001120:	2301      	movs	r3, #1
 8001122:	e060      	b.n	80011e6 <paj7620_init+0xfa>
  	//*** wake up - end ****



	paj7620_bank_select( BANK0 );
 8001124:	2000      	movs	r0, #0
 8001126:	f7ff ffa7 	bl	8001078 <paj7620_bank_select>

	uint16_t 	chip_id = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	817b      	strh	r3, [r7, #10]
	uint8_t 	tmo 	= 255;
 800112e:	23ff      	movs	r3, #255	; 0xff
 8001130:	73bb      	strb	r3, [r7, #14]
	while( chip_id != 0x7620 ) {
 8001132:	e00f      	b.n	8001154 <paj7620_init+0x68>
		paj7620_read_reg( PAJ7620_ADDR_PART_ID_LOW, 2, (uint8_t*)&chip_id );
 8001134:	f107 030a 	add.w	r3, r7, #10
 8001138:	461a      	mov	r2, r3
 800113a:	2102      	movs	r1, #2
 800113c:	2000      	movs	r0, #0
 800113e:	f7ff ff87 	bl	8001050 <paj7620_read_reg>
		_delay_us(500);
 8001142:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001146:	f001 f9d7 	bl	80024f8 <delay_us>
		if( !tmo-- ) break;
 800114a:	7bbb      	ldrb	r3, [r7, #14]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	73ba      	strb	r2, [r7, #14]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d005      	beq.n	8001160 <paj7620_init+0x74>
	while( chip_id != 0x7620 ) {
 8001154:	897b      	ldrh	r3, [r7, #10]
 8001156:	f247 6220 	movw	r2, #30240	; 0x7620
 800115a:	4293      	cmp	r3, r2
 800115c:	d1ea      	bne.n	8001134 <paj7620_init+0x48>
 800115e:	e000      	b.n	8001162 <paj7620_init+0x76>
		if( !tmo-- ) break;
 8001160:	bf00      	nop
	}

	if( !tmo ) return 0xff;
 8001162:	7bbb      	ldrb	r3, [r7, #14]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d101      	bne.n	800116c <paj7620_init+0x80>
 8001168:	23ff      	movs	r3, #255	; 0xff
 800116a:	e03c      	b.n	80011e6 <paj7620_init+0xfa>

	paj7620_bank_select( BANK0 );
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff ff83 	bl	8001078 <paj7620_bank_select>

	for( uint8_t i=0; i < INIT_REG_ARRAY_SIZE; i++ ) {
 8001172:	2300      	movs	r3, #0
 8001174:	737b      	strb	r3, [r7, #13]
 8001176:	e00f      	b.n	8001198 <paj7620_init+0xac>
		paj7620_write_reg( pgm_read_byte( &initRegisterArray[i][0] ), pgm_read_byte( &initRegisterArray[i][1] ) );
 8001178:	7b7b      	ldrb	r3, [r7, #13]
 800117a:	4a1d      	ldr	r2, [pc, #116]	; (80011f0 <paj7620_init+0x104>)
 800117c:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001180:	7b7b      	ldrb	r3, [r7, #13]
 8001182:	491b      	ldr	r1, [pc, #108]	; (80011f0 <paj7620_init+0x104>)
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	440b      	add	r3, r1
 8001188:	785b      	ldrb	r3, [r3, #1]
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff4d 	bl	800102c <paj7620_write_reg>
	for( uint8_t i=0; i < INIT_REG_ARRAY_SIZE; i++ ) {
 8001192:	7b7b      	ldrb	r3, [r7, #13]
 8001194:	3301      	adds	r3, #1
 8001196:	737b      	strb	r3, [r7, #13]
 8001198:	7b7b      	ldrb	r3, [r7, #13]
 800119a:	2b51      	cmp	r3, #81	; 0x51
 800119c:	d9ec      	bls.n	8001178 <paj7620_init+0x8c>
	}

	paj7620_bank_select( BANK1 );
 800119e:	2001      	movs	r0, #1
 80011a0:	f7ff ff6a 	bl	8001078 <paj7620_bank_select>
	if( !fps ) paj7620_write_reg( 0x65, 0xB7 );		// 120 fps
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d104      	bne.n	80011b4 <paj7620_init+0xc8>
 80011aa:	21b7      	movs	r1, #183	; 0xb7
 80011ac:	2065      	movs	r0, #101	; 0x65
 80011ae:	f7ff ff3d 	bl	800102c <paj7620_write_reg>
 80011b2:	e003      	b.n	80011bc <paj7620_init+0xd0>
	else paj7620_write_reg( 0x65, 0x12 );			// 240 fps
 80011b4:	2112      	movs	r1, #18
 80011b6:	2065      	movs	r0, #101	; 0x65
 80011b8:	f7ff ff38 	bl	800102c <paj7620_write_reg>

	paj7620_bank_select( BANK0 );  //gesture flage reg in Bank0
 80011bc:	2000      	movs	r0, #0
 80011be:	f7ff ff5b 	bl	8001078 <paj7620_bank_select>

	// inicjalizacja wewnetrznych przerwa� w module PJA
	uint8_t dat;
	paj7620_read_reg( 0x43, 1, &dat );
 80011c2:	f107 0309 	add.w	r3, r7, #9
 80011c6:	461a      	mov	r2, r3
 80011c8:	2101      	movs	r1, #1
 80011ca:	2043      	movs	r0, #67	; 0x43
 80011cc:	f7ff ff40 	bl	8001050 <paj7620_read_reg>
	paj7620_read_reg( 0x44, 1, &dat );
 80011d0:	f107 0309 	add.w	r3, r7, #9
 80011d4:	461a      	mov	r2, r3
 80011d6:	2101      	movs	r1, #1
 80011d8:	2044      	movs	r0, #68	; 0x44
 80011da:	f7ff ff39 	bl	8001050 <paj7620_read_reg>

#if USE_CIRCLE_CONTINOUS == 1
  	enable_cc = 1;
 80011de:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <paj7620_init+0x108>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
#endif
  return 0;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	08004e18 	.word	0x08004e18
 80011f4:	200000cc 	.word	0x200000cc

080011f8 <register_gesture_callback>:
 *
 * 		Argumenty:
 * 		1. w�asny callback - w�asna funckja zwrotna
 * 		2. wska�nik na timer programowy o podstawie czasu 10ms
 */
void register_gesture_callback( TGESTURE callback, volatile uint16_t * gs_timer ) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	gesture_callback = callback;
 8001202:	4a06      	ldr	r2, [pc, #24]	; (800121c <register_gesture_callback+0x24>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6013      	str	r3, [r2, #0]
	gs_tmr 			 = gs_timer;
 8001208:	4a05      	ldr	r2, [pc, #20]	; (8001220 <register_gesture_callback+0x28>)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	6013      	str	r3, [r2, #0]
	gs_set_filter(0);
 800120e:	2000      	movs	r0, #0
 8001210:	f000 f808 	bl	8001224 <gs_set_filter>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200000e4 	.word	0x200000e4
 8001220:	200000f0 	.word	0x200000f0

08001224 <gs_set_filter>:




/* funkcja do zmiany filtr�w gest�w */
void gs_set_filter( TGESTUREFILTER filter ) {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
	gfilter = filter;
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <gs_set_filter+0x1c>)
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	8013      	strh	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	200000ec 	.word	0x200000ec

08001244 <PAJ7620_EVENT>:




/* g��wne zdarzenie (EVENT) kt�re nale�y zawsze wywo�ywa� w p�tli g��wnej programu */
void PAJ7620_EVENT( void ) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
#if USE_CIRCLE_CONTINOUS == 1
	static int 		angle_acc, last_angle_acc;
	static uint8_t 	gs_cc, last_gs_cc=1, gs_block;
	int 			dif;

	if( enable_cc && cc_tmr && !(*cc_tmr) ) {
 800124a:	4b98      	ldr	r3, [pc, #608]	; (80014ac <PAJ7620_EVENT+0x268>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b00      	cmp	r3, #0
 8001250:	f000 80a5 	beq.w	800139e <PAJ7620_EVENT+0x15a>
 8001254:	4b96      	ldr	r3, [pc, #600]	; (80014b0 <PAJ7620_EVENT+0x26c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	f000 80a0 	beq.w	800139e <PAJ7620_EVENT+0x15a>
 800125e:	4b94      	ldr	r3, [pc, #592]	; (80014b0 <PAJ7620_EVENT+0x26c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	b29b      	uxth	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	f040 8099 	bne.w	800139e <PAJ7620_EVENT+0x15a>

		if( gs_block ) gs_block--;
 800126c:	4b91      	ldr	r3, [pc, #580]	; (80014b4 <PAJ7620_EVENT+0x270>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d005      	beq.n	8001280 <PAJ7620_EVENT+0x3c>
 8001274:	4b8f      	ldr	r3, [pc, #572]	; (80014b4 <PAJ7620_EVENT+0x270>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	3b01      	subs	r3, #1
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b8d      	ldr	r3, [pc, #564]	; (80014b4 <PAJ7620_EVENT+0x270>)
 800127e:	701a      	strb	r2, [r3, #0]
		if( gs_block == 1 ) {
 8001280:	4b8c      	ldr	r3, [pc, #560]	; (80014b4 <PAJ7620_EVENT+0x270>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d105      	bne.n	8001294 <PAJ7620_EVENT+0x50>
			last_gs_cc = 0xFF; gs_cc = 0;
 8001288:	4b8b      	ldr	r3, [pc, #556]	; (80014b8 <PAJ7620_EVENT+0x274>)
 800128a:	22ff      	movs	r2, #255	; 0xff
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	4b8b      	ldr	r3, [pc, #556]	; (80014bc <PAJ7620_EVENT+0x278>)
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]
		}

		paj7620_read_reg( 0xc7, 2, (uint8_t*)&angle_acc );
 8001294:	4a8a      	ldr	r2, [pc, #552]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 8001296:	2102      	movs	r1, #2
 8001298:	20c7      	movs	r0, #199	; 0xc7
 800129a:	f7ff fed9 	bl	8001050 <paj7620_read_reg>
		angle_acc &= 0x07FF;
 800129e:	4b88      	ldr	r3, [pc, #544]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012a6:	4a86      	ldr	r2, [pc, #536]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012a8:	6013      	str	r3, [r2, #0]

		if( angle_acc ) {
 80012aa:	4b85      	ldr	r3, [pc, #532]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d071      	beq.n	8001396 <PAJ7620_EVENT+0x152>

			if( angle_acc != last_angle_acc ) {
 80012b2:	4b83      	ldr	r3, [pc, #524]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b83      	ldr	r3, [pc, #524]	; (80014c4 <PAJ7620_EVENT+0x280>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d06b      	beq.n	8001396 <PAJ7620_EVENT+0x152>

				dif = angle_acc - last_angle_acc;
 80012be:	4b80      	ldr	r3, [pc, #512]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4b80      	ldr	r3, [pc, #512]	; (80014c4 <PAJ7620_EVENT+0x280>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	60fb      	str	r3, [r7, #12]
				if( angle_acc - last_angle_acc < -16 ) {
 80012ca:	4b7d      	ldr	r3, [pc, #500]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	4b7d      	ldr	r3, [pc, #500]	; (80014c4 <PAJ7620_EVENT+0x280>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	f113 0f10 	cmn.w	r3, #16
 80012d8:	da2d      	bge.n	8001336 <PAJ7620_EVENT+0xf2>
					gs_cc = gs_cw;
 80012da:	4b78      	ldr	r3, [pc, #480]	; (80014bc <PAJ7620_EVENT+0x278>)
 80012dc:	2207      	movs	r2, #7
 80012de:	701a      	strb	r2, [r3, #0]
					if(circle_callback && last_gs_cc == gs_cc ) {
 80012e0:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <PAJ7620_EVENT+0x284>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d01d      	beq.n	8001324 <PAJ7620_EVENT+0xe0>
 80012e8:	4b73      	ldr	r3, [pc, #460]	; (80014b8 <PAJ7620_EVENT+0x274>)
 80012ea:	781a      	ldrb	r2, [r3, #0]
 80012ec:	4b73      	ldr	r3, [pc, #460]	; (80014bc <PAJ7620_EVENT+0x278>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d117      	bne.n	8001324 <PAJ7620_EVENT+0xe0>
						cc_cnt++;
 80012f4:	4b75      	ldr	r3, [pc, #468]	; (80014cc <PAJ7620_EVENT+0x288>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	3301      	adds	r3, #1
 80012fa:	4a74      	ldr	r2, [pc, #464]	; (80014cc <PAJ7620_EVENT+0x288>)
 80012fc:	6013      	str	r3, [r2, #0]
						circle_callback(gs_cc, &cc_cnt);
 80012fe:	4b72      	ldr	r3, [pc, #456]	; (80014c8 <PAJ7620_EVENT+0x284>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a6e      	ldr	r2, [pc, #440]	; (80014bc <PAJ7620_EVENT+0x278>)
 8001304:	7812      	ldrb	r2, [r2, #0]
 8001306:	4971      	ldr	r1, [pc, #452]	; (80014cc <PAJ7620_EVENT+0x288>)
 8001308:	4610      	mov	r0, r2
 800130a:	4798      	blx	r3
						gs_block = 25;
 800130c:	4b69      	ldr	r3, [pc, #420]	; (80014b4 <PAJ7620_EVENT+0x270>)
 800130e:	2219      	movs	r2, #25
 8001310:	701a      	strb	r2, [r3, #0]
#if USE_INIT_GESTURE == 1
						if( init_gs_state ) *init_gs_tmr = init_gs_tmr_value;
 8001312:	4b6f      	ldr	r3, [pc, #444]	; (80014d0 <PAJ7620_EVENT+0x28c>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d004      	beq.n	8001324 <PAJ7620_EVENT+0xe0>
 800131a:	4b6e      	ldr	r3, [pc, #440]	; (80014d4 <PAJ7620_EVENT+0x290>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6e      	ldr	r2, [pc, #440]	; (80014d8 <PAJ7620_EVENT+0x294>)
 8001320:	8812      	ldrh	r2, [r2, #0]
 8001322:	801a      	strh	r2, [r3, #0]
#endif
					}
					last_angle_acc = angle_acc;
 8001324:	4b66      	ldr	r3, [pc, #408]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a66      	ldr	r2, [pc, #408]	; (80014c4 <PAJ7620_EVENT+0x280>)
 800132a:	6013      	str	r3, [r2, #0]
					last_gs_cc = gs_cc;
 800132c:	4b63      	ldr	r3, [pc, #396]	; (80014bc <PAJ7620_EVENT+0x278>)
 800132e:	781a      	ldrb	r2, [r3, #0]
 8001330:	4b61      	ldr	r3, [pc, #388]	; (80014b8 <PAJ7620_EVENT+0x274>)
 8001332:	701a      	strb	r2, [r3, #0]
 8001334:	e02f      	b.n	8001396 <PAJ7620_EVENT+0x152>
				}
				else if( dif > 16 ) {
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b10      	cmp	r3, #16
 800133a:	dd2c      	ble.n	8001396 <PAJ7620_EVENT+0x152>
					gs_cc = gs_ccw;
 800133c:	4b5f      	ldr	r3, [pc, #380]	; (80014bc <PAJ7620_EVENT+0x278>)
 800133e:	2208      	movs	r2, #8
 8001340:	701a      	strb	r2, [r3, #0]
					if(circle_callback && last_gs_cc == gs_cc ) {
 8001342:	4b61      	ldr	r3, [pc, #388]	; (80014c8 <PAJ7620_EVENT+0x284>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d01d      	beq.n	8001386 <PAJ7620_EVENT+0x142>
 800134a:	4b5b      	ldr	r3, [pc, #364]	; (80014b8 <PAJ7620_EVENT+0x274>)
 800134c:	781a      	ldrb	r2, [r3, #0]
 800134e:	4b5b      	ldr	r3, [pc, #364]	; (80014bc <PAJ7620_EVENT+0x278>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	429a      	cmp	r2, r3
 8001354:	d117      	bne.n	8001386 <PAJ7620_EVENT+0x142>
						cc_cnt--;
 8001356:	4b5d      	ldr	r3, [pc, #372]	; (80014cc <PAJ7620_EVENT+0x288>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	3b01      	subs	r3, #1
 800135c:	4a5b      	ldr	r2, [pc, #364]	; (80014cc <PAJ7620_EVENT+0x288>)
 800135e:	6013      	str	r3, [r2, #0]
						circle_callback(gs_cc, &cc_cnt);
 8001360:	4b59      	ldr	r3, [pc, #356]	; (80014c8 <PAJ7620_EVENT+0x284>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a55      	ldr	r2, [pc, #340]	; (80014bc <PAJ7620_EVENT+0x278>)
 8001366:	7812      	ldrb	r2, [r2, #0]
 8001368:	4958      	ldr	r1, [pc, #352]	; (80014cc <PAJ7620_EVENT+0x288>)
 800136a:	4610      	mov	r0, r2
 800136c:	4798      	blx	r3
						gs_block = 25;
 800136e:	4b51      	ldr	r3, [pc, #324]	; (80014b4 <PAJ7620_EVENT+0x270>)
 8001370:	2219      	movs	r2, #25
 8001372:	701a      	strb	r2, [r3, #0]
#if USE_INIT_GESTURE == 1
						if( init_gs_state ) *init_gs_tmr = init_gs_tmr_value;
 8001374:	4b56      	ldr	r3, [pc, #344]	; (80014d0 <PAJ7620_EVENT+0x28c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d004      	beq.n	8001386 <PAJ7620_EVENT+0x142>
 800137c:	4b55      	ldr	r3, [pc, #340]	; (80014d4 <PAJ7620_EVENT+0x290>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a55      	ldr	r2, [pc, #340]	; (80014d8 <PAJ7620_EVENT+0x294>)
 8001382:	8812      	ldrh	r2, [r2, #0]
 8001384:	801a      	strh	r2, [r3, #0]
#endif
					}
					last_angle_acc = angle_acc;
 8001386:	4b4e      	ldr	r3, [pc, #312]	; (80014c0 <PAJ7620_EVENT+0x27c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a4e      	ldr	r2, [pc, #312]	; (80014c4 <PAJ7620_EVENT+0x280>)
 800138c:	6013      	str	r3, [r2, #0]
					last_gs_cc = gs_cc;
 800138e:	4b4b      	ldr	r3, [pc, #300]	; (80014bc <PAJ7620_EVENT+0x278>)
 8001390:	781a      	ldrb	r2, [r3, #0]
 8001392:	4b49      	ldr	r3, [pc, #292]	; (80014b8 <PAJ7620_EVENT+0x274>)
 8001394:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		*cc_tmr = 2;
 8001396:	4b46      	ldr	r3, [pc, #280]	; (80014b0 <PAJ7620_EVENT+0x26c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2202      	movs	r2, #2
 800139c:	801a      	strh	r2, [r3, #0]
	}
#endif

#if USE_INIT_GESTURE == 1
	if( init_gs_state && init_gs_tmr && !(*init_gs_tmr) ) {
 800139e:	4b4c      	ldr	r3, [pc, #304]	; (80014d0 <PAJ7620_EVENT+0x28c>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d028      	beq.n	80013f8 <PAJ7620_EVENT+0x1b4>
 80013a6:	4b4b      	ldr	r3, [pc, #300]	; (80014d4 <PAJ7620_EVENT+0x290>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d024      	beq.n	80013f8 <PAJ7620_EVENT+0x1b4>
 80013ae:	4b49      	ldr	r3, [pc, #292]	; (80014d4 <PAJ7620_EVENT+0x290>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d11e      	bne.n	80013f8 <PAJ7620_EVENT+0x1b4>
		init_gs_state 	= 0;
 80013ba:	4b45      	ldr	r3, [pc, #276]	; (80014d0 <PAJ7620_EVENT+0x28c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
		*init_gs_tmr 	= init_gs_tmr_value/10;
 80013c0:	4b45      	ldr	r3, [pc, #276]	; (80014d8 <PAJ7620_EVENT+0x294>)
 80013c2:	881a      	ldrh	r2, [r3, #0]
 80013c4:	4b43      	ldr	r3, [pc, #268]	; (80014d4 <PAJ7620_EVENT+0x290>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4944      	ldr	r1, [pc, #272]	; (80014dc <PAJ7620_EVENT+0x298>)
 80013ca:	fba1 1202 	umull	r1, r2, r1, r2
 80013ce:	08d2      	lsrs	r2, r2, #3
 80013d0:	b292      	uxth	r2, r2
 80013d2:	801a      	strh	r2, [r3, #0]
		init_gf_filter 	= init_gf_user_filter;
 80013d4:	4b42      	ldr	r3, [pc, #264]	; (80014e0 <PAJ7620_EVENT+0x29c>)
 80013d6:	881a      	ldrh	r2, [r3, #0]
 80013d8:	4b42      	ldr	r3, [pc, #264]	; (80014e4 <PAJ7620_EVENT+0x2a0>)
 80013da:	801a      	strh	r2, [r3, #0]

		if( init_gs_end_callback ) init_gs_end_callback( &init_gf_filter );
 80013dc:	4b42      	ldr	r3, [pc, #264]	; (80014e8 <PAJ7620_EVENT+0x2a4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d003      	beq.n	80013ec <PAJ7620_EVENT+0x1a8>
 80013e4:	4b40      	ldr	r3, [pc, #256]	; (80014e8 <PAJ7620_EVENT+0x2a4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	483e      	ldr	r0, [pc, #248]	; (80014e4 <PAJ7620_EVENT+0x2a0>)
 80013ea:	4798      	blx	r3
		gs_set_filter( init_gf_filter );
 80013ec:	4b3d      	ldr	r3, [pc, #244]	; (80014e4 <PAJ7620_EVENT+0x2a0>)
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff17 	bl	8001224 <gs_set_filter>
 80013f6:	e11d      	b.n	8001634 <PAJ7620_EVENT+0x3f0>
	}
#endif



	if( gs_tmr && clear_last_gs_flag && !*gs_tmr ) {
 80013f8:	4b3c      	ldr	r3, [pc, #240]	; (80014ec <PAJ7620_EVENT+0x2a8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d012      	beq.n	8001426 <PAJ7620_EVENT+0x1e2>
 8001400:	4b3b      	ldr	r3, [pc, #236]	; (80014f0 <PAJ7620_EVENT+0x2ac>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d00e      	beq.n	8001426 <PAJ7620_EVENT+0x1e2>
 8001408:	4b38      	ldr	r3, [pc, #224]	; (80014ec <PAJ7620_EVENT+0x2a8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	b29b      	uxth	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d108      	bne.n	8001426 <PAJ7620_EVENT+0x1e2>
		clear_last_gs_flag 	= 0;
 8001414:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <PAJ7620_EVENT+0x2ac>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
		second_gs 			= 0;
 800141a:	4b36      	ldr	r3, [pc, #216]	; (80014f4 <PAJ7620_EVENT+0x2b0>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
		first_gs 			= 0;
 8001420:	4b35      	ldr	r3, [pc, #212]	; (80014f8 <PAJ7620_EVENT+0x2b4>)
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]
	}

	if( paj_int_flag == 1 ) {
 8001426:	4b35      	ldr	r3, [pc, #212]	; (80014fc <PAJ7620_EVENT+0x2b8>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b01      	cmp	r3, #1
 800142e:	f040 8101 	bne.w	8001634 <PAJ7620_EVENT+0x3f0>
		paj_int_flag = 0;
 8001432:	4b32      	ldr	r3, [pc, #200]	; (80014fc <PAJ7620_EVENT+0x2b8>)
 8001434:	2200      	movs	r2, #0
 8001436:	701a      	strb	r2, [r3, #0]

		error = paj7620_read_reg( 0x43, 2, (uint8_t*)&dat );
 8001438:	f107 0308 	add.w	r3, r7, #8
 800143c:	461a      	mov	r2, r3
 800143e:	2102      	movs	r1, #2
 8001440:	2043      	movs	r0, #67	; 0x43
 8001442:	f7ff fe05 	bl	8001050 <paj7620_read_reg>
 8001446:	4603      	mov	r3, r0
 8001448:	72fb      	strb	r3, [r7, #11]

		if( !error ) {
 800144a:	7afb      	ldrb	r3, [r7, #11]
 800144c:	2b00      	cmp	r3, #0
 800144e:	f040 80f1 	bne.w	8001634 <PAJ7620_EVENT+0x3f0>
			res = 0;
 8001452:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <PAJ7620_EVENT+0x2bc>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]

			if( gfilter ) dat &= gfilter;
 8001458:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <PAJ7620_EVENT+0x2c0>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d005      	beq.n	800146c <PAJ7620_EVENT+0x228>
 8001460:	893a      	ldrh	r2, [r7, #8]
 8001462:	4b28      	ldr	r3, [pc, #160]	; (8001504 <PAJ7620_EVENT+0x2c0>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	4013      	ands	r3, r2
 8001468:	b29b      	uxth	r3, r3
 800146a:	813b      	strh	r3, [r7, #8]

			if( dat ) {
 800146c:	893b      	ldrh	r3, [r7, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d06d      	beq.n	800154e <PAJ7620_EVENT+0x30a>
				if( dat == 1 ) res = gs_right;
 8001472:	893b      	ldrh	r3, [r7, #8]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d103      	bne.n	8001480 <PAJ7620_EVENT+0x23c>
 8001478:	4b21      	ldr	r3, [pc, #132]	; (8001500 <PAJ7620_EVENT+0x2bc>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e066      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 2 ) res = gs_left;
 8001480:	893b      	ldrh	r3, [r7, #8]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d103      	bne.n	800148e <PAJ7620_EVENT+0x24a>
 8001486:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <PAJ7620_EVENT+0x2bc>)
 8001488:	2202      	movs	r2, #2
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e05f      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 4 ) res = gs_up;
 800148e:	893b      	ldrh	r3, [r7, #8]
 8001490:	2b04      	cmp	r3, #4
 8001492:	d103      	bne.n	800149c <PAJ7620_EVENT+0x258>
 8001494:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <PAJ7620_EVENT+0x2bc>)
 8001496:	2203      	movs	r2, #3
 8001498:	701a      	strb	r2, [r3, #0]
 800149a:	e058      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 8 ) res = gs_down;
 800149c:	893b      	ldrh	r3, [r7, #8]
 800149e:	2b08      	cmp	r3, #8
 80014a0:	d132      	bne.n	8001508 <PAJ7620_EVENT+0x2c4>
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <PAJ7620_EVENT+0x2bc>)
 80014a4:	2204      	movs	r2, #4
 80014a6:	701a      	strb	r2, [r3, #0]
 80014a8:	e051      	b.n	800154e <PAJ7620_EVENT+0x30a>
 80014aa:	bf00      	nop
 80014ac:	200000cc 	.word	0x200000cc
 80014b0:	200000c4 	.word	0x200000c4
 80014b4:	200000f5 	.word	0x200000f5
 80014b8:	20000004 	.word	0x20000004
 80014bc:	200000f6 	.word	0x200000f6
 80014c0:	200000f8 	.word	0x200000f8
 80014c4:	200000fc 	.word	0x200000fc
 80014c8:	200000c0 	.word	0x200000c0
 80014cc:	200000c8 	.word	0x200000c8
 80014d0:	200000e2 	.word	0x200000e2
 80014d4:	200000d8 	.word	0x200000d8
 80014d8:	200000dc 	.word	0x200000dc
 80014dc:	cccccccd 	.word	0xcccccccd
 80014e0:	200000de 	.word	0x200000de
 80014e4:	200000e0 	.word	0x200000e0
 80014e8:	200000d4 	.word	0x200000d4
 80014ec:	200000f0 	.word	0x200000f0
 80014f0:	200000f4 	.word	0x200000f4
 80014f4:	200000e9 	.word	0x200000e9
 80014f8:	200000ea 	.word	0x200000ea
 80014fc:	200000e8 	.word	0x200000e8
 8001500:	20000100 	.word	0x20000100
 8001504:	200000ec 	.word	0x200000ec
				else if( dat == 16 ) res = gs_forward;
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	2b10      	cmp	r3, #16
 800150c:	d103      	bne.n	8001516 <PAJ7620_EVENT+0x2d2>
 800150e:	4b4b      	ldr	r3, [pc, #300]	; (800163c <PAJ7620_EVENT+0x3f8>)
 8001510:	2205      	movs	r2, #5
 8001512:	701a      	strb	r2, [r3, #0]
 8001514:	e01b      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 32 ) res = gs_backward;
 8001516:	893b      	ldrh	r3, [r7, #8]
 8001518:	2b20      	cmp	r3, #32
 800151a:	d103      	bne.n	8001524 <PAJ7620_EVENT+0x2e0>
 800151c:	4b47      	ldr	r3, [pc, #284]	; (800163c <PAJ7620_EVENT+0x3f8>)
 800151e:	2206      	movs	r2, #6
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	e014      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 64 ) res = gs_cw;
 8001524:	893b      	ldrh	r3, [r7, #8]
 8001526:	2b40      	cmp	r3, #64	; 0x40
 8001528:	d103      	bne.n	8001532 <PAJ7620_EVENT+0x2ee>
 800152a:	4b44      	ldr	r3, [pc, #272]	; (800163c <PAJ7620_EVENT+0x3f8>)
 800152c:	2207      	movs	r2, #7
 800152e:	701a      	strb	r2, [r3, #0]
 8001530:	e00d      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 128 ) res = gs_ccw;
 8001532:	893b      	ldrh	r3, [r7, #8]
 8001534:	2b80      	cmp	r3, #128	; 0x80
 8001536:	d103      	bne.n	8001540 <PAJ7620_EVENT+0x2fc>
 8001538:	4b40      	ldr	r3, [pc, #256]	; (800163c <PAJ7620_EVENT+0x3f8>)
 800153a:	2208      	movs	r2, #8
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	e006      	b.n	800154e <PAJ7620_EVENT+0x30a>
				else if( dat == 256 ) res = gs_wave;
 8001540:	893b      	ldrh	r3, [r7, #8]
 8001542:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001546:	d102      	bne.n	800154e <PAJ7620_EVENT+0x30a>
 8001548:	4b3c      	ldr	r3, [pc, #240]	; (800163c <PAJ7620_EVENT+0x3f8>)
 800154a:	2209      	movs	r2, #9
 800154c:	701a      	strb	r2, [r3, #0]
			}

			if( res && gesture_callback ) {
 800154e:	4b3b      	ldr	r3, [pc, #236]	; (800163c <PAJ7620_EVENT+0x3f8>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d06e      	beq.n	8001634 <PAJ7620_EVENT+0x3f0>
 8001556:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <PAJ7620_EVENT+0x3fc>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d06a      	beq.n	8001634 <PAJ7620_EVENT+0x3f0>
#if USE_INIT_GESTURE == 1

				*init_gs_tmr = init_gs_tmr_value/10;
 800155e:	4b39      	ldr	r3, [pc, #228]	; (8001644 <PAJ7620_EVENT+0x400>)
 8001560:	881a      	ldrh	r2, [r3, #0]
 8001562:	4b39      	ldr	r3, [pc, #228]	; (8001648 <PAJ7620_EVENT+0x404>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4939      	ldr	r1, [pc, #228]	; (800164c <PAJ7620_EVENT+0x408>)
 8001568:	fba1 1202 	umull	r1, r2, r1, r2
 800156c:	08d2      	lsrs	r2, r2, #3
 800156e:	b292      	uxth	r2, r2
 8001570:	801a      	strh	r2, [r3, #0]

				if( !init_gs_state ) {
 8001572:	4b37      	ldr	r3, [pc, #220]	; (8001650 <PAJ7620_EVENT+0x40c>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d135      	bne.n	80015e6 <PAJ7620_EVENT+0x3a2>
					*init_gs_tmr = init_gs_tmr_value/10;
 800157a:	4b32      	ldr	r3, [pc, #200]	; (8001644 <PAJ7620_EVENT+0x400>)
 800157c:	881a      	ldrh	r2, [r3, #0]
 800157e:	4b32      	ldr	r3, [pc, #200]	; (8001648 <PAJ7620_EVENT+0x404>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4932      	ldr	r1, [pc, #200]	; (800164c <PAJ7620_EVENT+0x408>)
 8001584:	fba1 1202 	umull	r1, r2, r1, r2
 8001588:	08d2      	lsrs	r2, r2, #3
 800158a:	b292      	uxth	r2, r2
 800158c:	801a      	strh	r2, [r3, #0]
					init_gf_filter = gf_none;
 800158e:	4b31      	ldr	r3, [pc, #196]	; (8001654 <PAJ7620_EVENT+0x410>)
 8001590:	2200      	movs	r2, #0
 8001592:	801a      	strh	r2, [r3, #0]
					uint16_t tmr_tmp_val = init_gs_tmr_value;
 8001594:	4b2b      	ldr	r3, [pc, #172]	; (8001644 <PAJ7620_EVENT+0x400>)
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	80fb      	strh	r3, [r7, #6]
					if( init_gs_start_callback ) init_gs_start_callback( &tmr_tmp_val, &init_gf_filter );
 800159a:	4b2f      	ldr	r3, [pc, #188]	; (8001658 <PAJ7620_EVENT+0x414>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d005      	beq.n	80015ae <PAJ7620_EVENT+0x36a>
 80015a2:	4b2d      	ldr	r3, [pc, #180]	; (8001658 <PAJ7620_EVENT+0x414>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1dba      	adds	r2, r7, #6
 80015a8:	492a      	ldr	r1, [pc, #168]	; (8001654 <PAJ7620_EVENT+0x410>)
 80015aa:	4610      	mov	r0, r2
 80015ac:	4798      	blx	r3
					if( tmr_tmp_val >= 800 ) *init_gs_tmr = tmr_tmp_val/10;
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80015b4:	d308      	bcc.n	80015c8 <PAJ7620_EVENT+0x384>
 80015b6:	88fa      	ldrh	r2, [r7, #6]
 80015b8:	4b23      	ldr	r3, [pc, #140]	; (8001648 <PAJ7620_EVENT+0x404>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4923      	ldr	r1, [pc, #140]	; (800164c <PAJ7620_EVENT+0x408>)
 80015be:	fba1 1202 	umull	r1, r2, r1, r2
 80015c2:	08d2      	lsrs	r2, r2, #3
 80015c4:	b292      	uxth	r2, r2
 80015c6:	801a      	strh	r2, [r3, #0]
					gs_set_filter( init_gf_filter );
 80015c8:	4b22      	ldr	r3, [pc, #136]	; (8001654 <PAJ7620_EVENT+0x410>)
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff fe29 	bl	8001224 <gs_set_filter>
					first_gs = 0; second_gs = 0;
 80015d2:	4b22      	ldr	r3, [pc, #136]	; (800165c <PAJ7620_EVENT+0x418>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
 80015d8:	4b21      	ldr	r3, [pc, #132]	; (8001660 <PAJ7620_EVENT+0x41c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
					init_gs_state = 1;
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <PAJ7620_EVENT+0x40c>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
 80015e4:	e026      	b.n	8001634 <PAJ7620_EVENT+0x3f0>
				} else {
#endif

#if USE_CIRCLE_CONTINOUS == 1
					if( !gs_block ) {
 80015e6:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <PAJ7620_EVENT+0x420>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d11c      	bne.n	8001628 <PAJ7620_EVENT+0x3e4>
						gesture_callback( res, second_gs, first_gs );
 80015ee:	4b14      	ldr	r3, [pc, #80]	; (8001640 <PAJ7620_EVENT+0x3fc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a12      	ldr	r2, [pc, #72]	; (800163c <PAJ7620_EVENT+0x3f8>)
 80015f4:	7810      	ldrb	r0, [r2, #0]
 80015f6:	4a1a      	ldr	r2, [pc, #104]	; (8001660 <PAJ7620_EVENT+0x41c>)
 80015f8:	7811      	ldrb	r1, [r2, #0]
 80015fa:	4a18      	ldr	r2, [pc, #96]	; (800165c <PAJ7620_EVENT+0x418>)
 80015fc:	7812      	ldrb	r2, [r2, #0]
 80015fe:	4798      	blx	r3
						if( gs_tmr ) {
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <PAJ7620_EVENT+0x424>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d015      	beq.n	8001634 <PAJ7620_EVENT+0x3f0>
							first_gs 			= second_gs;
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <PAJ7620_EVENT+0x41c>)
 800160a:	781a      	ldrb	r2, [r3, #0]
 800160c:	4b13      	ldr	r3, [pc, #76]	; (800165c <PAJ7620_EVENT+0x418>)
 800160e:	701a      	strb	r2, [r3, #0]
							second_gs 			= res;
 8001610:	4b0a      	ldr	r3, [pc, #40]	; (800163c <PAJ7620_EVENT+0x3f8>)
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <PAJ7620_EVENT+0x41c>)
 8001616:	701a      	strb	r2, [r3, #0]
							clear_last_gs_flag 	= 1;
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <PAJ7620_EVENT+0x428>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
							if( CUSTOM_GS_CLEAR_TIME >= 500 ) *gs_tmr = CUSTOM_GS_CLEAR_TIME/10;
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <PAJ7620_EVENT+0x424>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2250      	movs	r2, #80	; 0x50
 8001624:	801a      	strh	r2, [r3, #0]
 8001626:	e005      	b.n	8001634 <PAJ7620_EVENT+0x3f0>
							else *gs_tmr = 500;
						}
					} else {
						first_gs  = 0;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <PAJ7620_EVENT+0x418>)
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
						second_gs = 0;
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <PAJ7620_EVENT+0x41c>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
#endif
			}

		}
	}
}
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000100 	.word	0x20000100
 8001640:	200000e4 	.word	0x200000e4
 8001644:	200000dc 	.word	0x200000dc
 8001648:	200000d8 	.word	0x200000d8
 800164c:	cccccccd 	.word	0xcccccccd
 8001650:	200000e2 	.word	0x200000e2
 8001654:	200000e0 	.word	0x200000e0
 8001658:	200000d0 	.word	0x200000d0
 800165c:	200000ea 	.word	0x200000ea
 8001660:	200000e9 	.word	0x200000e9
 8001664:	200000f5 	.word	0x200000f5
 8001668:	200000f0 	.word	0x200000f0
 800166c:	200000f4 	.word	0x200000f4

08001670 <EXTI2_IRQHandler>:
			paj_int_flag = 1;
		}
	#endif
}
#else
INTERRUPT void EXTI2_IRQHandler(void) {
 8001670:	4668      	mov	r0, sp
 8001672:	f020 0107 	bic.w	r1, r0, #7
 8001676:	468d      	mov	sp, r1
 8001678:	b481      	push	{r0, r7}
 800167a:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF2) {		// Pending bit for line 3
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <EXTI2_IRQHandler+0x30>)
 800167e:	695b      	ldr	r3, [r3, #20]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <EXTI2_IRQHandler+0x24>
		EXTI->PR1 = EXTI_PR1_PIF2;
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <EXTI2_IRQHandler+0x30>)
 800168a:	2204      	movs	r2, #4
 800168c:	615a      	str	r2, [r3, #20]
		paj_int_flag = 1;
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <EXTI2_IRQHandler+0x34>)
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
	}
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	bc81      	pop	{r0, r7}
 800169a:	4685      	mov	sp, r0
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40010400 	.word	0x40010400
 80016a4:	200000e8 	.word	0x200000e8

080016a8 <gpio_pin_cfg>:

#include "sw_mcu_conf.h"
#include "sw_gpio.h"

/******************* Funkcja ustawiająca trybyb pracy pinów *********************/
void gpio_pin_cfg( GPIO_TypeDef * const port, T_GPIO_PIN pin, T_GPIO_MODE mode ) {
 80016a8:	b480      	push	{r7}
 80016aa:	b087      	sub	sp, #28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	807b      	strh	r3, [r7, #2]
 80016b4:	4613      	mov	r3, r2
 80016b6:	803b      	strh	r3, [r7, #0]
	if (mode & 0x100u)
 80016b8:	883b      	ldrh	r3, [r7, #0]
 80016ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d006      	beq.n	80016d0 <gpio_pin_cfg+0x28>
		port->OTYPER |= pin;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	887b      	ldrh	r3, [r7, #2]
 80016c8:	431a      	orrs	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	e006      	b.n	80016de <gpio_pin_cfg+0x36>
	else
		port->OTYPER &= (uint32_t) ~pin;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	887a      	ldrh	r2, [r7, #2]
 80016d6:	43d2      	mvns	r2, r2
 80016d8:	401a      	ands	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	605a      	str	r2, [r3, #4]
	pin = __builtin_ctz(pin) * 2;
 80016de:	887b      	ldrh	r3, [r7, #2]
 80016e0:	fa93 f3a3 	rbit	r3, r3
 80016e4:	fab3 f383 	clz	r3, r3
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	807b      	strh	r3, [r7, #2]

	uint32_t reset_mask = ~(0x03u << pin);
 80016ee:	887b      	ldrh	r3, [r7, #2]
 80016f0:	2203      	movs	r2, #3
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43db      	mvns	r3, r3
 80016f8:	613b      	str	r3, [r7, #16]
	uint32_t reg_val;

	reg_val = port->MODER;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001700:	68fa      	ldr	r2, [r7, #12]
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4013      	ands	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x600u) >> 9u) << pin);
 8001708:	883b      	ldrh	r3, [r7, #0]
 800170a:	0a5b      	lsrs	r3, r3, #9
 800170c:	f003 0203 	and.w	r2, r3, #3
 8001710:	887b      	ldrh	r3, [r7, #2]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4313      	orrs	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]
	port->MODER = reg_val;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68fa      	ldr	r2, [r7, #12]
 8001720:	601a      	str	r2, [r3, #0]
	reg_val = port->PUPDR;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001728:	68fa      	ldr	r2, [r7, #12]
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0x30u) >> 4u) << pin);
 8001730:	883b      	ldrh	r3, [r7, #0]
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	f003 0203 	and.w	r2, r3, #3
 8001738:	887b      	ldrh	r3, [r7, #2]
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	4313      	orrs	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]
	port->PUPDR = reg_val;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	60da      	str	r2, [r3, #12]
	reg_val = port->OSPEEDR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	60fb      	str	r3, [r7, #12]
	reg_val &= reset_mask;
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4013      	ands	r3, r2
 8001756:	60fb      	str	r3, [r7, #12]
	reg_val |= (((mode & 0xC0u) >> 6u) << pin);
 8001758:	883b      	ldrh	r3, [r7, #0]
 800175a:	099b      	lsrs	r3, r3, #6
 800175c:	f003 0203 	and.w	r2, r3, #3
 8001760:	887b      	ldrh	r3, [r7, #2]
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	4313      	orrs	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]
	port->OSPEEDR = reg_val;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	609a      	str	r2, [r3, #8]

	volatile uint32_t * reg_adr;
	reg_adr = &port->AFR[0];
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3320      	adds	r3, #32
 8001776:	617b      	str	r3, [r7, #20]
	pin *= 2;
 8001778:	887b      	ldrh	r3, [r7, #2]
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	807b      	strh	r3, [r7, #2]

	if (pin > 28) {
 800177e:	887b      	ldrh	r3, [r7, #2]
 8001780:	2b1c      	cmp	r3, #28
 8001782:	d905      	bls.n	8001790 <gpio_pin_cfg+0xe8>
		pin -= 32;
 8001784:	887b      	ldrh	r3, [r7, #2]
 8001786:	3b20      	subs	r3, #32
 8001788:	807b      	strh	r3, [r7, #2]
		reg_adr = &port->AFR[1];
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3324      	adds	r3, #36	; 0x24
 800178e:	617b      	str	r3, [r7, #20]
	}
	reg_val = *reg_adr;
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	60fb      	str	r3, [r7, #12]
	reg_val &= ~(0x0fu << pin);
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	220f      	movs	r2, #15
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	4013      	ands	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
	reg_val |= (uint32_t) (mode & 0x0ful) << pin;
 80017a6:	883b      	ldrh	r3, [r7, #0]
 80017a8:	f003 020f 	and.w	r2, r3, #15
 80017ac:	887b      	ldrh	r3, [r7, #2]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
	*reg_adr = reg_val;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	601a      	str	r2, [r3, #0]
}
 80017be:	bf00      	nop
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <RCC_gpio_init>:
#endif
}
#endif

#if defined STM32L412KBx_nucleo
void RCC_gpio_init( void ) {
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

#ifdef RTC_PORTA_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <RCC_gpio_init+0x28>)
 80017d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d4:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <RCC_gpio_init+0x28>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	64d3      	str	r3, [r2, #76]	; 0x4c
#endif
#ifdef RTC_PORTB_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <RCC_gpio_init+0x28>)
 80017de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e0:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <RCC_gpio_init+0x28>)
 80017e2:	f043 0302 	orr.w	r3, r3, #2
 80017e6:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOGEN;
#endif
#ifdef RTC_PORTH_ENABLED
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOHEN;
#endif
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <gpio_pin_HI>:

#ifdef BSRR_REG
	inline void gpio_pin_LO(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
		port->BRR = pin;
	}
	inline void gpio_pin_HI(GPIO_TypeDef * const port, T_GPIO_PIN pin) {
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	807b      	strh	r3, [r7, #2]
		port->BSRR = pin;
 8001804:	887a      	ldrh	r2, [r7, #2]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	619a      	str	r2, [r3, #24]
	}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <gpio_pin_XOR>:
	inline void gpio_pin_HI(  GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
		port->BSRRL = pin;
	}
#endif

inline void gpio_pin_XOR( GPIO_TypeDef * const port, T_GPIO_PIN pin ) {
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
 800181e:	460b      	mov	r3, r1
 8001820:	807b      	strh	r3, [r7, #2]
	port->ODR ^= pin;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695a      	ldr	r2, [r3, #20]
 8001826:	887b      	ldrh	r3, [r7, #2]
 8001828:	405a      	eors	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	615a      	str	r2, [r3, #20]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <sw_led_off>:

volatile uint32_t ledEventFlag = 0;


#ifdef BSRR_REG
void sw_led_off( void ) {
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
	LED_PORT->BSRR = LED_PIN;
 8001840:	4b03      	ldr	r3, [pc, #12]	; (8001850 <sw_led_off+0x14>)
 8001842:	2208      	movs	r2, #8
 8001844:	619a      	str	r2, [r3, #24]
}
 8001846:	bf00      	nop
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	48000400 	.word	0x48000400

08001854 <sw_led_xor>:
	}
	void sw_led_on( void ) {
		LED_PORT->BSRRH = LED_PIN;
	}
#endif
void sw_led_xor( void ) {
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	LED_PORT->ODR ^= LED_PIN;
 8001858:	4b05      	ldr	r3, [pc, #20]	; (8001870 <sw_led_xor+0x1c>)
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	4a04      	ldr	r2, [pc, #16]	; (8001870 <sw_led_xor+0x1c>)
 800185e:	f083 0308 	eor.w	r3, r3, #8
 8001862:	6153      	str	r3, [r2, #20]
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	48000400 	.word	0x48000400

08001874 <sw_led_blink>:




void sw_led_blink( void ) { sw_led_xor(); }
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
 8001878:	f7ff ffec 	bl	8001854 <sw_led_xor>
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <sw_led_debug_init>:

void sw_led_debug_init( void ) {
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0

	sw_led_off( LED2_PORT, LED2_PIN_BLUE );
	sw_led_off( LED2_PORT, LED2_PIN_RED );
	sw_led_off( LED2_PORT, LED2_PIN_GREEN );
#else
	gpio_pin_cfg( LED_PORT, LED_PIN, 	gpio_mode_output_PP_LS );
 8001884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001888:	2108      	movs	r1, #8
 800188a:	480a      	ldr	r0, [pc, #40]	; (80018b4 <sw_led_debug_init+0x34>)
 800188c:	f7ff ff0c 	bl	80016a8 <gpio_pin_cfg>
	sw_led_off();
 8001890:	f7ff ffd4 	bl	800183c <sw_led_off>
#endif

#ifdef	DEBUG_PIN0
	gpio_pin_cfg( DEBUG_PORT0, DEBUG_PIN0, gpio_mode_output_PP_HS );
 8001894:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8001898:	2101      	movs	r1, #1
 800189a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189e:	f7ff ff03 	bl	80016a8 <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN1
	gpio_pin_cfg( DEBUG_PORT1, DEBUG_PIN1, gpio_mode_output_PP_HS );
 80018a2:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80018a6:	2102      	movs	r1, #2
 80018a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ac:	f7ff fefc 	bl	80016a8 <gpio_pin_cfg>
#endif
#ifdef	DEBUG_PIN2
	gpio_pin_cfg( DEBUG_PORT2, DEBUG_PIN2, gpio_mode_output_PP_HS );
#endif
}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	48000400 	.word	0x48000400

080018b8 <sw_led_blinking>:
int8_t sw_led_get_status(void) {
	if (blinkCounter == 0) 	return (int8_t)_led_not_blinking;
	else					return (int8_t)_led_blinking;
}

void sw_led_blinking(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 80018bc:	4b0c      	ldr	r3, [pc, #48]	; (80018f0 <sw_led_blinking+0x38>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d012      	beq.n	80018ea <sw_led_blinking+0x32>
 80018c4:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <sw_led_blinking+0x3c>)
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10d      	bne.n	80018ea <sw_led_blinking+0x32>
	else {
		softTimer3 = blinkDelay;
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <sw_led_blinking+0x40>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <sw_led_blinking+0x3c>)
 80018d6:	801a      	strh	r2, [r3, #0]
		sw_led_blink();
 80018d8:	f7ff ffcc 	bl	8001874 <sw_led_blink>
		blinkCounter--;
 80018dc:	4b04      	ldr	r3, [pc, #16]	; (80018f0 <sw_led_blinking+0x38>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	3b01      	subs	r3, #1
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	4b02      	ldr	r3, [pc, #8]	; (80018f0 <sw_led_blinking+0x38>)
 80018e6:	701a      	strb	r2, [r3, #0]
 80018e8:	e000      	b.n	80018ec <sw_led_blinking+0x34>
	if ( blinkCounter == 0 || softTimer3 != 0 ) return;	// Nic nie robimy jeśli
 80018ea:	bf00      	nop
	}
}
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000101 	.word	0x20000101
 80018f4:	200005b2 	.word	0x200005b2
 80018f8:	20000102 	.word	0x20000102

080018fc <__NVIC_EnableIRQ>:
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4907      	ldr	r1, [pc, #28]	; (8001934 <__NVIC_EnableIRQ+0x38>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100

08001938 <WriteCmd>:
}
#endif
//***********************************************
// Zapisanie kodu komendy do sterownika SSD1306
//***********************************************
static void WriteCmd( uint8_t cmd ) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
	sw_transmision_write( cmd );
	#if USE_CS==1
	CS_HI;
	#endif
#elif (TRANSMISSION_MODE==SOFT_I2C) || (TRANSMISSION_MODE==HARD_I2C)
	sw_i2c_write_reg( I2C_ADDRESS, I2C_CTRL_DC_0, cmd );
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	461a      	mov	r2, r3
 8001946:	2100      	movs	r1, #0
 8001948:	2078      	movs	r0, #120	; 0x78
 800194a:	f001 f997 	bl	8002c7c <sw_i2c_write_reg>
#endif
	delay_us(100);
 800194e:	2064      	movs	r0, #100	; 0x64
 8001950:	f000 fdd2 	bl	80024f8 <delay_us>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <WriteData>:
//***********************************************
// Zapisanie danej do pamięci obrazu sterownika SSD1306
//***********************************************
static void WriteData( uint8_t regAddr, uint8_t * buffer, uint16_t cnt ) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
 8001968:	4613      	mov	r3, r2
 800196a:	80bb      	strh	r3, [r7, #4]
		WriteSpi( buffer[i] ); 				// zapis danej
	}
	CS_HI;
#endif
#ifdef SSD1306_I2C
	sw_i2c_write_block( SSD1306_ADDR, SSD1306_SETSTARTLINE, cnt, buffer );
 800196c:	88ba      	ldrh	r2, [r7, #4]
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	2140      	movs	r1, #64	; 0x40
 8001972:	2078      	movs	r0, #120	; 0x78
 8001974:	f001 f828 	bl	80029c8 <sw_i2c_write_block>
#endif
}
 8001978:	bf00      	nop
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <sw_display_cls>:

//**********************************************
// Zeruj bufor wyświetlacza
// i zapisz jego zwartość do RAM obrazu
//**********************************************
void sw_display_cls( uint8_t *buffer, uint8_t pattern ) {
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 800198c:	2300      	movs	r3, #0
 800198e:	81fb      	strh	r3, [r7, #14]
 8001990:	e007      	b.n	80019a2 <sw_display_cls+0x22>
		buffer[i] = pattern;
 8001992:	89fb      	ldrh	r3, [r7, #14]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i = 0; i < FRAMEBUFFER_ALL; i++ ) {
 800199c:	89fb      	ldrh	r3, [r7, #14]
 800199e:	3301      	adds	r3, #1
 80019a0:	81fb      	strh	r3, [r7, #14]
 80019a2:	89fb      	ldrh	r3, [r7, #14]
 80019a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019a8:	d3f3      	bcc.n	8001992 <sw_display_cls+0x12>
	}
}
 80019aa:	bf00      	nop
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <sw_ssd1306_display>:
//***********************************************

//************ Wyślij bufor RAM do sterownika ************
void sw_ssd1306_display( void ) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	2378      	movs	r3, #120	; 0x78
 80019c0:	71fb      	strb	r3, [r7, #7]
static INLINE bool sw_is_RXNE_flag_ready(void) {
	if(hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
}

static INLINE void sw_i2c_set_7bitAddr( uint8_t devAddr ) {
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <sw_ssd1306_display+0x78>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80019ce:	f023 0303 	bic.w	r3, r3, #3
 80019d2:	79f9      	ldrb	r1, [r7, #7]
 80019d4:	4a16      	ldr	r2, [pc, #88]	; (8001a30 <sw_ssd1306_display+0x78>)
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	6812      	ldr	r2, [r2, #0]
 80019da:	430b      	orrs	r3, r1
 80019dc:	6053      	str	r3, [r2, #4]
}
 80019de:	bf00      	nop
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( 0x21  );				// Command_Column_Address_Set
 80019e0:	2021      	movs	r0, #33	; 0x21
 80019e2:	f7ff ffa9 	bl	8001938 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 80019e6:	2000      	movs	r0, #0
 80019e8:	f7ff ffa6 	bl	8001938 <WriteCmd>
	WriteCmd( SCREEN_WIDTH  - 1  );	// End
 80019ec:	207f      	movs	r0, #127	; 0x7f
 80019ee:	f7ff ffa3 	bl	8001938 <WriteCmd>

	WriteCmd( 0x22  );				// Command_Page_Address_Set
 80019f2:	2022      	movs	r0, #34	; 0x22
 80019f4:	f7ff ffa0 	bl	8001938 <WriteCmd>
	WriteCmd( 0x00  );				// Start
 80019f8:	2000      	movs	r0, #0
 80019fa:	f7ff ff9d 	bl	8001938 <WriteCmd>
	WriteCmd( SCREEN_HEIGHT - 1 );	// End
 80019fe:	203f      	movs	r0, #63	; 0x3f
 8001a00:	f7ff ff9a 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_SETLOWCOLUMN  );
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff ff97 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SETHIGHCOLUMN );
 8001a0a:	2010      	movs	r0, #16
 8001a0c:	f7ff ff94 	bl	8001938 <WriteCmd>
#if SCREEN_HEIGHT == 64
	WriteCmd( 0xB0 );
 8001a10:	20b0      	movs	r0, #176	; 0xb0
 8001a12:	f7ff ff91 	bl	8001938 <WriteCmd>
#endif
#if SCREEN_HEIGHT == 32
	WriteCmd( 0xB4 );
#endif
//	delay_ms(100);
   	WriteData( SSD1306_SETSTARTLINE, (uint8_t *)ActualDMABuffer, FRAMEBUFFER_ALL );
 8001a16:	4b07      	ldr	r3, [pc, #28]	; (8001a34 <sw_ssd1306_display+0x7c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a1e:	4619      	mov	r1, r3
 8001a20:	2040      	movs	r0, #64	; 0x40
 8001a22:	f7ff ff9b 	bl	800195c <WriteData>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	2000000c 	.word	0x2000000c
 8001a34:	20000508 	.word	0x20000508

08001a38 <timer16_init>:
/***************************************************************/

/*********************************** Timer16 init **************************************/
static void timer16_init( uint16_t timeFPS ) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	80fb      	strh	r3, [r7, #6]
	RCC->APB2ENR |= RCC_APB2ENR_TIM16EN;
 8001a42:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <timer16_init+0x58>)
 8001a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a46:	4a12      	ldr	r2, [pc, #72]	; (8001a90 <timer16_init+0x58>)
 8001a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a4c:	6613      	str	r3, [r2, #96]	; 0x60
	TIM16->PSC = (uint32_t)SystemCoreClock / 0xFFFF / timeFPS - 1;
 8001a4e:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <timer16_init+0x5c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a11      	ldr	r2, [pc, #68]	; (8001a98 <timer16_init+0x60>)
 8001a54:	fba2 2303 	umull	r2, r3, r2, r3
 8001a58:	0bda      	lsrs	r2, r3, #15
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	4a0e      	ldr	r2, [pc, #56]	; (8001a9c <timer16_init+0x64>)
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6293      	str	r3, [r2, #40]	; 0x28
	TIM16->ARR = 0xFFFF - 1;
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <timer16_init+0x64>)
 8001a68:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001a6c:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM16->DIER	= TIM_DIER_UIE;		// Update Event Interrupt
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <timer16_init+0x64>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	60da      	str	r2, [r3, #12]

	TIM16->CR1 |= TIM_CR1_CEN;
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <timer16_init+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <timer16_init+0x64>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( TIM1_UP_TIM16_IRQn );
 8001a80:	2019      	movs	r0, #25
 8001a82:	f7ff ff3b 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	20000000 	.word	0x20000000
 8001a98:	80008001 	.word	0x80008001
 8001a9c:	40014400 	.word	0x40014400

08001aa0 <sw_ssd1306_init>:
	}
}
/****************************************************************************************/

//************* INICJALIZACJA sterownika SSD1306
void sw_ssd1306_init(void) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
//	ActualDMABuffer = SpectrumBuffer;
//	ActualDMABuffer = TextBufferDisplay;
	ActualDMABuffer = TextBuffer;
 8001aa6:	4b39      	ldr	r3, [pc, #228]	; (8001b8c <sw_ssd1306_init+0xec>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a39      	ldr	r2, [pc, #228]	; (8001b90 <sw_ssd1306_init+0xf0>)
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	2378      	movs	r3, #120	; 0x78
 8001ab0:	71fb      	strb	r3, [r7, #7]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8001ab2:	4b38      	ldr	r3, [pc, #224]	; (8001b94 <sw_ssd1306_init+0xf4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001abe:	f023 0303 	bic.w	r3, r3, #3
 8001ac2:	79f9      	ldrb	r1, [r7, #7]
 8001ac4:	4a33      	ldr	r2, [pc, #204]	; (8001b94 <sw_ssd1306_init+0xf4>)
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	430b      	orrs	r3, r1
 8001acc:	6053      	str	r3, [r2, #4]
}
 8001ace:	bf00      	nop
	RES_LO;
	RES_HI;
#endif
	sw_i2c_set_7bitAddr( 0x78 );

	WriteCmd( SSD1306_DISPLAYOFF );
 8001ad0:	20ae      	movs	r0, #174	; 0xae
 8001ad2:	f7ff ff31 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SETDISPLAYCLOCKDIV );
 8001ad6:	20d5      	movs	r0, #213	; 0xd5
 8001ad8:	f7ff ff2e 	bl	8001938 <WriteCmd>
	WriteCmd( OLED_CONTRAST );
 8001adc:	20f0      	movs	r0, #240	; 0xf0
 8001ade:	f7ff ff2b 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_SETDISPLAYOFFSET );
 8001ae2:	20d3      	movs	r0, #211	; 0xd3
 8001ae4:	f7ff ff28 	bl	8001938 <WriteCmd>
	WriteCmd( 0x0 );
 8001ae8:	2000      	movs	r0, #0
 8001aea:	f7ff ff25 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SETSTARTLINE | 0x0 );
 8001aee:	2040      	movs	r0, #64	; 0x40
 8001af0:	f7ff ff22 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_CHARGEPUMP );
 8001af4:	208d      	movs	r0, #141	; 0x8d
 8001af6:	f7ff ff1f 	bl	8001938 <WriteCmd>

//    if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x10 );
//    else  WriteCmd( 0x14 );	// SSD1306_SWITCHCAPVCC

	WriteCmd( 0x14 );			// SSD1306_SWITCHCAPVCC
 8001afa:	2014      	movs	r0, #20
 8001afc:	f7ff ff1c 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_MEMORYMODE );
 8001b00:	2020      	movs	r0, #32
 8001b02:	f7ff ff19 	bl	8001938 <WriteCmd>
	WriteCmd( 0x00 );
 8001b06:	2000      	movs	r0, #0
 8001b08:	f7ff ff16 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SEGREMAP | 0x1 );
 8001b0c:	20a1      	movs	r0, #161	; 0xa1
 8001b0e:	f7ff ff13 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_COMSCANDEC );
 8001b12:	20c8      	movs	r0, #200	; 0xc8
 8001b14:	f7ff ff10 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_SETCONTRAST );
 8001b18:	2081      	movs	r0, #129	; 0x81
 8001b1a:	f7ff ff0d 	bl	8001938 <WriteCmd>
	WriteCmd( REFRESH_MAX );
 8001b1e:	20f0      	movs	r0, #240	; 0xf0
 8001b20:	f7ff ff0a 	bl	8001938 <WriteCmd>

//	if (vcc == SSD1306_EXTERNALVCC ) WriteCmd( 0x9F );
//	else WriteCmd( 0xCF );

	WriteCmd( 0xCF );					// SSD1306_SWITCHCAPVCC
 8001b24:	20cf      	movs	r0, #207	; 0xcf
 8001b26:	f7ff ff07 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SETPRECHARGE );
 8001b2a:	20d9      	movs	r0, #217	; 0xd9
 8001b2c:	f7ff ff04 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_SETCOMPINS );
	WriteCmd( 0x02 );
#endif
// ssd1306 - 128 x 64
#ifdef GLCD_RES_128_64
	WriteCmd( SSD1306_SETMULTIPLEX );
 8001b30:	20a8      	movs	r0, #168	; 0xa8
 8001b32:	f7ff ff01 	bl	8001938 <WriteCmd>
	WriteCmd( 0x3F );
 8001b36:	203f      	movs	r0, #63	; 0x3f
 8001b38:	f7ff fefe 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_SETCOMPINS );
 8001b3c:	20da      	movs	r0, #218	; 0xda
 8001b3e:	f7ff fefb 	bl	8001938 <WriteCmd>
	WriteCmd( 0x12 );
 8001b42:	2012      	movs	r0, #18
 8001b44:	f7ff fef8 	bl	8001938 <WriteCmd>
#endif
	WriteCmd( SSD1306_SETVCOMDETECT );
 8001b48:	20db      	movs	r0, #219	; 0xdb
 8001b4a:	f7ff fef5 	bl	8001938 <WriteCmd>
	WriteCmd( 0x40 );
 8001b4e:	2040      	movs	r0, #64	; 0x40
 8001b50:	f7ff fef2 	bl	8001938 <WriteCmd>

	WriteCmd( SSD1306_DISPLAYALLON_RESUME );
 8001b54:	20a4      	movs	r0, #164	; 0xa4
 8001b56:	f7ff feef 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_NORMALDISPLAY );
 8001b5a:	20a6      	movs	r0, #166	; 0xa6
 8001b5c:	f7ff feec 	bl	8001938 <WriteCmd>
	WriteCmd( SSD1306_DISPLAYON );
 8001b60:	20af      	movs	r0, #175	; 0xaf
 8001b62:	f7ff fee9 	bl	8001938 <WriteCmd>

	sw_display_cls( (uint8_t *)ActualDMABuffer, 0x00 );
 8001b66:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <sw_ssd1306_init+0xf0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff07 	bl	8001980 <sw_display_cls>
	sw_ssd1306_display();
 8001b72:	f7ff ff21 	bl	80019b8 <sw_ssd1306_display>

	timer16_init( 10 );
 8001b76:	200a      	movs	r0, #10
 8001b78:	f7ff ff5e 	bl	8001a38 <timer16_init>
	sw_dma_memset_init(8);
 8001b7c:	2008      	movs	r0, #8
 8001b7e:	f000 fb73 	bl	8002268 <sw_dma_memset_init>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	20000508 	.word	0x20000508
 8001b94:	2000000c 	.word	0x2000000c

08001b98 <graphic_draw_H_line_RAM>:
#include "displays.h"


/***************************************************************************************/
void graphic_draw_H_line_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, uint8_t width,
								  const uint32_t color, const T_GAMMA *gamma ) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	4608      	mov	r0, r1
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	817b      	strh	r3, [r7, #10]
 8001baa:	460b      	mov	r3, r1
 8001bac:	813b      	strh	r3, [r7, #8]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	71fb      	strb	r3, [r7, #7]

#ifdef PANEL_RGB
	T_RGB_2ROWS colorTmp[ 8 ];
	graphic_24bit_to_rgb( color, colorTmp, gamma );
#endif
	for ( uint8_t i=0; i < width; i++ ) {
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	75fb      	strb	r3, [r7, #23]
 8001bb6:	e00f      	b.n	8001bd8 <graphic_draw_H_line_RAM+0x40>
#ifdef PANEL_RGB
		graphic_set_pixel_RAM( buffer, x + i, y, colorTmp );
#elif defined COLOR_MONO
		graphic_set_pixel_RAM( buffer, x + i, y, (uint8_t *)&color );
 8001bb8:	7dfb      	ldrb	r3, [r7, #23]
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	897b      	ldrh	r3, [r7, #10]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	b219      	sxth	r1, r3
 8001bc4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001bc8:	f107 0320 	add.w	r3, r7, #32
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f003 f83b 	bl	8004c48 <_etext>
	for ( uint8_t i=0; i < width; i++ ) {
 8001bd2:	7dfb      	ldrb	r3, [r7, #23]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	75fb      	strb	r3, [r7, #23]
 8001bd8:	7dfa      	ldrb	r2, [r7, #23]
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d3eb      	bcc.n	8001bb8 <graphic_draw_H_line_RAM+0x20>
#endif
	}
}
 8001be0:	bf00      	nop
 8001be2:	bf00      	nop
 8001be4:	3718      	adds	r7, #24
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <graphic_fill_rectangle_RAM>:
}
/***************************************************************************************/

/***************************************************************************************/
void graphic_fill_rectangle_RAM( volatile T_DISPLAY *buffer, int16_t xPos, int16_t yPos, uint8_t width,
								 uint8_t height, const uint32_t color, const T_GAMMA *gamma ) {
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b088      	sub	sp, #32
 8001bee:	af02      	add	r7, sp, #8
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	4608      	mov	r0, r1
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	817b      	strh	r3, [r7, #10]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	813b      	strh	r3, [r7, #8]
 8001c00:	4613      	mov	r3, r2
 8001c02:	71fb      	strb	r3, [r7, #7]
	for ( uint8_t i=0; i < height; i++ ) {
 8001c04:	2300      	movs	r3, #0
 8001c06:	75fb      	strb	r3, [r7, #23]
 8001c08:	e013      	b.n	8001c32 <graphic_fill_rectangle_RAM+0x48>
		graphic_draw_H_line_RAM( buffer, xPos, yPos+i, width, color, gamma );
 8001c0a:	7dfb      	ldrb	r3, [r7, #23]
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	893b      	ldrh	r3, [r7, #8]
 8001c10:	4413      	add	r3, r2
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	b21a      	sxth	r2, r3
 8001c16:	79f8      	ldrb	r0, [r7, #7]
 8001c18:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1e:	9301      	str	r3, [sp, #4]
 8001c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	4603      	mov	r3, r0
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	f7ff ffb6 	bl	8001b98 <graphic_draw_H_line_RAM>
	for ( uint8_t i=0; i < height; i++ ) {
 8001c2c:	7dfb      	ldrb	r3, [r7, #23]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	75fb      	strb	r3, [r7, #23]
 8001c32:	7dfa      	ldrb	r2, [r7, #23]
 8001c34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d3e6      	bcc.n	8001c0a <graphic_fill_rectangle_RAM+0x20>
	}
}
 8001c3c:	bf00      	nop
 8001c3e:	bf00      	nop
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <polish_letters>:
	0xA2,  /*ó, */
};
#endif

/***** Zwraca numer znaku w tablicy ************************/
uint8_t polish_letters(uint8_t codePage, wchar_t codeChar) {
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]

	uint8_t i;
	uint8_t tmp=ASCII;
 8001c54:	2313      	movs	r3, #19
 8001c56:	73bb      	strb	r3, [r7, #14]

	for (i=0; i<18; i++) {
 8001c58:	2300      	movs	r3, #0
 8001c5a:	73fb      	strb	r3, [r7, #15]
 8001c5c:	e00e      	b.n	8001c7c <polish_letters+0x34>

#ifdef UNICODE
		if (codePage == UNICODE) {
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d108      	bne.n	8001c76 <polish_letters+0x2e>
			if ( codeChar == uniCode[i]) {
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <polish_letters+0x48>)
 8001c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6c:	683a      	ldr	r2, [r7, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d101      	bne.n	8001c76 <polish_letters+0x2e>
				return i;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	e006      	b.n	8001c84 <polish_letters+0x3c>
	for (i=0; i<18; i++) {
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	73fb      	strb	r3, [r7, #15]
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
 8001c7e:	2b11      	cmp	r3, #17
 8001c80:	d9ed      	bls.n	8001c5e <polish_letters+0x16>
			if ( codeChar == pgm_read_byte(cp852Code+i) )
				return i;
		}
#endif
	}
	return tmp;
 8001c82:	7bbb      	ldrb	r3, [r7, #14]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	08005674 	.word	0x08005674

08001c94 <graphic_draw_char_RAM>:
	return charWidth;
}
/*********************************************************************************************************/
#elif defined COLOR_MONO
uint8_t graphic_draw_char_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, wchar_t charCode, uint32_t  color,
									  uint32_t bg, uint8_t drawLine, FONT_INFO *fontPtrPGM, const T_GAMMA *gamma ) {
 8001c94:	b5b0      	push	{r4, r5, r7, lr}
 8001c96:	b08c      	sub	sp, #48	; 0x30
 8001c98:	af04      	add	r7, sp, #16
 8001c9a:	60f8      	str	r0, [r7, #12]
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	817b      	strh	r3, [r7, #10]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	813b      	strh	r3, [r7, #8]
	uint8_t		charWidth;
	uint16_t	charOffset;
	uint8_t		charHeight			= fontPtrPGM->heightPixels;
 8001ca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	763b      	strb	r3, [r7, #24]
	uint8_t		charAddressStart	= fontPtrPGM->startChar;
 8001cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	75fb      	strb	r3, [r7, #23]
	uint8_t		transCode 			= polish_letters(UNICODE, charCode);
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f7ff ffc7 	bl	8001c48 <polish_letters>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	75bb      	strb	r3, [r7, #22]
	uint8_t 	size 				= 1;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	757b      	strb	r3, [r7, #21]
	// Rysujemy SPACJĘ i wychodzimy -------------------------------------------------------------------
	if (charCode == L' ') {
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b20      	cmp	r3, #32
 8001cc6:	d113      	bne.n	8001cf0 <graphic_draw_char_RAM+0x5c>
		graphic_fill_rectangle_RAM( buffer, x, y, fontPtrPGM->spacePixels, charHeight, bg, gamma );
 8001cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cca:	7a5c      	ldrb	r4, [r3, #9]
 8001ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cce:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001cd2:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001cd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001cd8:	9202      	str	r2, [sp, #8]
 8001cda:	9301      	str	r3, [sp, #4]
 8001cdc:	7e3b      	ldrb	r3, [r7, #24]
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	4623      	mov	r3, r4
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f7ff ff80 	bl	8001bea <graphic_fill_rectangle_RAM>
		return fontPtrPGM->spacePixels;
 8001cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cec:	7a5b      	ldrb	r3, [r3, #9]
 8001cee:	e107      	b.n	8001f00 <graphic_draw_char_RAM+0x26c>
	}
	//--------------------------------------------------------------------------------------------------
	if (transCode == ASCII) {
 8001cf0:	7dbb      	ldrb	r3, [r7, #22]
 8001cf2:	2b13      	cmp	r3, #19
 8001cf4:	d112      	bne.n	8001d1c <graphic_draw_char_RAM+0x88>
		// Czytamy ile bitów zajmuje odległość czcionki
		charWidth  = fontPtrPGM->charInfo[ charCode - charAddressStart ].widthBits;
 8001cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	7dfb      	ldrb	r3, [r7, #23]
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	1acb      	subs	r3, r1, r3
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	77fb      	strb	r3, [r7, #31]
		// Czytamy ile bitów zajmuje odległość między znakami
		charOffset = fontPtrPGM->charInfo[ charCode - charAddressStart ].offset;
 8001d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d0a:	68da      	ldr	r2, [r3, #12]
 8001d0c:	7dfb      	ldrb	r3, [r7, #23]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	1acb      	subs	r3, r1, r3
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	885b      	ldrh	r3, [r3, #2]
 8001d18:	83bb      	strh	r3, [r7, #28]
 8001d1a:	e019      	b.n	8001d50 <graphic_draw_char_RAM+0xbc>
	} else {
		charWidth  = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].widthBits;
 8001d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d22:	8a9b      	ldrh	r3, [r3, #20]
 8001d24:	4619      	mov	r1, r3
 8001d26:	7dbb      	ldrb	r3, [r7, #22]
 8001d28:	f1c3 0312 	rsb	r3, r3, #18
 8001d2c:	1acb      	subs	r3, r1, r3
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	77fb      	strb	r3, [r7, #31]
		charOffset = fontPtrPGM->charInfo[ fontPtrPGM->sizeArray - (PL_CHARACTERS_COUNT - transCode) ].offset;
 8001d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d3c:	8a9b      	ldrh	r3, [r3, #20]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	7dbb      	ldrb	r3, [r7, #22]
 8001d42:	f1c3 0312 	rsb	r3, r3, #18
 8001d46:	1acb      	subs	r3, r1, r3
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	885b      	ldrh	r3, [r3, #2]
 8001d4e:	83bb      	strh	r3, [r7, #28]
	}

	if((x >= _width)					||	// Clip right
 8001d50:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001d54:	4a6c      	ldr	r2, [pc, #432]	; (8001f08 <graphic_draw_char_RAM+0x274>)
 8001d56:	8812      	ldrh	r2, [r2, #0]
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	da17      	bge.n	8001d8c <graphic_draw_char_RAM+0xf8>
		(y >= _height)					||	// Clip bottom
 8001d5c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001d60:	4a6a      	ldr	r2, [pc, #424]	; (8001f0c <graphic_draw_char_RAM+0x278>)
 8001d62:	8812      	ldrh	r2, [r2, #0]
	if((x >= _width)					||	// Clip right
 8001d64:	4293      	cmp	r3, r2
 8001d66:	da11      	bge.n	8001d8c <graphic_draw_char_RAM+0xf8>
		((x + charWidth  * size - 1) < 0)||	// Clip left
 8001d68:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d6c:	7ffb      	ldrb	r3, [r7, #31]
 8001d6e:	7d79      	ldrb	r1, [r7, #21]
 8001d70:	fb01 f303 	mul.w	r3, r1, r3
 8001d74:	4413      	add	r3, r2
		(y >= _height)					||	// Clip bottom
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	dd08      	ble.n	8001d8c <graphic_draw_char_RAM+0xf8>
		((y + charHeight * size - 1) < 0))	// Clip top
 8001d7a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001d7e:	7e3b      	ldrb	r3, [r7, #24]
 8001d80:	7d79      	ldrb	r1, [r7, #21]
 8001d82:	fb01 f303 	mul.w	r3, r1, r3
 8001d86:	4413      	add	r3, r2
		((x + charWidth  * size - 1) < 0)||	// Clip left
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	dc01      	bgt.n	8001d90 <graphic_draw_char_RAM+0xfc>
	return 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	e0b7      	b.n	8001f00 <graphic_draw_char_RAM+0x26c>

	if (charCode == L' ') {
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b20      	cmp	r3, #32
 8001d94:	d11a      	bne.n	8001dcc <graphic_draw_char_RAM+0x138>
		graphic_fill_rectangle_RAM( buffer, x , y, charWidth*size, charHeight*size, bg, NULL );
 8001d96:	7ffa      	ldrb	r2, [r7, #31]
 8001d98:	7d7b      	ldrb	r3, [r7, #21]
 8001d9a:	fb12 f303 	smulbb	r3, r2, r3
 8001d9e:	b2dc      	uxtb	r4, r3
 8001da0:	7e3a      	ldrb	r2, [r7, #24]
 8001da2:	7d7b      	ldrb	r3, [r7, #21]
 8001da4:	fb12 f303 	smulbb	r3, r2, r3
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dac:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001db0:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001db4:	2500      	movs	r5, #0
 8001db6:	9502      	str	r5, [sp, #8]
 8001db8:	9201      	str	r2, [sp, #4]
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	4623      	mov	r3, r4
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f7ff ff12 	bl	8001bea <graphic_fill_rectangle_RAM>

		return fontPtrPGM->spacePixels;
 8001dc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dc8:	7a5b      	ldrb	r3, [r3, #9]
 8001dca:	e099      	b.n	8001f00 <graphic_draw_char_RAM+0x26c>
	}
	int8_t i, k, j=0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	767b      	strb	r3, [r7, #25]
	uint8_t calkow = (charWidth - 1)/8; // Sprawdzamy w ilu bitach mamy szerokość czcionki
 8001dd0:	7ffb      	ldrb	r3, [r7, #31]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	da00      	bge.n	8001dda <graphic_draw_char_RAM+0x146>
 8001dd8:	3307      	adds	r3, #7
 8001dda:	10db      	asrs	r3, r3, #3
 8001ddc:	753b      	strb	r3, [r7, #20]
	uint8_t line;

	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 8001dde:	2300      	movs	r3, #0
 8001de0:	76fb      	strb	r3, [r7, #27]
 8001de2:	e086      	b.n	8001ef2 <graphic_draw_char_RAM+0x25e>
	{
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 8001de4:	2300      	movs	r3, #0
 8001de6:	767b      	strb	r3, [r7, #25]
 8001de8:	e078      	b.n	8001edc <graphic_draw_char_RAM+0x248>

			line = pgm_read_byte( fontPtrPGM->data + charOffset + (calkow + 1)*i + j );
 8001dea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dec:	691a      	ldr	r2, [r3, #16]
 8001dee:	8bbb      	ldrh	r3, [r7, #28]
 8001df0:	7d39      	ldrb	r1, [r7, #20]
 8001df2:	3101      	adds	r1, #1
 8001df4:	f997 001b 	ldrsb.w	r0, [r7, #27]
 8001df8:	fb00 f101 	mul.w	r1, r0, r1
 8001dfc:	4419      	add	r1, r3
 8001dfe:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001e02:	440b      	add	r3, r1
 8001e04:	4413      	add	r3, r2
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	74fb      	strb	r3, [r7, #19]

			for ( k=0; k<8; k++ ) {
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	76bb      	strb	r3, [r7, #26]
 8001e0e:	e05b      	b.n	8001ec8 <graphic_draw_char_RAM+0x234>
				if ( (line & (1 << (7-k))) && ( (k + 8*j) < charWidth) ) {    // Ekstrahujemy kolejne bity
 8001e10:	7cfa      	ldrb	r2, [r7, #19]
 8001e12:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001e16:	f1c3 0307 	rsb	r3, r3, #7
 8001e1a:	fa42 f303 	asr.w	r3, r2, r3
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d023      	beq.n	8001e6e <graphic_draw_char_RAM+0x1da>
 8001e26:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8001e2a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	441a      	add	r2, r3
 8001e32:	7ffb      	ldrb	r3, [r7, #31]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	da1a      	bge.n	8001e6e <graphic_draw_char_RAM+0x1da>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&color );
 8001e38:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	897b      	ldrh	r3, [r7, #10]
 8001e44:	4413      	add	r3, r2
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	4413      	add	r3, r2
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	b219      	sxth	r1, r3
 8001e54:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	893b      	ldrh	r3, [r7, #8]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f002 feee 	bl	8004c48 <_etext>
 8001e6c:	e026      	b.n	8001ebc <graphic_draw_char_RAM+0x228>
				}
				else if( (bg!=color) && ( (k + 8*j) < charWidth) ) {
 8001e6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d022      	beq.n	8001ebc <graphic_draw_char_RAM+0x228>
 8001e76:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8001e7a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	441a      	add	r2, r3
 8001e82:	7ffb      	ldrb	r3, [r7, #31]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	da19      	bge.n	8001ebc <graphic_draw_char_RAM+0x228>
						graphic_set_pixel_RAM( buffer, x + 8*j + k, y+i, (uint8_t *)&bg );
 8001e88:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	897b      	ldrh	r3, [r7, #10]
 8001e94:	4413      	add	r3, r2
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	4413      	add	r3, r2
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	b219      	sxth	r1, r3
 8001ea4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	893b      	ldrh	r3, [r7, #8]
 8001eac:	4413      	add	r3, r2
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	b21a      	sxth	r2, r3
 8001eb2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f002 fec6 	bl	8004c48 <_etext>
			for ( k=0; k<8; k++ ) {
 8001ebc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	76bb      	strb	r3, [r7, #26]
 8001ec8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001ecc:	2b07      	cmp	r3, #7
 8001ece:	dd9f      	ble.n	8001e10 <graphic_draw_char_RAM+0x17c>
		for ( j = 0; j < calkow+1; j++ ) {  // Kolejne kolumny
 8001ed0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	767b      	strb	r3, [r7, #25]
 8001edc:	7d3a      	ldrb	r2, [r7, #20]
 8001ede:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	da81      	bge.n	8001dea <graphic_draw_char_RAM+0x156>
	for ( i=0; i < charHeight; i++ ) // Kolejne wiersze
 8001ee6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	3301      	adds	r3, #1
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	76fb      	strb	r3, [r7, #27]
 8001ef2:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8001ef6:	7e3b      	ldrb	r3, [r7, #24]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	f6ff af73 	blt.w	8001de4 <graphic_draw_char_RAM+0x150>
				}
			}
		} // Koniec rysowania
	}// Koniec pętli do wierszy

	return charWidth;
 8001efe:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3720      	adds	r7, #32
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bdb0      	pop	{r4, r5, r7, pc}
 8001f08:	20000014 	.word	0x20000014
 8001f0c:	20000016 	.word	0x20000016

08001f10 <graphic_puts_RAM>:
#endif
/***************************************************************************************/


/******************************** Draw the string in RAM (buffer)	 *********************************/
uint16_t graphic_puts_RAM( volatile T_DISPLAY *buffer, T_STRING *string, uint8_t textSize, uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8001f10:	b590      	push	{r4, r7, lr}
 8001f12:	b08f      	sub	sp, #60	; 0x3c
 8001f14:	af06      	add	r7, sp, #24
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	603b      	str	r3, [r7, #0]
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	71fb      	strb	r3, [r7, #7]
	int16_t cursorX = string->x;
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	83fb      	strh	r3, [r7, #30]
	int16_t cursorY = string->y;
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	885b      	ldrh	r3, [r3, #2]
 8001f2a:	82fb      	strh	r3, [r7, #22]
	uint8_t charWidth;

	textSize = FONTx1;	// To być może będzie niepotrzebne
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	71fb      	strb	r3, [r7, #7]

	if ( string->onChange ) {
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	7c1b      	ldrb	r3, [r3, #16]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d018      	beq.n	8001f6a <graphic_puts_RAM+0x5a>
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f9b3 1012 	ldrsh.w	r1, [r3, #18]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	889b      	ldrh	r3, [r3, #4]
 8001f48:	b2dc      	uxtb	r4, r3
									string->fontPtrPGM->heightPixels, bg, gamma );
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	68db      	ldr	r3, [r3, #12]
		graphic_fill_rectangle_RAM( buffer, string->lastPosX, string->lastPosY, string->stringLength,
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f52:	9202      	str	r2, [sp, #8]
 8001f54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f56:	9201      	str	r2, [sp, #4]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4623      	mov	r3, r4
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f7ff fe43 	bl	8001bea <graphic_fill_rectangle_RAM>
		string->onChange = 0;
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	2200      	movs	r2, #0
 8001f68:	741a      	strb	r2, [r3, #16]
	}
	string->lastPosX = string->x;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	825a      	strh	r2, [r3, #18]
	string->lastPosY = string->y;
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	829a      	strh	r2, [r3, #20]

	wchar_t * str = string->str;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	61bb      	str	r3, [r7, #24]

	while ( *str ) {
 8001f84:	e028      	b.n	8001fd8 <graphic_puts_RAM+0xc8>
		charWidth = graphic_draw_char_RAM( buffer, cursorX, cursorY, *str++, color, bg, textSize, string->fontPtrPGM, gamma );
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	1d1a      	adds	r2, r3, #4
 8001f8a:	61ba      	str	r2, [r7, #24]
 8001f8c:	681c      	ldr	r4, [r3, #0]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8001f96:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 8001f9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f9c:	9204      	str	r2, [sp, #16]
 8001f9e:	9303      	str	r3, [sp, #12]
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	9302      	str	r3, [sp, #8]
 8001fa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	4623      	mov	r3, r4
 8001fae:	4602      	mov	r2, r0
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f7ff fe6f 	bl	8001c94 <graphic_draw_char_RAM>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	757b      	strb	r3, [r7, #21]
		cursorX += textSize * (charWidth + string->fontPtrPGM->interspacePixels );
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	7d7b      	ldrb	r3, [r7, #21]
 8001fc0:	68b9      	ldr	r1, [r7, #8]
 8001fc2:	68c9      	ldr	r1, [r1, #12]
 8001fc4:	7a09      	ldrb	r1, [r1, #8]
 8001fc6:	440b      	add	r3, r1
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	fb12 f303 	smulbb	r3, r2, r3
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	8bfb      	ldrh	r3, [r7, #30]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	83fb      	strh	r3, [r7, #30]
	while ( *str ) {
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1d2      	bne.n	8001f86 <graphic_puts_RAM+0x76>
	}
	return  string->stringLength = cursorX - string->x; //Zwraca długość napisu w pikselach
 8001fe0:	8bfa      	ldrh	r2, [r7, #30]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	809a      	strh	r2, [r3, #4]
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	889b      	ldrh	r3, [r3, #4]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3724      	adds	r7, #36	; 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}

08001ffe <graphic_char_to_wide>:
								string->fontPtrPGM->heightPixels, bg, gamma );
}
/*********************************************************************************************************/

/******************* Duplikuje tablice typu char do wideChar *******************************/
uint8_t graphic_char_to_wide( wchar_t* dest, char* source ) {
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
	int i = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
	char * ptr = source;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	60bb      	str	r3, [r7, #8]

    while(ptr[i]) {
 8002010:	e00c      	b.n	800202c <graphic_char_to_wide+0x2e>
        dest[i] = (char)source[i];
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	4413      	add	r3, r2
 8002018:	7819      	ldrb	r1, [r3, #0]
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	460a      	mov	r2, r1
 8002024:	601a      	str	r2, [r3, #0]
        i++;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	3301      	adds	r3, #1
 800202a:	60fb      	str	r3, [r7, #12]
    while(ptr[i]) {
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	4413      	add	r3, r2
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d1ec      	bne.n	8002012 <graphic_char_to_wide+0x14>
    }
    dest[i] = '\0';
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	4413      	add	r3, r2
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
	return i; // Zwraca długość string'a bez znaku kontrolnego '\0'
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	b2db      	uxtb	r3, r3
}
 8002048:	4618      	mov	r0, r3
 800204a:	3714      	adds	r7, #20
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <graphic_puts_float_RAM>:
}

#define SHIFT_MINUS		1
#define FLOAT_PRECISION	10
static void graphic_puts_float_RAM( volatile T_DISPLAY *buffer, T_STRING *string, float data, uint8_t textSize,
							 	 	 uint32_t color, uint32_t bg, const T_GAMMA *gamma ) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b0a0      	sub	sp, #128	; 0x80
 8002058:	af02      	add	r7, sp, #8
 800205a:	6178      	str	r0, [r7, #20]
 800205c:	6139      	str	r1, [r7, #16]
 800205e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	4613      	mov	r3, r2
 8002066:	72fb      	strb	r3, [r7, #11]
	char text_char [16];
	char *ptr_char = text_char;
 8002068:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800206c:	677b      	str	r3, [r7, #116]	; 0x74

	wchar_t	text_wchar[16];
	string->str = text_wchar;
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	f107 021c 	add.w	r2, r7, #28
 8002074:	609a      	str	r2, [r3, #8]

	uint8_t i = SHIFT_MINUS;
 8002076:	2301      	movs	r3, #1
 8002078:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	uint8_t j = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72

	if ( data < 0 ) *text_char = '-';
 8002082:	edd7 7a03 	vldr	s15, [r7, #12]
 8002086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800208a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208e:	d503      	bpl.n	8002098 <graphic_puts_float_RAM+0x44>
 8002090:	232d      	movs	r3, #45	; 0x2d
 8002092:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8002096:	e002      	b.n	800209e <graphic_puts_float_RAM+0x4a>
	else			*text_char = ' ';					// Space for empty character
 8002098:	2320      	movs	r3, #32
 800209a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

	if (data < 0) data = data * -1;
 800209e:	edd7 7a03 	vldr	s15, [r7, #12]
 80020a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020aa:	d505      	bpl.n	80020b8 <graphic_puts_float_RAM+0x64>
 80020ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80020b0:	eef1 7a67 	vneg.f32	s15, s15
 80020b4:	edc7 7a03 	vstr	s15, [r7, #12]

	int32_t dec = (int32_t)data;
 80020b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80020bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020c0:	ee17 3a90 	vmov	r3, s15
 80020c4:	66fb      	str	r3, [r7, #108]	; 0x6c
	itoa( dec, text_char + SHIFT_MINUS, 10 );			// One place for minus
 80020c6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020ca:	3301      	adds	r3, #1
 80020cc:	220a      	movs	r2, #10
 80020ce:	4619      	mov	r1, r3
 80020d0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80020d2:	f002 f837 	bl	8004144 <itoa>

	while ( *( ptr_char++ ) ) {
 80020d6:	e009      	b.n	80020ec <graphic_puts_float_RAM+0x98>
		i++;
 80020d8:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80020dc:	3301      	adds	r3, #1
 80020de:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
		j++;
 80020e2:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 80020e6:	3301      	adds	r3, #1
 80020e8:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	while ( *( ptr_char++ ) ) {
 80020ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	677a      	str	r2, [r7, #116]	; 0x74
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1ef      	bne.n	80020d8 <graphic_puts_float_RAM+0x84>
	}
	text_char[ i++ - 1 ] = '.';
 80020f8:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80020fc:	1c5a      	adds	r2, r3, #1
 80020fe:	f887 2073 	strb.w	r2, [r7, #115]	; 0x73
 8002102:	3b01      	subs	r3, #1
 8002104:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8002108:	4413      	add	r3, r2
 800210a:	222e      	movs	r2, #46	; 0x2e
 800210c:	f803 2c1c 	strb.w	r2, [r3, #-28]

	data = data - (float32_t)dec;
 8002110:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002112:	ee07 3a90 	vmov	s15, r3
 8002116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800211a:	ed97 7a03 	vldr	s14, [r7, #12]
 800211e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002122:	edc7 7a03 	vstr	s15, [r7, #12]
	do {
		data = (float32_t)data*10;
 8002126:	edd7 7a03 	vldr	s15, [r7, #12]
 800212a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800212e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002132:	edc7 7a03 	vstr	s15, [r7, #12]
		dec = (uint32_t) ( data );
 8002136:	edd7 7a03 	vldr	s15, [r7, #12]
 800213a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800213e:	ee17 3a90 	vmov	r3, s15
 8002142:	66fb      	str	r3, [r7, #108]	; 0x6c
		text_char[ i++ - SHIFT_MINUS ] = '0';
 8002144:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	f887 2073 	strb.w	r2, [r7, #115]	; 0x73
 800214e:	3b01      	subs	r3, #1
 8002150:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8002154:	4413      	add	r3, r2
 8002156:	2230      	movs	r2, #48	; 0x30
 8002158:	f803 2c1c 	strb.w	r2, [r3, #-28]
		j++;
 800215c:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8002160:	3301      	adds	r3, #1
 8002162:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	} while ( dec == 0 );
 8002166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002168:	2b00      	cmp	r3, #0
 800216a:	d0dc      	beq.n	8002126 <graphic_puts_float_RAM+0xd2>
	if (j>10) j = 10;
 800216c:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 8002170:	2b0a      	cmp	r3, #10
 8002172:	d902      	bls.n	800217a <graphic_puts_float_RAM+0x126>
 8002174:	230a      	movs	r3, #10
 8002176:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72

	dec = (uint32_t )powf( 10, FLOAT_PRECISION - j )*data;   // 10000000 * data
 800217a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800217e:	f1c3 030a 	rsb	r3, r3, #10
 8002182:	ee07 3a90 	vmov	s15, r3
 8002186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800218a:	eef0 0a67 	vmov.f32	s1, s15
 800218e:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8002192:	f002 f84f 	bl	8004234 <powf>
 8002196:	eef0 7a40 	vmov.f32	s15, s0
 800219a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800219e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80021a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021ae:	ee17 3a90 	vmov	r3, s15
 80021b2:	66fb      	str	r3, [r7, #108]	; 0x6c

	itoa( (uint32_t)dec, text_char + i - SHIFT_MINUS, 10 );
 80021b4:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80021b8:	3b01      	subs	r3, #1
 80021ba:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80021be:	4413      	add	r3, r2
 80021c0:	220a      	movs	r2, #10
 80021c2:	4619      	mov	r1, r3
 80021c4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80021c6:	f001 ffbd 	bl	8004144 <itoa>

	(void)graphic_char_to_wide( text_wchar, text_char );
 80021ca:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff ff12 	bl	8001ffe <graphic_char_to_wide>
    string->stringLength = graphic_puts_RAM( buffer, string, textSize, color, bg, gamma );
 80021da:	7afa      	ldrb	r2, [r7, #11]
 80021dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021e0:	9301      	str	r3, [sp, #4]
 80021e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6939      	ldr	r1, [r7, #16]
 80021ec:	6978      	ldr	r0, [r7, #20]
 80021ee:	f7ff fe8f 	bl	8001f10 <graphic_puts_RAM>
 80021f2:	4603      	mov	r3, r0
 80021f4:	461a      	mov	r2, r3
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	809a      	strh	r2, [r3, #4]
}
 80021fa:	bf00      	nop
 80021fc:	3778      	adds	r7, #120	; 0x78
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <TEXT_display_float>:
	Text->y = y;
	Text->onChange = 1;
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
	graphic_puts_int_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
}
void TEXT_display_float( int16_t x, int16_t y, float number, T_STRING * Text ) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b090      	sub	sp, #64	; 0x40
 8002208:	af02      	add	r7, sp, #8
 800220a:	4603      	mov	r3, r0
 800220c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	81fb      	strh	r3, [r7, #14]
 8002214:	460b      	mov	r3, r1
 8002216:	81bb      	strh	r3, [r7, #12]
	wchar_t String[10];
	Text->str = String;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f107 0210 	add.w	r2, r7, #16
 800221e:	609a      	str	r2, [r3, #8]
	Text->x = x;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	89fa      	ldrh	r2, [r7, #14]
 8002224:	801a      	strh	r2, [r3, #0]
	Text->y = y;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	89ba      	ldrh	r2, [r7, #12]
 800222a:	805a      	strh	r2, [r3, #2]
	Text->onChange = 1;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	741a      	strb	r2, [r3, #16]
	Text->fontPtrPGM = (FONT_INFO *)&MicrosoftSansSerif8ptFontInfo_var;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a09      	ldr	r2, [pc, #36]	; (800225c <TEXT_display_float+0x58>)
 8002236:	60da      	str	r2, [r3, #12]
	graphic_puts_float_RAM( TextBuffer, Text, number, FONTx1, (uint32_t)WhiteColor, (uint32_t)BlackColor, &GammaRGB );
 8002238:	4b09      	ldr	r3, [pc, #36]	; (8002260 <TEXT_display_float+0x5c>)
 800223a:	6818      	ldr	r0, [r3, #0]
 800223c:	4b09      	ldr	r3, [pc, #36]	; (8002264 <TEXT_display_float+0x60>)
 800223e:	9301      	str	r3, [sp, #4]
 8002240:	2300      	movs	r3, #0
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002248:	2201      	movs	r2, #1
 800224a:	ed97 0a02 	vldr	s0, [r7, #8]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	f7ff ff00 	bl	8002054 <graphic_puts_float_RAM>
}
 8002254:	bf00      	nop
 8002256:	3738      	adds	r7, #56	; 0x38
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	08005648 	.word	0x08005648
 8002260:	20000008 	.word	0x20000008
 8002264:	080056bc 	.word	0x080056bc

08002268 <sw_dma_memset_init>:
 *      Author: simon
 */

#include "sw_mcu_conf.h"

void sw_dma_memset_init( uint32_t bits ) {
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
#ifdef STM32F3
	RCC->AHBENR |= RCC_AHBENR_DMA2EN;			// DMA1 clock enabled
#elif defined STM32L4
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;			// DMA1 clock enabled
 8002270:	4b16      	ldr	r3, [pc, #88]	; (80022cc <sw_dma_memset_init+0x64>)
 8002272:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002274:	4a15      	ldr	r2, [pc, #84]	; (80022cc <sw_dma_memset_init+0x64>)
 8002276:	f043 0302 	orr.w	r3, r3, #2
 800227a:	6493      	str	r3, [r2, #72]	; 0x48
#endif
	DMA2_Channel4->CCR &= ~DMA_CCR_EN;			// Clear CCR_EN bit - ready to CMAR,CPAR,CNDTR modification
 800227c:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <sw_dma_memset_init+0x68>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a13      	ldr	r2, [pc, #76]	; (80022d0 <sw_dma_memset_init+0x68>)
 8002282:	f023 0301 	bic.w	r3, r3, #1
 8002286:	6013      	str	r3, [r2, #0]
	DMA2_Channel4->CCR = DMA_CCR_MEM2MEM		// Copy memory to memory
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <sw_dma_memset_init+0x68>)
 800228a:	f44f 4281 	mov.w	r2, #16512	; 0x4080
 800228e:	601a      	str	r2, [r3, #0]
						 |DMA_CCR_MINC 	 		// Memory increment mode enabled
//						 |DMA_CCR_PINC 	 		// Peripheral increment mode enabled
//						 |DMA_CCR_DIR			// Data transfer direction. CMAR -> CPAR (Memory to Peripheral)
						 ;
	DMA2_Channel4->CCR &= ~(DMA_CCR_MSIZE | DMA_CCR_PSIZE);
 8002290:	4b0f      	ldr	r3, [pc, #60]	; (80022d0 <sw_dma_memset_init+0x68>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0e      	ldr	r2, [pc, #56]	; (80022d0 <sw_dma_memset_init+0x68>)
 8002296:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800229a:	6013      	str	r3, [r2, #0]
	bits = ( bits << DMA_CCR_PSIZE_Pos );
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	021b      	lsls	r3, r3, #8
 80022a0:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <sw_dma_memset_init+0x68>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	490a      	ldr	r1, [pc, #40]	; (80022d0 <sw_dma_memset_init+0x68>)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	600b      	str	r3, [r1, #0]
	bits = ( bits << DMA_CCR_MSIZE_Pos );
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	029b      	lsls	r3, r3, #10
 80022b2:	607b      	str	r3, [r7, #4]
	DMA2_Channel4->CCR |= bits;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <sw_dma_memset_init+0x68>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4905      	ldr	r1, [pc, #20]	; (80022d0 <sw_dma_memset_init+0x68>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4313      	orrs	r3, r2
 80022be:	600b      	str	r3, [r1, #0]

}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	40021000 	.word	0x40021000
 80022d0:	40020444 	.word	0x40020444

080022d4 <DMA1_Channel3_IRQHandler>:
}
/*************************************************************************************/

/* 11. *******************************************************************************/
#ifdef SPI_DMA
void SPI_DMA_ChannelTX_IRQHandler(void) {
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
	while( (DMA1->ISR & SPI_DMATX_TC_FLAG) == 0 ) {}	//
 80022d8:	bf00      	nop
 80022da:	4b11      	ldr	r3, [pc, #68]	; (8002320 <DMA1_Channel3_IRQHandler+0x4c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0f9      	beq.n	80022da <DMA1_Channel3_IRQHandler+0x6>
	DMA1->IFCR = SPI_DMATX_TC_FLAG;			// DMA Channel Transfer Complete clear flag
 80022e6:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <DMA1_Channel3_IRQHandler+0x4c>)
 80022e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022ec:	605a      	str	r2, [r3, #4]
}
 80022ee:	bf00      	nop
	while ( (spi->SPI->SR & SPI_SR_BSY) == SPI_SR_BSY ) {}
 80022f0:	bf00      	nop
 80022f2:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <DMA1_Channel3_IRQHandler+0x50>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022fe:	2b80      	cmp	r3, #128	; 0x80
 8002300:	d0f7      	beq.n	80022f2 <DMA1_Channel3_IRQHandler+0x1e>
}
 8002302:	bf00      	nop
	spi_clear_tc_flag();
	spi_wait_until_busy();
	SPI_DMATX_Channel->CCR	&= ~DMA_CCR_EN;			//
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <DMA1_Channel3_IRQHandler+0x54>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a07      	ldr	r2, [pc, #28]	; (8002328 <DMA1_Channel3_IRQHandler+0x54>)
 800230a:	f023 0301 	bic.w	r3, r3, #1
 800230e:	6013      	str	r3, [r2, #0]
	spiDmaStatus 			 = SPI_DMA_BUSY;
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <DMA1_Channel3_IRQHandler+0x58>)
 8002312:	2202      	movs	r2, #2
 8002314:	701a      	strb	r2, [r3, #0]
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	40020000 	.word	0x40020000
 8002324:	20000018 	.word	0x20000018
 8002328:	40020030 	.word	0x40020030
 800232c:	2000050c 	.word	0x2000050c

08002330 <DWT_Delay_Init>:
#include "sw_soft_timers.h"

#include "../SW_BOARD/sw_led_blink_debug.h"

// https://deepbluembedded.com/stm32-delay-microsecond-millisecond-utility-dwt-delay-timer-delay/
uint32_t DWT_Delay_Init(void) {
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
	/* Disable TRC */
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002334:	4b14      	ldr	r3, [pc, #80]	; (8002388 <DWT_Delay_Init+0x58>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	4a13      	ldr	r2, [pc, #76]	; (8002388 <DWT_Delay_Init+0x58>)
 800233a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800233e:	60d3      	str	r3, [r2, #12]
	/* Enable TRC */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002340:	4b11      	ldr	r3, [pc, #68]	; (8002388 <DWT_Delay_Init+0x58>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	4a10      	ldr	r2, [pc, #64]	; (8002388 <DWT_Delay_Init+0x58>)
 8002346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800234a:	60d3      	str	r3, [r2, #12]

	/* Disable clock cycle counter */
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800234c:	4b0f      	ldr	r3, [pc, #60]	; (800238c <DWT_Delay_Init+0x5c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0e      	ldr	r2, [pc, #56]	; (800238c <DWT_Delay_Init+0x5c>)
 8002352:	f023 0301 	bic.w	r3, r3, #1
 8002356:	6013      	str	r3, [r2, #0]
	/* Enable  clock cycle counter */
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002358:	4b0c      	ldr	r3, [pc, #48]	; (800238c <DWT_Delay_Init+0x5c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a0b      	ldr	r2, [pc, #44]	; (800238c <DWT_Delay_Init+0x5c>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6013      	str	r3, [r2, #0]

	/* Reset the clock cycle counter value */
	DWT->CYCCNT = 0;
 8002364:	4b09      	ldr	r3, [pc, #36]	; (800238c <DWT_Delay_Init+0x5c>)
 8002366:	2200      	movs	r2, #0
 8002368:	605a      	str	r2, [r3, #4]

	/* 3 NO OPERATION instructions */
	__ASM volatile ("NOP");
 800236a:	bf00      	nop
	__ASM volatile ("NOP");
 800236c:	bf00      	nop
	__ASM volatile ("NOP");
 800236e:	bf00      	nop

	/* Check if clock cycle counter has started */
	if (DWT->CYCCNT) {
 8002370:	4b06      	ldr	r3, [pc, #24]	; (800238c <DWT_Delay_Init+0x5c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <DWT_Delay_Init+0x4c>
		return 0; /*clock cycle counter started*/
 8002378:	2300      	movs	r3, #0
 800237a:	e000      	b.n	800237e <DWT_Delay_Init+0x4e>
	} else {
		return 1; /*clock cycle counter not started*/
 800237c:	2301      	movs	r3, #1
	}
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000edf0 	.word	0xe000edf0
 800238c:	e0001000 	.word	0xe0001000

08002390 <sw_softTimers_init>:

/**** Inicjujemy SysTick pod timery programowe *****/
uint32_t sw_softTimers_init( uint32_t timeBase_ms, uint32_t type ) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]

//	if 		(type==MILI_SEC)	type = 1000;	// 1 ms
//	else if (type==MICRO_SEC) 	type = 1;		// 1 us
//	else return 0;								// błąd
//	SysTick_Config( SystemCoreClock/type/timeBase_ms );
	if ( type==MICRO_SEC ) {
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	2b02      	cmp	r3, #2
 800239e:	d101      	bne.n	80023a4 <sw_softTimers_init+0x14>
		DWT_Delay_Init();
 80023a0:	f7ff ffc6 	bl	8002330 <DWT_Delay_Init>
	}
	return 1;									// ok
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <SysTick_Handler>:
volatile uint16_t showMenuTimer;
volatile uint16_t softTimer2, softTimer5, softTimer3, whileTimer ;

volatile static uint16_t delayTimer;
volatile static uint32_t milis = 0;
void SysTick_Handler( void ) {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
	milis++;
 80023b4:	4b3a      	ldr	r3, [pc, #232]	; (80024a0 <SysTick_Handler+0xf0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a39      	ldr	r2, [pc, #228]	; (80024a0 <SysTick_Handler+0xf0>)
 80023bc:	6013      	str	r3, [r2, #0]
	if (pressTimer) 	pressTimer--;
 80023be:	4b39      	ldr	r3, [pc, #228]	; (80024a4 <SysTick_Handler+0xf4>)
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d006      	beq.n	80023d6 <SysTick_Handler+0x26>
 80023c8:	4b36      	ldr	r3, [pc, #216]	; (80024a4 <SysTick_Handler+0xf4>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	4b34      	ldr	r3, [pc, #208]	; (80024a4 <SysTick_Handler+0xf4>)
 80023d4:	801a      	strh	r2, [r3, #0]
	if (debounceTimer)	debounceTimer--;
 80023d6:	4b34      	ldr	r3, [pc, #208]	; (80024a8 <SysTick_Handler+0xf8>)
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d006      	beq.n	80023ee <SysTick_Handler+0x3e>
 80023e0:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <SysTick_Handler+0xf8>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	4b2f      	ldr	r3, [pc, #188]	; (80024a8 <SysTick_Handler+0xf8>)
 80023ec:	801a      	strh	r2, [r3, #0]
	if (repeatTimer)	repeatTimer--;
 80023ee:	4b2f      	ldr	r3, [pc, #188]	; (80024ac <SysTick_Handler+0xfc>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d006      	beq.n	8002406 <SysTick_Handler+0x56>
 80023f8:	4b2c      	ldr	r3, [pc, #176]	; (80024ac <SysTick_Handler+0xfc>)
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <SysTick_Handler+0xfc>)
 8002404:	801a      	strh	r2, [r3, #0]
	if (delayTimer)		delayTimer--;
 8002406:	4b2a      	ldr	r3, [pc, #168]	; (80024b0 <SysTick_Handler+0x100>)
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	d006      	beq.n	800241e <SysTick_Handler+0x6e>
 8002410:	4b27      	ldr	r3, [pc, #156]	; (80024b0 <SysTick_Handler+0x100>)
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	3b01      	subs	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	4b25      	ldr	r3, [pc, #148]	; (80024b0 <SysTick_Handler+0x100>)
 800241c:	801a      	strh	r2, [r3, #0]
	if (showMenuTimer) 	showMenuTimer--;
 800241e:	4b25      	ldr	r3, [pc, #148]	; (80024b4 <SysTick_Handler+0x104>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	b29b      	uxth	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d006      	beq.n	8002436 <SysTick_Handler+0x86>
 8002428:	4b22      	ldr	r3, [pc, #136]	; (80024b4 <SysTick_Handler+0x104>)
 800242a:	881b      	ldrh	r3, [r3, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	3b01      	subs	r3, #1
 8002430:	b29a      	uxth	r2, r3
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <SysTick_Handler+0x104>)
 8002434:	801a      	strh	r2, [r3, #0]
	if (softTimer2) 	softTimer2--;
 8002436:	4b20      	ldr	r3, [pc, #128]	; (80024b8 <SysTick_Handler+0x108>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	b29b      	uxth	r3, r3
 800243c:	2b00      	cmp	r3, #0
 800243e:	d006      	beq.n	800244e <SysTick_Handler+0x9e>
 8002440:	4b1d      	ldr	r3, [pc, #116]	; (80024b8 <SysTick_Handler+0x108>)
 8002442:	881b      	ldrh	r3, [r3, #0]
 8002444:	b29b      	uxth	r3, r3
 8002446:	3b01      	subs	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <SysTick_Handler+0x108>)
 800244c:	801a      	strh	r2, [r3, #0]
	if (softTimer3) 	softTimer3--;
 800244e:	4b1b      	ldr	r3, [pc, #108]	; (80024bc <SysTick_Handler+0x10c>)
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	b29b      	uxth	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d006      	beq.n	8002466 <SysTick_Handler+0xb6>
 8002458:	4b18      	ldr	r3, [pc, #96]	; (80024bc <SysTick_Handler+0x10c>)
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	b29b      	uxth	r3, r3
 800245e:	3b01      	subs	r3, #1
 8002460:	b29a      	uxth	r2, r3
 8002462:	4b16      	ldr	r3, [pc, #88]	; (80024bc <SysTick_Handler+0x10c>)
 8002464:	801a      	strh	r2, [r3, #0]
	if (softTimer5) 	softTimer5--;
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <SysTick_Handler+0x110>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d006      	beq.n	800247e <SysTick_Handler+0xce>
 8002470:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <SysTick_Handler+0x110>)
 8002472:	881b      	ldrh	r3, [r3, #0]
 8002474:	b29b      	uxth	r3, r3
 8002476:	3b01      	subs	r3, #1
 8002478:	b29a      	uxth	r2, r3
 800247a:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <SysTick_Handler+0x110>)
 800247c:	801a      	strh	r2, [r3, #0]
	if (whileTimer) 	whileTimer--;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <SysTick_Handler+0x114>)
 8002480:	881b      	ldrh	r3, [r3, #0]
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d006      	beq.n	8002496 <SysTick_Handler+0xe6>
 8002488:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <SysTick_Handler+0x114>)
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <SysTick_Handler+0x114>)
 8002494:	801a      	strh	r2, [r3, #0]

	sw_led_blinking();
 8002496:	f7ff fa0f 	bl	80018b8 <sw_led_blinking>
//	SW_IR_DECODED_EVENT();
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000510 	.word	0x20000510
 80024a4:	200005a4 	.word	0x200005a4
 80024a8:	20000598 	.word	0x20000598
 80024ac:	2000059a 	.word	0x2000059a
 80024b0:	2000050e 	.word	0x2000050e
 80024b4:	200005b0 	.word	0x200005b0
 80024b8:	2000059e 	.word	0x2000059e
 80024bc:	200005b2 	.word	0x200005b2
 80024c0:	200005b4 	.word	0x200005b4
 80024c4:	2000059c 	.word	0x2000059c

080024c8 <delay_ms>:
uint32_t millis(void) {
	return milis;
}
/*********************************************************/
/*********************************************************/
void delay_ms( uint16_t ms ) {
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	80fb      	strh	r3, [r7, #6]
	delayTimer = ms;
 80024d2:	4a08      	ldr	r2, [pc, #32]	; (80024f4 <delay_ms+0x2c>)
 80024d4:	88fb      	ldrh	r3, [r7, #6]
 80024d6:	8013      	strh	r3, [r2, #0]
	while ( delayTimer ) {}
 80024d8:	bf00      	nop
 80024da:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <delay_ms+0x2c>)
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d1fa      	bne.n	80024da <delay_ms+0x12>
}
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	2000050e 	.word	0x2000050e

080024f8 <delay_us>:
/*********************************************************/

void delay_us( uint16_t us ) {
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	80fb      	strh	r3, [r7, #6]
	  uint32_t au32_initial_ticks = DWT->CYCCNT;
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <delay_us+0x4c>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	60fb      	str	r3, [r7, #12]
	  uint32_t au32_ticks = ( uint32_t ) SystemCoreClock / 1000000;
 8002508:	4b0f      	ldr	r3, [pc, #60]	; (8002548 <delay_us+0x50>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0f      	ldr	r2, [pc, #60]	; (800254c <delay_us+0x54>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	0c9b      	lsrs	r3, r3, #18
 8002514:	60bb      	str	r3, [r7, #8]
	  us *= au32_ticks;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	b29b      	uxth	r3, r3
 800251a:	88fa      	ldrh	r2, [r7, #6]
 800251c:	fb12 f303 	smulbb	r3, r2, r3
 8002520:	80fb      	strh	r3, [r7, #6]
	  while ( (DWT->CYCCNT - au32_initial_ticks) < us - au32_ticks );
 8002522:	bf00      	nop
 8002524:	4b07      	ldr	r3, [pc, #28]	; (8002544 <delay_us+0x4c>)
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	1ad2      	subs	r2, r2, r3
 800252c:	88f9      	ldrh	r1, [r7, #6]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	1acb      	subs	r3, r1, r3
 8002532:	429a      	cmp	r2, r3
 8002534:	d3f6      	bcc.n	8002524 <delay_us+0x2c>
}
 8002536:	bf00      	nop
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e0001000 	.word	0xe0001000
 8002548:	20000000 	.word	0x20000000
 800254c:	431bde83 	.word	0x431bde83

08002550 <sw_i2c_autoend_off>:




static inline void sw_i2c_autoend_on(void)  { hI2Cx->I2C->CR2 |=  I2C_CR2_AUTOEND; }
static inline void sw_i2c_autoend_off(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_AUTOEND; }
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
 8002554:	4b07      	ldr	r3, [pc, #28]	; (8002574 <sw_i2c_autoend_off+0x24>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <sw_i2c_autoend_off+0x24>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	2000001c 	.word	0x2000001c

08002578 <sw_i2c_write_buff>:
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
}
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }

static void sw_i2c_write_buff( uint16_t nBytes, const uint8_t * pBuff ) {
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8002584:	2300      	movs	r3, #0
 8002586:	81fb      	strh	r3, [r7, #14]
 8002588:	e027      	b.n	80025da <sw_i2c_write_buff+0x62>
		while( sw_is_TXIS_flag_ready() == false) {}
 800258a:	bf00      	nop
}
static INLINE bool sw_is_TCR_flag_ready(void) {
	if(hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
}
static INLINE bool sw_is_TXIS_flag_ready(void) {
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 800258c:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <sw_i2c_write_buff+0x78>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <sw_i2c_write_buff+0x28>
 800259c:	2301      	movs	r3, #1
 800259e:	e000      	b.n	80025a2 <sw_i2c_write_buff+0x2a>
 80025a0:	2300      	movs	r3, #0
 80025a2:	f083 0301 	eor.w	r3, r3, #1
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1ef      	bne.n	800258c <sw_i2c_write_buff+0x14>
		sw_i2c_write( *pBuff++ );
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	603a      	str	r2, [r7, #0]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
//	hI2Cx->I2C->ICR = I2C_ICR_STOPCF;
}
static INLINE I2CSTATUS sw_i2c_write( uint8_t data ) {
	hI2Cx->I2C->TXDR = data;								// First write byte
 80025b6:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <sw_i2c_write_buff+0x78>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	7b7a      	ldrb	r2, [r7, #13]
 80025be:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 80025c0:	bf00      	nop
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <sw_i2c_write_buff+0x78>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0f7      	beq.n	80025c2 <sw_i2c_write_buff+0x4a>

	return I2C_Ok;
 80025d2:	bf00      	nop
	for ( uint16_t i=0; i< nBytes; i++ ) {
 80025d4:	89fb      	ldrh	r3, [r7, #14]
 80025d6:	3301      	adds	r3, #1
 80025d8:	81fb      	strh	r3, [r7, #14]
 80025da:	89fa      	ldrh	r2, [r7, #14]
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d3d3      	bcc.n	800258a <sw_i2c_write_buff+0x12>
	}
}
 80025e2:	bf00      	nop
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	2000001c 	.word	0x2000001c

080025f4 <sw_i2c_read_buff>:
static void sw_i2c_read_buff( uint16_t nBytes, uint8_t * pBuff ) {
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	6039      	str	r1, [r7, #0]
 80025fe:	80fb      	strh	r3, [r7, #6]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8002600:	2300      	movs	r3, #0
 8002602:	81fb      	strh	r3, [r7, #14]
 8002604:	e027      	b.n	8002656 <sw_i2c_read_buff+0x62>
		while( sw_is_RXNE_flag_ready() == false) {}
 8002606:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 8002608:	4b18      	ldr	r3, [pc, #96]	; (800266c <sw_i2c_read_buff+0x78>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <sw_i2c_read_buff+0x28>
 8002618:	2301      	movs	r3, #1
 800261a:	e000      	b.n	800261e <sw_i2c_read_buff+0x2a>
 800261c:	2300      	movs	r3, #0
 800261e:	f083 0301 	eor.w	r3, r3, #1
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1ef      	bne.n	8002608 <sw_i2c_read_buff+0x14>
		*pBuff++ = sw_i2c_read(DUMMY);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	1c5a      	adds	r2, r3, #1
 800262c:	603a      	str	r2, [r7, #0]
 800262e:	2200      	movs	r2, #0
 8002630:	737a      	strb	r2, [r7, #13]
}
static INLINE uint8_t	sw_i2c_read( uint8_t dummy ) {
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8002632:	bf00      	nop
 8002634:	4a0d      	ldr	r2, [pc, #52]	; (800266c <sw_i2c_read_buff+0x78>)
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6812      	ldr	r2, [r2, #0]
 800263a:	6992      	ldr	r2, [r2, #24]
 800263c:	f002 0204 	and.w	r2, r2, #4
 8002640:	2a00      	cmp	r2, #0
 8002642:	d0f7      	beq.n	8002634 <sw_i2c_read_buff+0x40>
	return (hI2Cx->I2C->RXDR & 0xFF);
 8002644:	4a09      	ldr	r2, [pc, #36]	; (800266c <sw_i2c_read_buff+0x78>)
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	6812      	ldr	r2, [r2, #0]
 800264a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	701a      	strb	r2, [r3, #0]
	for ( uint16_t i=0; i< nBytes; i++ ) {
 8002650:	89fb      	ldrh	r3, [r7, #14]
 8002652:	3301      	adds	r3, #1
 8002654:	81fb      	strh	r3, [r7, #14]
 8002656:	89fa      	ldrh	r2, [r7, #14]
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	429a      	cmp	r2, r3
 800265c:	d3d3      	bcc.n	8002606 <sw_i2c_read_buff+0x12>
	}
}
 800265e:	bf00      	nop
 8002660:	bf00      	nop
 8002662:	3714      	adds	r7, #20
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	2000001c 	.word	0x2000001c

08002670 <sw_i2c_write_byte>:

I2CSTATUS sw_i2c_write_byte( uint8_t byte ) {
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	71fb      	strb	r3, [r7, #7]
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 800267a:	4b48      	ldr	r3, [pc, #288]	; (800279c <sw_i2c_write_byte+0x12c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	4b46      	ldr	r3, [pc, #280]	; (800279c <sw_i2c_write_byte+0x12c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	bf00      	nop
	sw_i2c_write_dir();
	sw_i2c_autoend_off();
 8002690:	f7ff ff5e 	bl	8002550 <sw_i2c_autoend_off>
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002698:	4b41      	ldr	r3, [pc, #260]	; (80027a0 <sw_i2c_write_byte+0x130>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80026a0:	7bfa      	ldrb	r2, [r7, #15]
 80026a2:	0412      	lsls	r2, r2, #16
 80026a4:	4611      	mov	r1, r2
 80026a6:	4a3e      	ldr	r2, [pc, #248]	; (80027a0 <sw_i2c_write_byte+0x130>)
 80026a8:	430b      	orrs	r3, r1
 80026aa:	6053      	str	r3, [r2, #4]
}
 80026ac:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 80026ae:	4b3b      	ldr	r3, [pc, #236]	; (800279c <sw_i2c_write_byte+0x12c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4b39      	ldr	r3, [pc, #228]	; (800279c <sw_i2c_write_byte+0x12c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026c0:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 80026c2:	bf00      	nop
 80026c4:	4b35      	ldr	r3, [pc, #212]	; (800279c <sw_i2c_write_byte+0x12c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f7      	beq.n	80026c4 <sw_i2c_write_byte+0x54>
	whileTimer = 5;
 80026d4:	4b33      	ldr	r3, [pc, #204]	; (80027a4 <sw_i2c_write_byte+0x134>)
 80026d6:	2205      	movs	r2, #5
 80026d8:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 80026da:	e004      	b.n	80026e6 <sw_i2c_write_byte+0x76>
		if ( whileTimer == 0 ) {
 80026dc:	4b31      	ldr	r3, [pc, #196]	; (80027a4 <sw_i2c_write_byte+0x134>)
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00d      	beq.n	8002702 <sw_i2c_write_byte+0x92>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80026e6:	4b2d      	ldr	r3, [pc, #180]	; (800279c <sw_i2c_write_byte+0x12c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <sw_i2c_write_byte+0x8a>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <sw_i2c_write_byte+0x8c>
 80026fa:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1ed      	bne.n	80026dc <sw_i2c_write_byte+0x6c>
	return I2C_Ok;
 8002700:	e000      	b.n	8002704 <sw_i2c_write_byte+0x94>
			return I2C_Error;
 8002702:	bf00      	nop

	sw_i2c_nBytes(1);
	sw_i2c_start();
	while( sw_is_TXIS_flag_ready() == false ) {}	// All bytes send nBytes = 1
 8002704:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002706:	4b25      	ldr	r3, [pc, #148]	; (800279c <sw_i2c_write_byte+0x12c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <sw_i2c_write_byte+0xaa>
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <sw_i2c_write_byte+0xac>
 800271a:	2300      	movs	r3, #0
 800271c:	f083 0301 	eor.w	r3, r3, #1
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1ef      	bne.n	8002706 <sw_i2c_write_byte+0x96>
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 800272a:	4b1c      	ldr	r3, [pc, #112]	; (800279c <sw_i2c_write_byte+0x12c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	7bba      	ldrb	r2, [r7, #14]
 8002732:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8002734:	bf00      	nop
 8002736:	4b19      	ldr	r3, [pc, #100]	; (800279c <sw_i2c_write_byte+0x12c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f7      	beq.n	8002736 <sw_i2c_write_byte+0xc6>
	sw_i2c_write( byte );
	while( sw_is_TC_flag_ready() == false ) {}		// All bytes send nBytes = 1
 8002746:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8002748:	4b14      	ldr	r3, [pc, #80]	; (800279c <sw_i2c_write_byte+0x12c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <sw_i2c_write_byte+0xec>
 8002758:	2301      	movs	r3, #1
 800275a:	e000      	b.n	800275e <sw_i2c_write_byte+0xee>
 800275c:	2300      	movs	r3, #0
 800275e:	f083 0301 	eor.w	r3, r3, #1
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1ef      	bne.n	8002748 <sw_i2c_write_byte+0xd8>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8002768:	4b0c      	ldr	r3, [pc, #48]	; (800279c <sw_i2c_write_byte+0x12c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685a      	ldr	r2, [r3, #4]
 8002770:	4b0a      	ldr	r3, [pc, #40]	; (800279c <sw_i2c_write_byte+0x12c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800277a:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 800277c:	bf00      	nop
 800277e:	4b07      	ldr	r3, [pc, #28]	; (800279c <sw_i2c_write_byte+0x12c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	f003 0320 	and.w	r3, r3, #32
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f7      	beq.n	800277e <sw_i2c_write_byte+0x10e>
}
 800278e:	bf00      	nop
	sw_i2c_stop();

	return I2C_Ok;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2000001c 	.word	0x2000001c
 80027a0:	40005400 	.word	0x40005400
 80027a4:	2000059c 	.word	0x2000059c

080027a8 <sw_i2c_read_block>:
	sw_i2c_stop();

	return byte;
}
I2CSTATUS sw_i2c_read_block( uint8_t  devAddr, uint8_t regAddr,
						uint16_t nBytes,  uint8_t * pBuff ) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	4603      	mov	r3, r0
 80027b2:	71fb      	strb	r3, [r7, #7]
 80027b4:	460b      	mov	r3, r1
 80027b6:	71bb      	strb	r3, [r7, #6]
 80027b8:	4613      	mov	r3, r2
 80027ba:	80bb      	strh	r3, [r7, #4]
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	74fb      	strb	r3, [r7, #19]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 80027c0:	4b7e      	ldr	r3, [pc, #504]	; (80029bc <sw_i2c_read_block+0x214>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027cc:	f023 0303 	bic.w	r3, r3, #3
 80027d0:	7cf9      	ldrb	r1, [r7, #19]
 80027d2:	4a7a      	ldr	r2, [pc, #488]	; (80029bc <sw_i2c_read_block+0x214>)
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	430b      	orrs	r3, r1
 80027da:	6053      	str	r3, [r2, #4]
}
 80027dc:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_byte( regAddr );
 80027de:	79bb      	ldrb	r3, [r7, #6]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff ff45 	bl	8002670 <sw_i2c_write_byte>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 80027e6:	4b75      	ldr	r3, [pc, #468]	; (80029bc <sw_i2c_read_block+0x214>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	4b73      	ldr	r3, [pc, #460]	; (80029bc <sw_i2c_read_block+0x214>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	bf00      	nop
	sw_i2c_read_dir();

	if ( nBytes <= I2C_CR2_NBYTE_MAX ) {
 80027fc:	88bb      	ldrh	r3, [r7, #4]
 80027fe:	2bff      	cmp	r3, #255	; 0xff
 8002800:	d817      	bhi.n	8002832 <sw_i2c_read_block+0x8a>
		CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002802:	4b6e      	ldr	r3, [pc, #440]	; (80029bc <sw_i2c_read_block+0x214>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	4b6c      	ldr	r3, [pc, #432]	; (80029bc <sw_i2c_read_block+0x214>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002814:	605a      	str	r2, [r3, #4]
		sw_i2c_nBytes( nBytes );
 8002816:	88bb      	ldrh	r3, [r7, #4]
 8002818:	b2db      	uxtb	r3, r3
 800281a:	74bb      	strb	r3, [r7, #18]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800281c:	4b68      	ldr	r3, [pc, #416]	; (80029c0 <sw_i2c_read_block+0x218>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002824:	7cba      	ldrb	r2, [r7, #18]
 8002826:	0412      	lsls	r2, r2, #16
 8002828:	4611      	mov	r1, r2
 800282a:	4a65      	ldr	r2, [pc, #404]	; (80029c0 <sw_i2c_read_block+0x218>)
 800282c:	430b      	orrs	r3, r1
 800282e:	6053      	str	r3, [r2, #4]
}
 8002830:	e016      	b.n	8002860 <sw_i2c_read_block+0xb8>
	} else {
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002832:	4b62      	ldr	r3, [pc, #392]	; (80029bc <sw_i2c_read_block+0x214>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	4b60      	ldr	r3, [pc, #384]	; (80029bc <sw_i2c_read_block+0x214>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	23ff      	movs	r3, #255	; 0xff
 8002848:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 800284a:	4b5d      	ldr	r3, [pc, #372]	; (80029c0 <sw_i2c_read_block+0x218>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002852:	7c7a      	ldrb	r2, [r7, #17]
 8002854:	0412      	lsls	r2, r2, #16
 8002856:	4611      	mov	r1, r2
 8002858:	4a59      	ldr	r2, [pc, #356]	; (80029c0 <sw_i2c_read_block+0x218>)
 800285a:	430b      	orrs	r3, r1
 800285c:	6053      	str	r3, [r2, #4]
}
 800285e:	bf00      	nop
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
	}

	uint16_t nBlock = 0;
 8002860:	2300      	movs	r3, #0
 8002862:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;
 8002864:	23fe      	movs	r3, #254	; 0xfe
 8002866:	82bb      	strh	r3, [r7, #20]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8002868:	4b54      	ldr	r3, [pc, #336]	; (80029bc <sw_i2c_read_block+0x214>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	4b52      	ldr	r3, [pc, #328]	; (80029bc <sw_i2c_read_block+0x214>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800287a:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 800287c:	bf00      	nop
 800287e:	4b4f      	ldr	r3, [pc, #316]	; (80029bc <sw_i2c_read_block+0x214>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f7      	beq.n	800287e <sw_i2c_read_block+0xd6>
	whileTimer = 5;
 800288e:	4b4d      	ldr	r3, [pc, #308]	; (80029c4 <sw_i2c_read_block+0x21c>)
 8002890:	2205      	movs	r2, #5
 8002892:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 8002894:	e004      	b.n	80028a0 <sw_i2c_read_block+0xf8>
		if ( whileTimer == 0 ) {
 8002896:	4b4b      	ldr	r3, [pc, #300]	; (80029c4 <sw_i2c_read_block+0x21c>)
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	b29b      	uxth	r3, r3
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00d      	beq.n	80028bc <sw_i2c_read_block+0x114>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80028a0:	4b46      	ldr	r3, [pc, #280]	; (80029bc <sw_i2c_read_block+0x214>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	f003 0310 	and.w	r3, r3, #16
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <sw_i2c_read_block+0x10c>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <sw_i2c_read_block+0x10e>
 80028b4:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1ed      	bne.n	8002896 <sw_i2c_read_block+0xee>
	return I2C_Ok;
 80028ba:	e000      	b.n	80028be <sw_i2c_read_block+0x116>
			return I2C_Error;
 80028bc:	bf00      	nop
	sw_i2c_start();
	while ( nBytes ) {
 80028be:	e061      	b.n	8002984 <sw_i2c_read_block+0x1dc>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 80028c0:	88bb      	ldrh	r3, [r7, #4]
 80028c2:	2bfe      	cmp	r3, #254	; 0xfe
 80028c4:	d950      	bls.n	8002968 <sw_i2c_read_block+0x1c0>
			if ( nBlock != 0) n = I2C_CR2_NBYTE_MAX;
 80028c6:	8afb      	ldrh	r3, [r7, #22]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <sw_i2c_read_block+0x128>
 80028cc:	23ff      	movs	r3, #255	; 0xff
 80028ce:	82bb      	strh	r3, [r7, #20]

			sw_i2c_read_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX  );
 80028d0:	8afb      	ldrh	r3, [r7, #22]
 80028d2:	1c5a      	adds	r2, r3, #1
 80028d4:	82fa      	strh	r2, [r7, #22]
 80028d6:	461a      	mov	r2, r3
 80028d8:	4613      	mov	r3, r2
 80028da:	021b      	lsls	r3, r3, #8
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	461a      	mov	r2, r3
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	441a      	add	r2, r3
 80028e4:	8abb      	ldrh	r3, [r7, #20]
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fe83 	bl	80025f4 <sw_i2c_read_buff>
			while( sw_is_TCR_flag_ready() == false ) {}
 80028ee:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 80028f0:	4b32      	ldr	r3, [pc, #200]	; (80029bc <sw_i2c_read_block+0x214>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <sw_i2c_read_block+0x15c>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <sw_i2c_read_block+0x15e>
 8002904:	2300      	movs	r3, #0
 8002906:	f083 0301 	eor.w	r3, r3, #1
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1ef      	bne.n	80028f0 <sw_i2c_read_block+0x148>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 8002910:	88bb      	ldrh	r3, [r7, #4]
 8002912:	3bff      	subs	r3, #255	; 0xff
 8002914:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 8002916:	88bb      	ldrh	r3, [r7, #4]
 8002918:	2bfe      	cmp	r3, #254	; 0xfe
 800291a:	d818      	bhi.n	800294e <sw_i2c_read_block+0x1a6>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 800291c:	4b27      	ldr	r3, [pc, #156]	; (80029bc <sw_i2c_read_block+0x214>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	4b25      	ldr	r3, [pc, #148]	; (80029bc <sw_i2c_read_block+0x214>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800292e:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );						// Last nBytes < 255
 8002930:	88bb      	ldrh	r3, [r7, #4]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002936:	4b22      	ldr	r3, [pc, #136]	; (80029c0 <sw_i2c_read_block+0x218>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800293e:	7c3a      	ldrb	r2, [r7, #16]
 8002940:	0412      	lsls	r2, r2, #16
 8002942:	4611      	mov	r1, r2
 8002944:	4a1e      	ldr	r2, [pc, #120]	; (80029c0 <sw_i2c_read_block+0x218>)
 8002946:	430b      	orrs	r3, r1
 8002948:	6053      	str	r3, [r2, #4]
}
 800294a:	bf00      	nop
 800294c:	e01a      	b.n	8002984 <sw_i2c_read_block+0x1dc>
 800294e:	23ff      	movs	r3, #255	; 0xff
 8002950:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002952:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <sw_i2c_read_block+0x218>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800295a:	7bfa      	ldrb	r2, [r7, #15]
 800295c:	0412      	lsls	r2, r2, #16
 800295e:	4611      	mov	r1, r2
 8002960:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <sw_i2c_read_block+0x218>)
 8002962:	430b      	orrs	r3, r1
 8002964:	6053      	str	r3, [r2, #4]
 8002966:	e00d      	b.n	8002984 <sw_i2c_read_block+0x1dc>
			}
			else
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		} else {
			sw_i2c_read_buff( nBytes, (uint8_t *)pBuff +  nBlock*I2C_CR2_NBYTE_MAX );
 8002968:	8afa      	ldrh	r2, [r7, #22]
 800296a:	4613      	mov	r3, r2
 800296c:	021b      	lsls	r3, r3, #8
 800296e:	1a9b      	subs	r3, r3, r2
 8002970:	461a      	mov	r2, r3
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	441a      	add	r2, r3
 8002976:	88bb      	ldrh	r3, [r7, #4]
 8002978:	4611      	mov	r1, r2
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff fe3a 	bl	80025f4 <sw_i2c_read_buff>
			nBytes = 0;									// End of while() loop
 8002980:	2300      	movs	r3, #0
 8002982:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 8002984:	88bb      	ldrh	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d19a      	bne.n	80028c0 <sw_i2c_read_block+0x118>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 800298a:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <sw_i2c_read_block+0x214>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	4b0a      	ldr	r3, [pc, #40]	; (80029bc <sw_i2c_read_block+0x214>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800299c:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 800299e:	bf00      	nop
 80029a0:	4b06      	ldr	r3, [pc, #24]	; (80029bc <sw_i2c_read_block+0x214>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	f003 0320 	and.w	r3, r3, #32
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f7      	beq.n	80029a0 <sw_i2c_read_block+0x1f8>
}
 80029b0:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	2000001c 	.word	0x2000001c
 80029c0:	40005400 	.word	0x40005400
 80029c4:	2000059c 	.word	0x2000059c

080029c8 <sw_i2c_write_block>:
I2CSTATUS sw_i2c_write_block( uint8_t devAddr, uint8_t regAddr,
						 uint16_t nBytes, const uint8_t * pBuff ) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	4603      	mov	r3, r0
 80029d2:	71fb      	strb	r3, [r7, #7]
 80029d4:	460b      	mov	r3, r1
 80029d6:	71bb      	strb	r3, [r7, #6]
 80029d8:	4613      	mov	r3, r2
 80029da:	80bb      	strh	r3, [r7, #4]
	hI2Cx->I2C->CR2 = 0; hI2Cx->I2C->ICR = 0xffffffff;
 80029dc:	4ba4      	ldr	r3, [pc, #656]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2200      	movs	r2, #0
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	4ba2      	ldr	r3, [pc, #648]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f04f 32ff 	mov.w	r2, #4294967295
 80029f0:	61da      	str	r2, [r3, #28]
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	747b      	strb	r3, [r7, #17]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 80029f6:	4b9e      	ldr	r3, [pc, #632]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a02:	f023 0303 	bic.w	r3, r3, #3
 8002a06:	7c79      	ldrb	r1, [r7, #17]
 8002a08:	4a99      	ldr	r2, [pc, #612]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	6812      	ldr	r2, [r2, #0]
 8002a0e:	430b      	orrs	r3, r1
 8002a10:	6053      	str	r3, [r2, #4]
}
 8002a12:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_autoend_off();
 8002a14:	f7ff fd9c 	bl	8002550 <sw_i2c_autoend_off>
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8002a18:	4b95      	ldr	r3, [pc, #596]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685a      	ldr	r2, [r3, #4]
 8002a20:	4b93      	ldr	r3, [pc, #588]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	bf00      	nop
	sw_i2c_write_dir();

	nBytes++;											// nBytes + 1 (regAddr byte)
 8002a2e:	88bb      	ldrh	r3, [r7, #4]
 8002a30:	3301      	adds	r3, #1
 8002a32:	80bb      	strh	r3, [r7, #4]
	if ( nBytes < I2C_CR2_NBYTE_MAX + 1) {
 8002a34:	88bb      	ldrh	r3, [r7, #4]
 8002a36:	2bff      	cmp	r3, #255	; 0xff
 8002a38:	d811      	bhi.n	8002a5e <sw_i2c_write_block+0x96>
		sw_i2c_nBytes( nBytes );
 8002a3a:	88bb      	ldrh	r3, [r7, #4]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	743b      	strb	r3, [r7, #16]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002a40:	4b8c      	ldr	r3, [pc, #560]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002a48:	7c3a      	ldrb	r2, [r7, #16]
 8002a4a:	0412      	lsls	r2, r2, #16
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4a89      	ldr	r2, [pc, #548]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002a50:	430b      	orrs	r3, r1
 8002a52:	6053      	str	r3, [r2, #4]
}
 8002a54:	bf00      	nop
		nBytes--;
 8002a56:	88bb      	ldrh	r3, [r7, #4]
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	80bb      	strh	r3, [r7, #4]
 8002a5c:	e016      	b.n	8002a8c <sw_i2c_write_block+0xc4>
 8002a5e:	23ff      	movs	r3, #255	; 0xff
 8002a60:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002a62:	4b84      	ldr	r3, [pc, #528]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002a6a:	7bfa      	ldrb	r2, [r7, #15]
 8002a6c:	0412      	lsls	r2, r2, #16
 8002a6e:	4611      	mov	r1, r2
 8002a70:	4a80      	ldr	r2, [pc, #512]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002a72:	430b      	orrs	r3, r1
 8002a74:	6053      	str	r3, [r2, #4]
}
 8002a76:	bf00      	nop
	} else {
		sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
		SET_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002a78:	4b7d      	ldr	r3, [pc, #500]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	4b7b      	ldr	r3, [pc, #492]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002a8a:	605a      	str	r2, [r3, #4]
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8002a8c:	4b78      	ldr	r3, [pc, #480]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	4b76      	ldr	r3, [pc, #472]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a9e:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 8002aa0:	bf00      	nop
 8002aa2:	4b73      	ldr	r3, [pc, #460]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0f7      	beq.n	8002aa2 <sw_i2c_write_block+0xda>
	whileTimer = 5;
 8002ab2:	4b71      	ldr	r3, [pc, #452]	; (8002c78 <sw_i2c_write_block+0x2b0>)
 8002ab4:	2205      	movs	r2, #5
 8002ab6:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 8002ab8:	e004      	b.n	8002ac4 <sw_i2c_write_block+0xfc>
		if ( whileTimer == 0 ) {
 8002aba:	4b6f      	ldr	r3, [pc, #444]	; (8002c78 <sw_i2c_write_block+0x2b0>)
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00d      	beq.n	8002ae0 <sw_i2c_write_block+0x118>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8002ac4:	4b6a      	ldr	r3, [pc, #424]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	f003 0310 	and.w	r3, r3, #16
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <sw_i2c_write_block+0x110>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e000      	b.n	8002ada <sw_i2c_write_block+0x112>
 8002ad8:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1ed      	bne.n	8002aba <sw_i2c_write_block+0xf2>
	return I2C_Ok;
 8002ade:	e000      	b.n	8002ae2 <sw_i2c_write_block+0x11a>
			return I2C_Error;
 8002ae0:	bf00      	nop
	}

	sw_i2c_start();
	while ( sw_is_TXIS_flag_ready() == false ) {}
 8002ae2:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002ae4:	4b62      	ldr	r3, [pc, #392]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <sw_i2c_write_block+0x130>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <sw_i2c_write_block+0x132>
 8002af8:	2300      	movs	r3, #0
 8002afa:	f083 0301 	eor.w	r3, r3, #1
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1ef      	bne.n	8002ae4 <sw_i2c_write_block+0x11c>
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	73bb      	strb	r3, [r7, #14]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8002b08:	4b59      	ldr	r3, [pc, #356]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	7bba      	ldrb	r2, [r7, #14]
 8002b10:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8002b12:	bf00      	nop
 8002b14:	4b56      	ldr	r3, [pc, #344]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d0f7      	beq.n	8002b14 <sw_i2c_write_block+0x14c>
	sw_i2c_write( regAddr ); 							// First byte, address
	while ( sw_is_TXIS_flag_ready() == false ) {}
 8002b24:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002b26:	4b52      	ldr	r3, [pc, #328]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <sw_i2c_write_block+0x172>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <sw_i2c_write_block+0x174>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f083 0301 	eor.w	r3, r3, #1
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1ef      	bne.n	8002b26 <sw_i2c_write_block+0x15e>

	uint16_t nBlock = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	82fb      	strh	r3, [r7, #22]
	uint16_t n 		= I2C_CR2_NBYTE_MAX - 1;			//
 8002b4a:	23fe      	movs	r3, #254	; 0xfe
 8002b4c:	827b      	strh	r3, [r7, #18]
	uint8_t shift	= 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	757b      	strb	r3, [r7, #21]
	while ( nBytes ) {
 8002b52:	e070      	b.n	8002c36 <sw_i2c_write_block+0x26e>
		if ( nBytes >=  I2C_CR2_NBYTE_MAX ) {
 8002b54:	88bb      	ldrh	r3, [r7, #4]
 8002b56:	2bfe      	cmp	r3, #254	; 0xfe
 8002b58:	d95d      	bls.n	8002c16 <sw_i2c_write_block+0x24e>
			if ( nBlock == 0) {
 8002b5a:	8afb      	ldrh	r3, [r7, #22]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <sw_i2c_write_block+0x1ae>
				n = I2C_CR2_NBYTE_MAX - 1;
 8002b60:	23fe      	movs	r3, #254	; 0xfe
 8002b62:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff );
 8002b64:	8a7b      	ldrh	r3, [r7, #18]
 8002b66:	6839      	ldr	r1, [r7, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fd05 	bl	8002578 <sw_i2c_write_buff>
				nBlock++;
 8002b6e:	8afb      	ldrh	r3, [r7, #22]
 8002b70:	3301      	adds	r3, #1
 8002b72:	82fb      	strh	r3, [r7, #22]
 8002b74:	e010      	b.n	8002b98 <sw_i2c_write_block+0x1d0>
			} else {
				n = I2C_CR2_NBYTE_MAX;
 8002b76:	23ff      	movs	r3, #255	; 0xff
 8002b78:	827b      	strh	r3, [r7, #18]
				sw_i2c_write_buff( n, (uint8_t *)pBuff +  nBlock++ * I2C_CR2_NBYTE_MAX - 1 );
 8002b7a:	8afb      	ldrh	r3, [r7, #22]
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	82fa      	strh	r2, [r7, #22]
 8002b80:	461a      	mov	r2, r3
 8002b82:	4613      	mov	r3, r2
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	1a9b      	subs	r3, r3, r2
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	441a      	add	r2, r3
 8002b8e:	8a7b      	ldrh	r3, [r7, #18]
 8002b90:	4611      	mov	r1, r2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fcf0 	bl	8002578 <sw_i2c_write_buff>
			}
			while( sw_is_TCR_flag_ready() == false ) {}
 8002b98:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TCR ) return true; else  return false;
 8002b9a:	4b35      	ldr	r3, [pc, #212]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <sw_i2c_write_block+0x1e6>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <sw_i2c_write_block+0x1e8>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f083 0301 	eor.w	r3, r3, #1
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1ef      	bne.n	8002b9a <sw_i2c_write_block+0x1d2>

			nBytes = nBytes - I2C_CR2_NBYTE_MAX;
 8002bba:	88bb      	ldrh	r3, [r7, #4]
 8002bbc:	3bff      	subs	r3, #255	; 0xff
 8002bbe:	80bb      	strh	r3, [r7, #4]
			if ( nBytes < I2C_CR2_NBYTE_MAX ) {
 8002bc0:	88bb      	ldrh	r3, [r7, #4]
 8002bc2:	2bfe      	cmp	r3, #254	; 0xfe
 8002bc4:	d81a      	bhi.n	8002bfc <sw_i2c_write_block+0x234>
				CLEAR_BIT( hI2Cx->I2C->CR2, I2C_CR2_RELOAD );
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	4b28      	ldr	r3, [pc, #160]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002bd8:	605a      	str	r2, [r3, #4]
				sw_i2c_nBytes( nBytes );
 8002bda:	88bb      	ldrh	r3, [r7, #4]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	737b      	strb	r3, [r7, #13]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002be0:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002be8:	7b7a      	ldrb	r2, [r7, #13]
 8002bea:	0412      	lsls	r2, r2, #16
 8002bec:	4611      	mov	r1, r2
 8002bee:	4a21      	ldr	r2, [pc, #132]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002bf0:	430b      	orrs	r3, r1
 8002bf2:	6053      	str	r3, [r2, #4]
}
 8002bf4:	bf00      	nop
				shift = 1;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	757b      	strb	r3, [r7, #21]
 8002bfa:	e01c      	b.n	8002c36 <sw_i2c_write_block+0x26e>
 8002bfc:	23ff      	movs	r3, #255	; 0xff
 8002bfe:	733b      	strb	r3, [r7, #12]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002c00:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002c08:	7b3a      	ldrb	r2, [r7, #12]
 8002c0a:	0412      	lsls	r2, r2, #16
 8002c0c:	4611      	mov	r1, r2
 8002c0e:	4a19      	ldr	r2, [pc, #100]	; (8002c74 <sw_i2c_write_block+0x2ac>)
 8002c10:	430b      	orrs	r3, r1
 8002c12:	6053      	str	r3, [r2, #4]
 8002c14:	e00f      	b.n	8002c36 <sw_i2c_write_block+0x26e>
			} else {
				sw_i2c_nBytes( I2C_CR2_NBYTE_MAX );
			}
		} else {
			sw_i2c_write_buff( nBytes , (uint8_t *)pBuff + nBlock*I2C_CR2_NBYTE_MAX - shift );
 8002c16:	8afa      	ldrh	r2, [r7, #22]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	021b      	lsls	r3, r3, #8
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	461a      	mov	r2, r3
 8002c20:	7d7b      	ldrb	r3, [r7, #21]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	441a      	add	r2, r3
 8002c28:	88bb      	ldrh	r3, [r7, #4]
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fca3 	bl	8002578 <sw_i2c_write_buff>
			nBytes = 0;									// End of while() loop
 8002c32:	2300      	movs	r3, #0
 8002c34:	80bb      	strh	r3, [r7, #4]
	while ( nBytes ) {
 8002c36:	88bb      	ldrh	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d18b      	bne.n	8002b54 <sw_i2c_write_block+0x18c>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	4b0a      	ldr	r3, [pc, #40]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c4e:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8002c50:	bf00      	nop
 8002c52:	4b07      	ldr	r3, [pc, #28]	; (8002c70 <sw_i2c_write_block+0x2a8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f7      	beq.n	8002c52 <sw_i2c_write_block+0x28a>
}
 8002c62:	bf00      	nop
		}
	}
	sw_i2c_stop();
	return I2C_Ok;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000001c 	.word	0x2000001c
 8002c74:	40005400 	.word	0x40005400
 8002c78:	2000059c 	.word	0x2000059c

08002c7c <sw_i2c_write_reg>:


I2CSTATUS sw_i2c_write_reg( uint8_t devAddr, uint8_t reg, uint8_t data ) {
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
 8002c86:	460b      	mov	r3, r1
 8002c88:	71bb      	strb	r3, [r7, #6]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	717b      	strb	r3, [r7, #5]
 8002c8e:	79fb      	ldrb	r3, [r7, #7]
 8002c90:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8002c92:	4b60      	ldr	r3, [pc, #384]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c9e:	f023 0303 	bic.w	r3, r3, #3
 8002ca2:	7bb9      	ldrb	r1, [r7, #14]
 8002ca4:	4a5b      	ldr	r2, [pc, #364]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	430b      	orrs	r3, r1
 8002cac:	6053      	str	r3, [r2, #4]
}
 8002cae:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8002cb0:	4b58      	ldr	r3, [pc, #352]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	685a      	ldr	r2, [r3, #4]
 8002cb8:	4b56      	ldr	r3, [pc, #344]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	bf00      	nop
//	hI2Cx->I2C->CR2 = 0; hI2Cx->I2C->ICR = 0xffffffff;
	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_dir();
	sw_i2c_autoend_off();
 8002cc6:	f7ff fc43 	bl	8002550 <sw_i2c_autoend_off>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002cce:	4b52      	ldr	r3, [pc, #328]	; (8002e18 <sw_i2c_write_reg+0x19c>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002cd6:	7bfa      	ldrb	r2, [r7, #15]
 8002cd8:	0412      	lsls	r2, r2, #16
 8002cda:	4611      	mov	r1, r2
 8002cdc:	4a4e      	ldr	r2, [pc, #312]	; (8002e18 <sw_i2c_write_reg+0x19c>)
 8002cde:	430b      	orrs	r3, r1
 8002ce0:	6053      	str	r3, [r2, #4]
}
 8002ce2:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8002ce4:	4b4b      	ldr	r3, [pc, #300]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	4b49      	ldr	r3, [pc, #292]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cf6:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 8002cf8:	bf00      	nop
 8002cfa:	4b46      	ldr	r3, [pc, #280]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0f7      	beq.n	8002cfa <sw_i2c_write_reg+0x7e>
	whileTimer = 5;
 8002d0a:	4b44      	ldr	r3, [pc, #272]	; (8002e1c <sw_i2c_write_reg+0x1a0>)
 8002d0c:	2205      	movs	r2, #5
 8002d0e:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 8002d10:	e004      	b.n	8002d1c <sw_i2c_write_reg+0xa0>
		if ( whileTimer == 0 ) {
 8002d12:	4b42      	ldr	r3, [pc, #264]	; (8002e1c <sw_i2c_write_reg+0x1a0>)
 8002d14:	881b      	ldrh	r3, [r3, #0]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00d      	beq.n	8002d38 <sw_i2c_write_reg+0xbc>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8002d1c:	4b3d      	ldr	r3, [pc, #244]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 0310 	and.w	r3, r3, #16
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <sw_i2c_write_reg+0xb4>
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e000      	b.n	8002d32 <sw_i2c_write_reg+0xb6>
 8002d30:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1ed      	bne.n	8002d12 <sw_i2c_write_reg+0x96>
	return I2C_Ok;
 8002d36:	e000      	b.n	8002d3a <sw_i2c_write_reg+0xbe>
			return I2C_Error;
 8002d38:	bf00      	nop

	sw_i2c_nBytes(2);
	sw_i2c_start(); 		while ( sw_is_TXIS_flag_ready() == false ) {}
 8002d3a:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002d3c:	4b35      	ldr	r3, [pc, #212]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <sw_i2c_write_reg+0xd4>
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <sw_i2c_write_reg+0xd6>
 8002d50:	2300      	movs	r3, #0
 8002d52:	f083 0301 	eor.w	r3, r3, #1
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1ef      	bne.n	8002d3c <sw_i2c_write_reg+0xc0>
 8002d5c:	79bb      	ldrb	r3, [r7, #6]
 8002d5e:	737b      	strb	r3, [r7, #13]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8002d60:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	7b7a      	ldrb	r2, [r7, #13]
 8002d68:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8002d6a:	bf00      	nop
 8002d6c:	4b29      	ldr	r3, [pc, #164]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0f7      	beq.n	8002d6c <sw_i2c_write_reg+0xf0>
	sw_i2c_write( reg ); 	while ( sw_is_TXIS_flag_ready() == false );
 8002d7c:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002d7e:	4b25      	ldr	r3, [pc, #148]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <sw_i2c_write_reg+0x116>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <sw_i2c_write_reg+0x118>
 8002d92:	2300      	movs	r3, #0
 8002d94:	f083 0301 	eor.w	r3, r3, #1
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1ef      	bne.n	8002d7e <sw_i2c_write_reg+0x102>
 8002d9e:	797b      	ldrb	r3, [r7, #5]
 8002da0:	733b      	strb	r3, [r7, #12]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8002da2:	4b1c      	ldr	r3, [pc, #112]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	7b3a      	ldrb	r2, [r7, #12]
 8002daa:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8002dac:	bf00      	nop
 8002dae:	4b19      	ldr	r3, [pc, #100]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f7      	beq.n	8002dae <sw_i2c_write_reg+0x132>
	sw_i2c_write( data ); 	while ( sw_is_TC_flag_ready() 	== false );
 8002dbe:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8002dc0:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <sw_i2c_write_reg+0x158>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e000      	b.n	8002dd6 <sw_i2c_write_reg+0x15a>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f083 0301 	eor.w	r3, r3, #1
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1ef      	bne.n	8002dc0 <sw_i2c_write_reg+0x144>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002df2:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 8002df4:	bf00      	nop
 8002df6:	4b07      	ldr	r3, [pc, #28]	; (8002e14 <sw_i2c_write_reg+0x198>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f7      	beq.n	8002df6 <sw_i2c_write_reg+0x17a>
}
 8002e06:	bf00      	nop
	sw_i2c_stop();
	return I2C_Ok;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	2000001c 	.word	0x2000001c
 8002e18:	40005400 	.word	0x40005400
 8002e1c:	2000059c 	.word	0x2000059c

08002e20 <sw_i2c_read_reg>:


I2CSTATUS sw_i2c_read_reg( uint8_t devAddr, uint8_t reg, uint8_t * data ) {
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	4603      	mov	r3, r0
 8002e28:	603a      	str	r2, [r7, #0]
 8002e2a:	71fb      	strb	r3, [r7, #7]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	71bb      	strb	r3, [r7, #6]
	I2CSTATUS status = I2C_Ok;
 8002e30:	2300      	movs	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	737b      	strb	r3, [r7, #13]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 8002e38:	4b8b      	ldr	r3, [pc, #556]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e44:	f023 0303 	bic.w	r3, r3, #3
 8002e48:	7b79      	ldrb	r1, [r7, #13]
 8002e4a:	4a87      	ldr	r2, [pc, #540]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	430b      	orrs	r3, r1
 8002e52:	6053      	str	r3, [r2, #4]
}
 8002e54:	bf00      	nop
static INLINE void sw_i2c_write_dir(void) { hI2Cx->I2C->CR2 &= ~I2C_CR2_RD_WRN; }
 8002e56:	4b84      	ldr	r3, [pc, #528]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	4b82      	ldr	r3, [pc, #520]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	bf00      	nop

	sw_i2c_set_7bitAddr( devAddr );
	sw_i2c_write_dir();
	sw_i2c_autoend_off();
 8002e6c:	f7ff fb70 	bl	8002550 <sw_i2c_autoend_off>
 8002e70:	2301      	movs	r3, #1
 8002e72:	73bb      	strb	r3, [r7, #14]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002e74:	4b7d      	ldr	r3, [pc, #500]	; (800306c <sw_i2c_read_reg+0x24c>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002e7c:	7bba      	ldrb	r2, [r7, #14]
 8002e7e:	0412      	lsls	r2, r2, #16
 8002e80:	4611      	mov	r1, r2
 8002e82:	4a7a      	ldr	r2, [pc, #488]	; (800306c <sw_i2c_read_reg+0x24c>)
 8002e84:	430b      	orrs	r3, r1
 8002e86:	6053      	str	r3, [r2, #4]
}
 8002e88:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8002e8a:	4b77      	ldr	r3, [pc, #476]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	4b75      	ldr	r3, [pc, #468]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e9c:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 8002e9e:	bf00      	nop
 8002ea0:	4b71      	ldr	r3, [pc, #452]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f7      	beq.n	8002ea0 <sw_i2c_read_reg+0x80>
	whileTimer = 5;
 8002eb0:	4b6f      	ldr	r3, [pc, #444]	; (8003070 <sw_i2c_read_reg+0x250>)
 8002eb2:	2205      	movs	r2, #5
 8002eb4:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 8002eb6:	e006      	b.n	8002ec6 <sw_i2c_read_reg+0xa6>
		if ( whileTimer == 0 ) {
 8002eb8:	4b6d      	ldr	r3, [pc, #436]	; (8003070 <sw_i2c_read_reg+0x250>)
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <sw_i2c_read_reg+0xa6>
			return I2C_Error;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e00d      	b.n	8002ee2 <sw_i2c_read_reg+0xc2>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8002ec6:	4b68      	ldr	r3, [pc, #416]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	f003 0310 	and.w	r3, r3, #16
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <sw_i2c_read_reg+0xba>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e000      	b.n	8002edc <sw_i2c_read_reg+0xbc>
 8002eda:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1eb      	bne.n	8002eb8 <sw_i2c_read_reg+0x98>
	return I2C_Ok;
 8002ee0:	2300      	movs	r3, #0
	sw_i2c_nBytes(1);
	status = sw_i2c_start();
 8002ee2:	73fb      	strb	r3, [r7, #15]
	while ( sw_is_TXIS_flag_ready() == false );
 8002ee4:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TXIS ) return true; else  return false;
 8002ee6:	4b60      	ldr	r3, [pc, #384]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <sw_i2c_read_reg+0xda>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <sw_i2c_read_reg+0xdc>
 8002efa:	2300      	movs	r3, #0
 8002efc:	f083 0301 	eor.w	r3, r3, #1
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1ef      	bne.n	8002ee6 <sw_i2c_read_reg+0xc6>
 8002f06:	79bb      	ldrb	r3, [r7, #6]
 8002f08:	733b      	strb	r3, [r7, #12]
	hI2Cx->I2C->TXDR = data;								// First write byte
 8002f0a:	4b57      	ldr	r3, [pc, #348]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	7b3a      	ldrb	r2, [r7, #12]
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_TXE ) == 0 ) { }	// then check the flag - buffer empty
 8002f14:	bf00      	nop
 8002f16:	4b54      	ldr	r3, [pc, #336]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f7      	beq.n	8002f16 <sw_i2c_read_reg+0xf6>
	sw_i2c_write( reg ); 	while ( sw_is_TC_flag_ready() 	== false );
 8002f26:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8002f28:	4b4f      	ldr	r3, [pc, #316]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <sw_i2c_read_reg+0x11c>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <sw_i2c_read_reg+0x11e>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f083 0301 	eor.w	r3, r3, #1
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1ef      	bne.n	8002f28 <sw_i2c_read_reg+0x108>
static INLINE void sw_i2c_read_dir (void) { hI2Cx->I2C->CR2 |= I2C_CR2_RD_WRN; }
 8002f48:	4b47      	ldr	r3, [pc, #284]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	4b45      	ldr	r3, [pc, #276]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f5a:	605a      	str	r2, [r3, #4]
 8002f5c:	bf00      	nop
 8002f5e:	2301      	movs	r3, #1
 8002f60:	72fb      	strb	r3, [r7, #11]
	MODIFY_REG( I2C1->CR2, I2C_CR2_NBYTES, nBytes << I2C_CR2_NBYTES_Pos );
 8002f62:	4b42      	ldr	r3, [pc, #264]	; (800306c <sw_i2c_read_reg+0x24c>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002f6a:	7afa      	ldrb	r2, [r7, #11]
 8002f6c:	0412      	lsls	r2, r2, #16
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4a3e      	ldr	r2, [pc, #248]	; (800306c <sw_i2c_read_reg+0x24c>)
 8002f72:	430b      	orrs	r3, r1
 8002f74:	6053      	str	r3, [r2, #4]
}
 8002f76:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 8002f78:	4b3b      	ldr	r3, [pc, #236]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	4b39      	ldr	r3, [pc, #228]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f8a:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 8002f8c:	bf00      	nop
 8002f8e:	4b36      	ldr	r3, [pc, #216]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f7      	beq.n	8002f8e <sw_i2c_read_reg+0x16e>
	whileTimer = 5;
 8002f9e:	4b34      	ldr	r3, [pc, #208]	; (8003070 <sw_i2c_read_reg+0x250>)
 8002fa0:	2205      	movs	r2, #5
 8002fa2:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 8002fa4:	e004      	b.n	8002fb0 <sw_i2c_read_reg+0x190>
		if ( whileTimer == 0 ) {
 8002fa6:	4b32      	ldr	r3, [pc, #200]	; (8003070 <sw_i2c_read_reg+0x250>)
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00d      	beq.n	8002fcc <sw_i2c_read_reg+0x1ac>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 8002fb0:	4b2d      	ldr	r3, [pc, #180]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <sw_i2c_read_reg+0x1a4>
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <sw_i2c_read_reg+0x1a6>
 8002fc4:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1ed      	bne.n	8002fa6 <sw_i2c_read_reg+0x186>
	return I2C_Ok;
 8002fca:	e000      	b.n	8002fce <sw_i2c_read_reg+0x1ae>
			return I2C_Error;
 8002fcc:	bf00      	nop

	sw_i2c_read_dir();
	sw_i2c_nBytes(1);
	sw_i2c_start();			while ( sw_is_RXNE_flag_ready() == false );
 8002fce:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_RXNE ) return true; else  return false;
 8002fd0:	4b25      	ldr	r3, [pc, #148]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <sw_i2c_read_reg+0x1c4>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e000      	b.n	8002fe6 <sw_i2c_read_reg+0x1c6>
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f083 0301 	eor.w	r3, r3, #1
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1ef      	bne.n	8002fd0 <sw_i2c_read_reg+0x1b0>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	72bb      	strb	r3, [r7, #10]
	while ( ( hI2Cx->I2C->ISR & I2C_ISR_RXNE ) == 0 ) {}	// then check the flag
 8002ff4:	bf00      	nop
 8002ff6:	4b1c      	ldr	r3, [pc, #112]	; (8003068 <sw_i2c_read_reg+0x248>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0f7      	beq.n	8002ff6 <sw_i2c_read_reg+0x1d6>
	return (hI2Cx->I2C->RXDR & 0xFF);
 8003006:	4b18      	ldr	r3, [pc, #96]	; (8003068 <sw_i2c_read_reg+0x248>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	b2da      	uxtb	r2, r3

	*data = sw_i2c_read(DUMMY);	while ( sw_is_TC_flag_ready()	== false );
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	701a      	strb	r2, [r3, #0]
 8003014:	bf00      	nop
	if(hI2Cx->I2C->ISR & I2C_ISR_TC ) return true; else  return false;
 8003016:	4b14      	ldr	r3, [pc, #80]	; (8003068 <sw_i2c_read_reg+0x248>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <sw_i2c_read_reg+0x20a>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <sw_i2c_read_reg+0x20c>
 800302a:	2300      	movs	r3, #0
 800302c:	f083 0301 	eor.w	r3, r3, #1
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1ef      	bne.n	8003016 <sw_i2c_read_reg+0x1f6>
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 8003036:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <sw_i2c_read_reg+0x248>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <sw_i2c_read_reg+0x248>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003048:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 800304a:	bf00      	nop
 800304c:	4b06      	ldr	r3, [pc, #24]	; (8003068 <sw_i2c_read_reg+0x248>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	f003 0320 	and.w	r3, r3, #32
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0f7      	beq.n	800304c <sw_i2c_read_reg+0x22c>
}
 800305c:	bf00      	nop
	sw_i2c_stop();

	return status;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	2000001c 	.word	0x2000001c
 800306c:	40005400 	.word	0x40005400
 8003070:	2000059c 	.word	0x2000059c

08003074 <sw_i2c_simple_init>:

void sw_i2c_simple_init(void) {
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
#ifdef STM32L4
	RCC->APB1RSTR1 |=  RCC_APB1RSTR1_I2C1RST;
 8003078:	4b30      	ldr	r3, [pc, #192]	; (800313c <sw_i2c_simple_init+0xc8>)
 800307a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307c:	4a2f      	ldr	r2, [pc, #188]	; (800313c <sw_i2c_simple_init+0xc8>)
 800307e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003082:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST;
 8003084:	4b2d      	ldr	r3, [pc, #180]	; (800313c <sw_i2c_simple_init+0xc8>)
 8003086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003088:	4a2c      	ldr	r2, [pc, #176]	; (800313c <sw_i2c_simple_init+0xc8>)
 800308a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800308e:	6393      	str	r3, [r2, #56]	; 0x38
	RCC->APB1ENR1  |= RCC_APB1ENR1_I2C1EN;
 8003090:	4b2a      	ldr	r3, [pc, #168]	; (800313c <sw_i2c_simple_init+0xc8>)
 8003092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003094:	4a29      	ldr	r2, [pc, #164]	; (800313c <sw_i2c_simple_init+0xc8>)
 8003096:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800309a:	6593      	str	r3, [r2, #88]	; 0x58
	RCC->APB1RSTR |=  RCC_APB1RSTR_I2C1RST;
	RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
	RCC->APB1ENR  |= RCC_APB1ENR_I2C1EN;
#endif

	CLEAR_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
 800309c:	4b28      	ldr	r3, [pc, #160]	; (8003140 <sw_i2c_simple_init+0xcc>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4b26      	ldr	r3, [pc, #152]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0201 	bic.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]
	while( (hI2Cx->I2C->CR1 & I2C_CR1_PE) );
 80030b0:	bf00      	nop
 80030b2:	4b23      	ldr	r3, [pc, #140]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f7      	bne.n	80030b2 <sw_i2c_simple_init+0x3e>

	gpio_pin_cfg( hI2Cx->scl_port,  hI2Cx->scl_pin,  hI2Cx->alternateFun );
 80030c2:	4b1f      	ldr	r3, [pc, #124]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	6898      	ldr	r0, [r3, #8]
 80030c8:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	8a19      	ldrh	r1, [r3, #16]
 80030ce:	4b1c      	ldr	r3, [pc, #112]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	889b      	ldrh	r3, [r3, #4]
 80030d4:	461a      	mov	r2, r3
 80030d6:	f7fe fae7 	bl	80016a8 <gpio_pin_cfg>
	gpio_pin_cfg( hI2Cx->sda_port,  hI2Cx->sda_pin,  hI2Cx->alternateFun );
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68d8      	ldr	r0, [r3, #12]
 80030e0:	4b17      	ldr	r3, [pc, #92]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	8a59      	ldrh	r1, [r3, #18]
 80030e6:	4b16      	ldr	r3, [pc, #88]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	889b      	ldrh	r3, [r3, #4]
 80030ec:	461a      	mov	r2, r3
 80030ee:	f7fe fadb 	bl	80016a8 <gpio_pin_cfg>
	gpio_pin_HI ( hI2Cx->scl_port,  hI2Cx->scl_pin );
 80030f2:	4b13      	ldr	r3, [pc, #76]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	4b11      	ldr	r3, [pc, #68]	; (8003140 <sw_i2c_simple_init+0xcc>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	8a1b      	ldrh	r3, [r3, #16]
 80030fe:	4619      	mov	r1, r3
 8003100:	4610      	mov	r0, r2
 8003102:	f7fe fb79 	bl	80017f8 <gpio_pin_HI>
	gpio_pin_HI ( hI2Cx->sda_port,  hI2Cx->sda_pin );
 8003106:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <sw_i2c_simple_init+0xcc>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	4b0c      	ldr	r3, [pc, #48]	; (8003140 <sw_i2c_simple_init+0xcc>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	8a5b      	ldrh	r3, [r3, #18]
 8003112:	4619      	mov	r1, r3
 8003114:	4610      	mov	r0, r2
 8003116:	f7fe fb6f 	bl	80017f8 <gpio_pin_HI>

	hI2Cx->I2C->TIMINGR  = (uint32_t)I2C_TIMING_80MHz_100KHz;
 800311a:	4b09      	ldr	r3, [pc, #36]	; (8003140 <sw_i2c_simple_init+0xcc>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a08      	ldr	r2, [pc, #32]	; (8003144 <sw_i2c_simple_init+0xd0>)
 8003122:	611a      	str	r2, [r3, #16]
	SET_BIT( hI2Cx->I2C->CR1, I2C_CR1_PE );
 8003124:	4b06      	ldr	r3, [pc, #24]	; (8003140 <sw_i2c_simple_init+0xcc>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b04      	ldr	r3, [pc, #16]	; (8003140 <sw_i2c_simple_init+0xcc>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f042 0201 	orr.w	r2, r2, #1
 8003136:	601a      	str	r2, [r3, #0]
}
 8003138:	bf00      	nop
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	2000001c 	.word	0x2000001c
 8003144:	10909cec 	.word	0x10909cec

08003148 <sw_i2c_IsDeviceReady>:

I2CSTATUS sw_i2c_IsDeviceReady( uint8_t devAddr, uint32_t trials, uint16_t delay ) {
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	4603      	mov	r3, r0
 8003150:	6039      	str	r1, [r7, #0]
 8003152:	71fb      	strb	r3, [r7, #7]
 8003154:	4613      	mov	r3, r2
 8003156:	80bb      	strh	r3, [r7, #4]
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	73fb      	strb	r3, [r7, #15]
	MODIFY_REG( hI2Cx->I2C->CR2, I2C_CR2_SADD, devAddr << I2C_CR2_SADD_Pos );
 800315c:	4b33      	ldr	r3, [pc, #204]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003168:	f023 0303 	bic.w	r3, r3, #3
 800316c:	7bf9      	ldrb	r1, [r7, #15]
 800316e:	4a2f      	ldr	r2, [pc, #188]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	430b      	orrs	r3, r1
 8003176:	6053      	str	r3, [r2, #4]
}
 8003178:	bf00      	nop
	sw_i2c_set_7bitAddr( devAddr );
	while (trials--) {
 800317a:	e042      	b.n	8003202 <sw_i2c_IsDeviceReady+0xba>
	hI2Cx->I2C->CR2 |= I2C_CR2_START;
 800317c:	4b2b      	ldr	r3, [pc, #172]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	4b29      	ldr	r3, [pc, #164]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800318e:	605a      	str	r2, [r3, #4]
	while( (hI2Cx->I2C->CR2 & I2C_CR2_START ) == 0 ) {}
 8003190:	bf00      	nop
 8003192:	4b26      	ldr	r3, [pc, #152]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0f7      	beq.n	8003192 <sw_i2c_IsDeviceReady+0x4a>
	whileTimer = 5;
 80031a2:	4b23      	ldr	r3, [pc, #140]	; (8003230 <sw_i2c_IsDeviceReady+0xe8>)
 80031a4:	2205      	movs	r2, #5
 80031a6:	801a      	strh	r2, [r3, #0]
	while ( sw_is_NACK_flag_ready() ) {
 80031a8:	e004      	b.n	80031b4 <sw_i2c_IsDeviceReady+0x6c>
		if ( whileTimer == 0 ) {
 80031aa:	4b21      	ldr	r3, [pc, #132]	; (8003230 <sw_i2c_IsDeviceReady+0xe8>)
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00d      	beq.n	80031d0 <sw_i2c_IsDeviceReady+0x88>
	if(hI2Cx->I2C->ISR & I2C_ISR_NACKF ) return true; else  return false;
 80031b4:	4b1d      	ldr	r3, [pc, #116]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	f003 0310 	and.w	r3, r3, #16
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <sw_i2c_IsDeviceReady+0x80>
 80031c4:	2301      	movs	r3, #1
 80031c6:	e000      	b.n	80031ca <sw_i2c_IsDeviceReady+0x82>
 80031c8:	2300      	movs	r3, #0
	while ( sw_is_NACK_flag_ready() ) {
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1ed      	bne.n	80031aa <sw_i2c_IsDeviceReady+0x62>
	return I2C_Ok;
 80031ce:	e000      	b.n	80031d2 <sw_i2c_IsDeviceReady+0x8a>
			return I2C_Error;
 80031d0:	bf00      	nop
	hI2Cx->I2C->CR2 |= I2C_CR2_STOP;
 80031d2:	4b16      	ldr	r3, [pc, #88]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	4b14      	ldr	r3, [pc, #80]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031e4:	605a      	str	r2, [r3, #4]
	while ( (hI2Cx->I2C->ISR & I2C_ISR_STOPF) == 0) {}
 80031e6:	bf00      	nop
 80031e8:	4b10      	ldr	r3, [pc, #64]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	f003 0320 	and.w	r3, r3, #32
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f7      	beq.n	80031e8 <sw_i2c_IsDeviceReady+0xa0>
}
 80031f8:	bf00      	nop
		sw_i2c_start();
		sw_i2c_stop();
		delay_ms( delay );
 80031fa:	88bb      	ldrh	r3, [r7, #4]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff f963 	bl	80024c8 <delay_ms>
	while (trials--) {
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	1e5a      	subs	r2, r3, #1
 8003206:	603a      	str	r2, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1b7      	bne.n	800317c <sw_i2c_IsDeviceReady+0x34>
	}
	if ( hI2Cx->I2C->ISR & I2C_ISR_NACKF ) {
 800320c:	4b07      	ldr	r3, [pc, #28]	; (800322c <sw_i2c_IsDeviceReady+0xe4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 0310 	and.w	r3, r3, #16
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <sw_i2c_IsDeviceReady+0xd8>
		return I2C_Error;
 800321c:	2301      	movs	r3, #1
 800321e:	e000      	b.n	8003222 <sw_i2c_IsDeviceReady+0xda>
	}
	return I2C_Ok;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	2000001c 	.word	0x2000001c
 8003230:	2000059c 	.word	0x2000059c

08003234 <MPU6050__fastRegister8>:
static float	actualThreshold;
static bool		useCalibrate;

/***************************** Static functions ****************************/
// Fast read 8-bit from register
static uint8_t 	MPU6050__fastRegister8( uint8_t reg ) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0;
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]

	sw_i2c_read_reg( MPU6050_ADDRESS, reg, &value );
 8003242:	f107 020f 	add.w	r2, r7, #15
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	4619      	mov	r1, r3
 800324a:	20d2      	movs	r0, #210	; 0xd2
 800324c:	f7ff fde8 	bl	8002e20 <sw_i2c_read_reg>

	return value;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <MPU6050__readRegister8>:
// Read 8-bit from register
static uint8_t 	MPU6050__readRegister8( uint8_t reg ) {
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	4603      	mov	r3, r0
 8003262:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	73fb      	strb	r3, [r7, #15]

	sw_i2c_read_reg( MPU6050_ADDRESS, reg, &value );
 8003268:	f107 020f 	add.w	r2, r7, #15
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	4619      	mov	r1, r3
 8003270:	20d2      	movs	r0, #210	; 0xd2
 8003272:	f7ff fdd5 	bl	8002e20 <sw_i2c_read_reg>

	return value;
 8003276:	7bfb      	ldrb	r3, [r7, #15]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <MPU6050__writeRegister8>:
// Write 8-bit to register
static void 	MPU6050__writeRegister8( uint8_t reg, uint8_t value ) {
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	460a      	mov	r2, r1
 800328a:	71fb      	strb	r3, [r7, #7]
 800328c:	4613      	mov	r3, r2
 800328e:	71bb      	strb	r3, [r7, #6]
	sw_i2c_write_reg( MPU6050_ADDRESS, reg, value );
 8003290:	79ba      	ldrb	r2, [r7, #6]
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	4619      	mov	r1, r3
 8003296:	20d2      	movs	r0, #210	; 0xd2
 8003298:	f7ff fcf0 	bl	8002c7c <sw_i2c_write_reg>
}
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <MPU6050__writeRegisterBit>:
	uint8_t value;
	value = MPU6050__readRegister8(reg);
	return ((value >> pos) & 1);
}
// Write register bit
static void	MPU6050__writeRegisterBit( uint8_t reg, uint8_t pos, bool state ) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	71fb      	strb	r3, [r7, #7]
 80032ae:	460b      	mov	r3, r1
 80032b0:	71bb      	strb	r3, [r7, #6]
 80032b2:	4613      	mov	r3, r2
 80032b4:	717b      	strb	r3, [r7, #5]
	uint8_t value;
	value = MPU6050__readRegister8(reg);
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff ffce 	bl	800325a <MPU6050__readRegister8>
 80032be:	4603      	mov	r3, r0
 80032c0:	73fb      	strb	r3, [r7, #15]

	if (state) {
 80032c2:	797b      	ldrb	r3, [r7, #5]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00a      	beq.n	80032de <MPU6050__writeRegisterBit+0x3a>
		value |= (1 << pos);
 80032c8:	79bb      	ldrb	r3, [r7, #6]
 80032ca:	2201      	movs	r2, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	b25a      	sxtb	r2, r3
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	b25b      	sxtb	r3, r3
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e00b      	b.n	80032f6 <MPU6050__writeRegisterBit+0x52>
	} else {
		value &= ~(1 << pos);
 80032de:	79bb      	ldrb	r3, [r7, #6]
 80032e0:	2201      	movs	r2, #1
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	b25b      	sxtb	r3, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	b25a      	sxtb	r2, r3
 80032ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032f0:	4013      	ands	r3, r2
 80032f2:	b25b      	sxtb	r3, r3
 80032f4:	73fb      	strb	r3, [r7, #15]
	}
	MPU6050__writeRegister8(reg, value );
 80032f6:	7bfa      	ldrb	r2, [r7, #15]
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	4611      	mov	r1, r2
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff ffbf 	bl	8003280 <MPU6050__writeRegister8>
}
 8003302:	bf00      	nop
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <MPU6050__setThreshold>:
/****************************************************************************/

// Set threshold value
void MPU6050__setThreshold( uint8_t multiple ) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	71fb      	strb	r3, [r7, #7]
	if (multiple > 0) {
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d031      	beq.n	8003380 <MPU6050__setThreshold+0x74>
// If not calibrated, need calibrate
		if (!useCalibrate) {
 800331c:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <MPU6050__setThreshold+0xa4>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	f083 0301 	eor.w	r3, r3, #1
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d002      	beq.n	8003330 <MPU6050__setThreshold+0x24>
			MPU6050__calibrateGyro( 50 );
 800332a:	2032      	movs	r0, #50	; 0x32
 800332c:	f000 f848 	bl	80033c0 <MPU6050__calibrateGyro>
		}
// Calculate threshold vectors
		tg.XAxis = th.XAxis * multiple;
 8003330:	4b20      	ldr	r3, [pc, #128]	; (80033b4 <MPU6050__setThreshold+0xa8>)
 8003332:	ed93 7a00 	vldr	s14, [r3]
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	ee07 3a90 	vmov	s15, r3
 800333c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003340:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003344:	4b1c      	ldr	r3, [pc, #112]	; (80033b8 <MPU6050__setThreshold+0xac>)
 8003346:	edc3 7a00 	vstr	s15, [r3]
		tg.YAxis = th.YAxis * multiple;
 800334a:	4b1a      	ldr	r3, [pc, #104]	; (80033b4 <MPU6050__setThreshold+0xa8>)
 800334c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	ee07 3a90 	vmov	s15, r3
 8003356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800335a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335e:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <MPU6050__setThreshold+0xac>)
 8003360:	edc3 7a01 	vstr	s15, [r3, #4]
		tg.ZAxis = th.ZAxis * multiple;
 8003364:	4b13      	ldr	r3, [pc, #76]	; (80033b4 <MPU6050__setThreshold+0xa8>)
 8003366:	ed93 7a02 	vldr	s14, [r3, #8]
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	ee07 3a90 	vmov	s15, r3
 8003370:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003374:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003378:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <MPU6050__setThreshold+0xac>)
 800337a:	edc3 7a02 	vstr	s15, [r3, #8]
 800337e:	e00b      	b.n	8003398 <MPU6050__setThreshold+0x8c>
	} else {
		// No threshold
		tg.XAxis = 0;
 8003380:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <MPU6050__setThreshold+0xac>)
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
		tg.YAxis = 0;
 8003388:	4b0b      	ldr	r3, [pc, #44]	; (80033b8 <MPU6050__setThreshold+0xac>)
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	605a      	str	r2, [r3, #4]
		tg.ZAxis = 0;
 8003390:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <MPU6050__setThreshold+0xac>)
 8003392:	f04f 0200 	mov.w	r2, #0
 8003396:	609a      	str	r2, [r3, #8]
	}
// Remember old threshold value
	actualThreshold = multiple;
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a2:	4b06      	ldr	r3, [pc, #24]	; (80033bc <MPU6050__setThreshold+0xb0>)
 80033a4:	edc3 7a00 	vstr	s15, [r3]
}
 80033a8:	bf00      	nop
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000568 	.word	0x20000568
 80033b4:	20000550 	.word	0x20000550
 80033b8:	20000538 	.word	0x20000538
 80033bc:	20000564 	.word	0x20000564

080033c0 <MPU6050__calibrateGyro>:

// Calibrate algorithm
void MPU6050__calibrateGyro( uint8_t samples ) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08a      	sub	sp, #40	; 0x28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
	// Set calibrate
	useCalibrate = true;
 80033ca:	4b87      	ldr	r3, [pc, #540]	; (80035e8 <MPU6050__calibrateGyro+0x228>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]

	// Reset values
	float sumX = 0;
 80033d0:	f04f 0300 	mov.w	r3, #0
 80033d4:	627b      	str	r3, [r7, #36]	; 0x24
	float sumY = 0;
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	623b      	str	r3, [r7, #32]
	float sumZ = 0;
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	61fb      	str	r3, [r7, #28]
	float sigmaX = 0;
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	61bb      	str	r3, [r7, #24]
	float sigmaY = 0;
 80033e8:	f04f 0300 	mov.w	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]
	float sigmaZ = 0;
 80033ee:	f04f 0300 	mov.w	r3, #0
 80033f2:	613b      	str	r3, [r7, #16]

	// Read n-samples
	for ( uint8_t i = 0; i < samples; ++i) {
 80033f4:	2300      	movs	r3, #0
 80033f6:	73fb      	strb	r3, [r7, #15]
 80033f8:	e04c      	b.n	8003494 <MPU6050__calibrateGyro+0xd4>
		MPU6050__readRawGyro();
 80033fa:	f000 fab9 	bl	8003970 <MPU6050__readRawGyro>
		sumX += rg.XAxis;
 80033fe:	4b7b      	ldr	r3, [pc, #492]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003400:	edd3 7a00 	vldr	s15, [r3]
 8003404:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003408:	ee77 7a27 	vadd.f32	s15, s14, s15
 800340c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		sumY += rg.YAxis;
 8003410:	4b76      	ldr	r3, [pc, #472]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003412:	edd3 7a01 	vldr	s15, [r3, #4]
 8003416:	ed97 7a08 	vldr	s14, [r7, #32]
 800341a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800341e:	edc7 7a08 	vstr	s15, [r7, #32]
		sumZ += rg.ZAxis;
 8003422:	4b72      	ldr	r3, [pc, #456]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003424:	edd3 7a02 	vldr	s15, [r3, #8]
 8003428:	ed97 7a07 	vldr	s14, [r7, #28]
 800342c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003430:	edc7 7a07 	vstr	s15, [r7, #28]

		sigmaX += rg.XAxis * rg.XAxis;
 8003434:	4b6d      	ldr	r3, [pc, #436]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003436:	ed93 7a00 	vldr	s14, [r3]
 800343a:	4b6c      	ldr	r3, [pc, #432]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 800343c:	edd3 7a00 	vldr	s15, [r3]
 8003440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003444:	ed97 7a06 	vldr	s14, [r7, #24]
 8003448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800344c:	edc7 7a06 	vstr	s15, [r7, #24]
		sigmaY += rg.YAxis * rg.YAxis;
 8003450:	4b66      	ldr	r3, [pc, #408]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003452:	ed93 7a01 	vldr	s14, [r3, #4]
 8003456:	4b65      	ldr	r3, [pc, #404]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003458:	edd3 7a01 	vldr	s15, [r3, #4]
 800345c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003460:	ed97 7a05 	vldr	s14, [r7, #20]
 8003464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003468:	edc7 7a05 	vstr	s15, [r7, #20]
		sigmaZ += rg.ZAxis * rg.ZAxis;
 800346c:	4b5f      	ldr	r3, [pc, #380]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 800346e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003472:	4b5e      	ldr	r3, [pc, #376]	; (80035ec <MPU6050__calibrateGyro+0x22c>)
 8003474:	edd3 7a02 	vldr	s15, [r3, #8]
 8003478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800347c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003480:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003484:	edc7 7a04 	vstr	s15, [r7, #16]

		delay_ms(5);
 8003488:	2005      	movs	r0, #5
 800348a:	f7ff f81d 	bl	80024c8 <delay_ms>
	for ( uint8_t i = 0; i < samples; ++i) {
 800348e:	7bfb      	ldrb	r3, [r7, #15]
 8003490:	3301      	adds	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
 8003494:	7bfa      	ldrb	r2, [r7, #15]
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3ae      	bcc.n	80033fa <MPU6050__calibrateGyro+0x3a>
	}

	// Calculate delta vectors
	dg.XAxis = sumX / samples;
 800349c:	79fb      	ldrb	r3, [r7, #7]
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034a6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80034aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034ae:	4b50      	ldr	r3, [pc, #320]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 80034b0:	edc3 7a00 	vstr	s15, [r3]
	dg.YAxis = sumY / samples;
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034be:	edd7 6a08 	vldr	s13, [r7, #32]
 80034c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034c6:	4b4a      	ldr	r3, [pc, #296]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 80034c8:	edc3 7a01 	vstr	s15, [r3, #4]
	dg.ZAxis = sumZ / samples;
 80034cc:	79fb      	ldrb	r3, [r7, #7]
 80034ce:	ee07 3a90 	vmov	s15, r3
 80034d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80034da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034de:	4b44      	ldr	r3, [pc, #272]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 80034e0:	edc3 7a02 	vstr	s15, [r3, #8]

	// Calculate threshold vectors
	th.XAxis = sqrt((sigmaX / 50) - (dg.XAxis * dg.XAxis));
 80034e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80034e8:	eddf 6a42 	vldr	s13, [pc, #264]	; 80035f4 <MPU6050__calibrateGyro+0x234>
 80034ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034f0:	4b3f      	ldr	r3, [pc, #252]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 80034f2:	edd3 6a00 	vldr	s13, [r3]
 80034f6:	4b3e      	ldr	r3, [pc, #248]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 80034f8:	edd3 7a00 	vldr	s15, [r3]
 80034fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003504:	ee17 0a90 	vmov	r0, s15
 8003508:	f7fc ffc6 	bl	8000498 <__aeabi_f2d>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	ec43 2b10 	vmov	d0, r2, r3
 8003514:	f000 fe5a 	bl	80041cc <sqrt>
 8003518:	ec53 2b10 	vmov	r2, r3, d0
 800351c:	4610      	mov	r0, r2
 800351e:	4619      	mov	r1, r3
 8003520:	f7fd fac2 	bl	8000aa8 <__aeabi_d2f>
 8003524:	4603      	mov	r3, r0
 8003526:	4a34      	ldr	r2, [pc, #208]	; (80035f8 <MPU6050__calibrateGyro+0x238>)
 8003528:	6013      	str	r3, [r2, #0]
	th.YAxis = sqrt((sigmaY / 50) - (dg.YAxis * dg.YAxis));
 800352a:	edd7 7a05 	vldr	s15, [r7, #20]
 800352e:	eddf 6a31 	vldr	s13, [pc, #196]	; 80035f4 <MPU6050__calibrateGyro+0x234>
 8003532:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003536:	4b2e      	ldr	r3, [pc, #184]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 8003538:	edd3 6a01 	vldr	s13, [r3, #4]
 800353c:	4b2c      	ldr	r3, [pc, #176]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 800353e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800354a:	ee17 0a90 	vmov	r0, s15
 800354e:	f7fc ffa3 	bl	8000498 <__aeabi_f2d>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	ec43 2b10 	vmov	d0, r2, r3
 800355a:	f000 fe37 	bl	80041cc <sqrt>
 800355e:	ec53 2b10 	vmov	r2, r3, d0
 8003562:	4610      	mov	r0, r2
 8003564:	4619      	mov	r1, r3
 8003566:	f7fd fa9f 	bl	8000aa8 <__aeabi_d2f>
 800356a:	4603      	mov	r3, r0
 800356c:	4a22      	ldr	r2, [pc, #136]	; (80035f8 <MPU6050__calibrateGyro+0x238>)
 800356e:	6053      	str	r3, [r2, #4]
	th.ZAxis = sqrt((sigmaZ / 50) - (dg.ZAxis * dg.ZAxis));
 8003570:	edd7 7a04 	vldr	s15, [r7, #16]
 8003574:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80035f4 <MPU6050__calibrateGyro+0x234>
 8003578:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800357c:	4b1c      	ldr	r3, [pc, #112]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 800357e:	edd3 6a02 	vldr	s13, [r3, #8]
 8003582:	4b1b      	ldr	r3, [pc, #108]	; (80035f0 <MPU6050__calibrateGyro+0x230>)
 8003584:	edd3 7a02 	vldr	s15, [r3, #8]
 8003588:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003590:	ee17 0a90 	vmov	r0, s15
 8003594:	f7fc ff80 	bl	8000498 <__aeabi_f2d>
 8003598:	4602      	mov	r2, r0
 800359a:	460b      	mov	r3, r1
 800359c:	ec43 2b10 	vmov	d0, r2, r3
 80035a0:	f000 fe14 	bl	80041cc <sqrt>
 80035a4:	ec53 2b10 	vmov	r2, r3, d0
 80035a8:	4610      	mov	r0, r2
 80035aa:	4619      	mov	r1, r3
 80035ac:	f7fd fa7c 	bl	8000aa8 <__aeabi_d2f>
 80035b0:	4603      	mov	r3, r0
 80035b2:	4a11      	ldr	r2, [pc, #68]	; (80035f8 <MPU6050__calibrateGyro+0x238>)
 80035b4:	6093      	str	r3, [r2, #8]

	// If already set threshold, recalculate threshold vectors
	if (actualThreshold > 0) {
 80035b6:	4b11      	ldr	r3, [pc, #68]	; (80035fc <MPU6050__calibrateGyro+0x23c>)
 80035b8:	edd3 7a00 	vldr	s15, [r3]
 80035bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c4:	dc00      	bgt.n	80035c8 <MPU6050__calibrateGyro+0x208>
		MPU6050__setThreshold( actualThreshold );
	}
}
 80035c6:	e00b      	b.n	80035e0 <MPU6050__calibrateGyro+0x220>
		MPU6050__setThreshold( actualThreshold );
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <MPU6050__calibrateGyro+0x23c>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035d2:	edc7 7a00 	vstr	s15, [r7]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff fe96 	bl	800330c <MPU6050__setThreshold>
}
 80035e0:	bf00      	nop
 80035e2:	3728      	adds	r7, #40	; 0x28
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	20000568 	.word	0x20000568
 80035ec:	20000520 	.word	0x20000520
 80035f0:	20000544 	.word	0x20000544
 80035f4:	42480000 	.word	0x42480000
 80035f8:	20000550 	.word	0x20000550
 80035fc:	20000564 	.word	0x20000564

08003600 <MPU6050__init>:


bool MPU6050__init( mpu6050_dps_t scale, mpu6050_range_t range ) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	460a      	mov	r2, r1
 800360a:	71fb      	strb	r3, [r7, #7]
 800360c:	4613      	mov	r3, r2
 800360e:	71bb      	strb	r3, [r7, #6]
//	sw_i2c_simple_init();

	// Reset calibrate values
	dg.XAxis 		= 0;
 8003610:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <MPU6050__init+0x84>)
 8003612:	f04f 0200 	mov.w	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
	dg.YAxis 		= 0;
 8003618:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <MPU6050__init+0x84>)
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	605a      	str	r2, [r3, #4]
	dg.ZAxis 		= 0;
 8003620:	4b18      	ldr	r3, [pc, #96]	; (8003684 <MPU6050__init+0x84>)
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	609a      	str	r2, [r3, #8]
	useCalibrate 	= false;
 8003628:	4b17      	ldr	r3, [pc, #92]	; (8003688 <MPU6050__init+0x88>)
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]

	// Reset threshold values
	tg.XAxis 		= 0;
 800362e:	4b17      	ldr	r3, [pc, #92]	; (800368c <MPU6050__init+0x8c>)
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	601a      	str	r2, [r3, #0]
	tg.YAxis 		= 0;
 8003636:	4b15      	ldr	r3, [pc, #84]	; (800368c <MPU6050__init+0x8c>)
 8003638:	f04f 0200 	mov.w	r2, #0
 800363c:	605a      	str	r2, [r3, #4]
	tg.ZAxis 		= 0;
 800363e:	4b13      	ldr	r3, [pc, #76]	; (800368c <MPU6050__init+0x8c>)
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
	actualThreshold = 0;
 8003646:	4b12      	ldr	r3, [pc, #72]	; (8003690 <MPU6050__init+0x90>)
 8003648:	f04f 0200 	mov.w	r2, #0
 800364c:	601a      	str	r2, [r3, #0]

	// Check MPU6050 Who Am I Register
	if ( MPU6050__fastRegister8( MPU6050_REG_WHO_AM_I ) != 0x68 ) {
 800364e:	2075      	movs	r0, #117	; 0x75
 8003650:	f7ff fdf0 	bl	8003234 <MPU6050__fastRegister8>
 8003654:	4603      	mov	r3, r0
 8003656:	2b68      	cmp	r3, #104	; 0x68
 8003658:	d001      	beq.n	800365e <MPU6050__init+0x5e>
		return false;
 800365a:	2300      	movs	r3, #0
 800365c:	e00e      	b.n	800367c <MPU6050__init+0x7c>
	}

	// Set Clock Source
	MPU6050__setClockSource( MPU6050_CLOCK_PLL_XGYRO );
 800365e:	2001      	movs	r0, #1
 8003660:	f000 f8ac 	bl	80037bc <MPU6050__setClockSource>

	// Set Scale & Range
	MPU6050__setScale( scale );
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	4618      	mov	r0, r3
 8003668:	f000 f814 	bl	8003694 <MPU6050__setScale>
	MPU6050__setRange( range );
 800366c:	79bb      	ldrb	r3, [r7, #6]
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f85a 	bl	8003728 <MPU6050__setRange>

	// Disable Sleep Mode
	MPU6050__setSleepEnabled( false );
 8003674:	2000      	movs	r0, #0
 8003676:	f000 f8bc 	bl	80037f2 <MPU6050__setSleepEnabled>

	return true;
 800367a:	2301      	movs	r3, #1
}
 800367c:	4618      	mov	r0, r3
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	20000544 	.word	0x20000544
 8003688:	20000568 	.word	0x20000568
 800368c:	20000538 	.word	0x20000538
 8003690:	20000564 	.word	0x20000564

08003694 <MPU6050__setScale>:

void MPU6050__setScale( mpu6050_dps_t scale ) {
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	4603      	mov	r3, r0
 800369c:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	switch (scale) {
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	2b03      	cmp	r3, #3
 80036a2:	d81b      	bhi.n	80036dc <MPU6050__setScale+0x48>
 80036a4:	a201      	add	r2, pc, #4	; (adr r2, 80036ac <MPU6050__setScale+0x18>)
 80036a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036aa:	bf00      	nop
 80036ac:	080036bd 	.word	0x080036bd
 80036b0:	080036c5 	.word	0x080036c5
 80036b4:	080036cd 	.word	0x080036cd
 80036b8:	080036d5 	.word	0x080036d5
	case MPU6050_SCALE_250DPS:
		dpsPerDigit = 0.007633f;
 80036bc:	4b15      	ldr	r3, [pc, #84]	; (8003714 <MPU6050__setScale+0x80>)
 80036be:	4a16      	ldr	r2, [pc, #88]	; (8003718 <MPU6050__setScale+0x84>)
 80036c0:	601a      	str	r2, [r3, #0]
		break;
 80036c2:	e00c      	b.n	80036de <MPU6050__setScale+0x4a>
	case MPU6050_SCALE_500DPS:
		dpsPerDigit = 0.015267f;
 80036c4:	4b13      	ldr	r3, [pc, #76]	; (8003714 <MPU6050__setScale+0x80>)
 80036c6:	4a15      	ldr	r2, [pc, #84]	; (800371c <MPU6050__setScale+0x88>)
 80036c8:	601a      	str	r2, [r3, #0]
		break;
 80036ca:	e008      	b.n	80036de <MPU6050__setScale+0x4a>
	case MPU6050_SCALE_1000DPS:
		dpsPerDigit = 0.030487f;
 80036cc:	4b11      	ldr	r3, [pc, #68]	; (8003714 <MPU6050__setScale+0x80>)
 80036ce:	4a14      	ldr	r2, [pc, #80]	; (8003720 <MPU6050__setScale+0x8c>)
 80036d0:	601a      	str	r2, [r3, #0]
		break;
 80036d2:	e004      	b.n	80036de <MPU6050__setScale+0x4a>
	case MPU6050_SCALE_2000DPS:
		dpsPerDigit = 0.060975f;
 80036d4:	4b0f      	ldr	r3, [pc, #60]	; (8003714 <MPU6050__setScale+0x80>)
 80036d6:	4a13      	ldr	r2, [pc, #76]	; (8003724 <MPU6050__setScale+0x90>)
 80036d8:	601a      	str	r2, [r3, #0]
		break;
 80036da:	e000      	b.n	80036de <MPU6050__setScale+0x4a>
	default:
		break;
 80036dc:	bf00      	nop
	}
	value = MPU6050__readRegister8( MPU6050_REG_GYRO_CONFIG);
 80036de:	201b      	movs	r0, #27
 80036e0:	f7ff fdbb 	bl	800325a <MPU6050__readRegister8>
 80036e4:	4603      	mov	r3, r0
 80036e6:	73fb      	strb	r3, [r7, #15]
	value &= 0b11100111;
 80036e8:	7bfb      	ldrb	r3, [r7, #15]
 80036ea:	f023 0318 	bic.w	r3, r3, #24
 80036ee:	73fb      	strb	r3, [r7, #15]
	value |= (scale << 3);
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	b25a      	sxtb	r2, r3
 80036f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	b25b      	sxtb	r3, r3
 80036fe:	73fb      	strb	r3, [r7, #15]
	MPU6050__writeRegister8( MPU6050_REG_GYRO_CONFIG, value );
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	4619      	mov	r1, r3
 8003704:	201b      	movs	r0, #27
 8003706:	f7ff fdbb 	bl	8003280 <MPU6050__writeRegister8>
}
 800370a:	bf00      	nop
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	2000055c 	.word	0x2000055c
 8003718:	3bfa1e3f 	.word	0x3bfa1e3f
 800371c:	3c7a2270 	.word	0x3c7a2270
 8003720:	3cf9bfdf 	.word	0x3cf9bfdf
 8003724:	3d79c0ec 	.word	0x3d79c0ec

08003728 <MPU6050__setRange>:
	value &= 0b00011000;
	value >>= 3;
	return ( mpu6050_dps_t) value;
}

void MPU6050__setRange( mpu6050_range_t range) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	4603      	mov	r3, r0
 8003730:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	switch (range) {
 8003732:	79fb      	ldrb	r3, [r7, #7]
 8003734:	2b03      	cmp	r3, #3
 8003736:	d81b      	bhi.n	8003770 <MPU6050__setRange+0x48>
 8003738:	a201      	add	r2, pc, #4	; (adr r2, 8003740 <MPU6050__setRange+0x18>)
 800373a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373e:	bf00      	nop
 8003740:	08003751 	.word	0x08003751
 8003744:	08003759 	.word	0x08003759
 8003748:	08003761 	.word	0x08003761
 800374c:	08003769 	.word	0x08003769
	case MPU6050_RANGE_2G:
		rangePerDigit = 0.000061f;
 8003750:	4b15      	ldr	r3, [pc, #84]	; (80037a8 <MPU6050__setRange+0x80>)
 8003752:	4a16      	ldr	r2, [pc, #88]	; (80037ac <MPU6050__setRange+0x84>)
 8003754:	601a      	str	r2, [r3, #0]
		break;
 8003756:	e00c      	b.n	8003772 <MPU6050__setRange+0x4a>
	case MPU6050_RANGE_4G:
		rangePerDigit = 0.000122f;
 8003758:	4b13      	ldr	r3, [pc, #76]	; (80037a8 <MPU6050__setRange+0x80>)
 800375a:	4a15      	ldr	r2, [pc, #84]	; (80037b0 <MPU6050__setRange+0x88>)
 800375c:	601a      	str	r2, [r3, #0]
		break;
 800375e:	e008      	b.n	8003772 <MPU6050__setRange+0x4a>
	case MPU6050_RANGE_8G:
		rangePerDigit = 0.000244f;
 8003760:	4b11      	ldr	r3, [pc, #68]	; (80037a8 <MPU6050__setRange+0x80>)
 8003762:	4a14      	ldr	r2, [pc, #80]	; (80037b4 <MPU6050__setRange+0x8c>)
 8003764:	601a      	str	r2, [r3, #0]
		break;
 8003766:	e004      	b.n	8003772 <MPU6050__setRange+0x4a>
	case MPU6050_RANGE_16G:
		rangePerDigit = 0.0004882f;
 8003768:	4b0f      	ldr	r3, [pc, #60]	; (80037a8 <MPU6050__setRange+0x80>)
 800376a:	4a13      	ldr	r2, [pc, #76]	; (80037b8 <MPU6050__setRange+0x90>)
 800376c:	601a      	str	r2, [r3, #0]
		break;
 800376e:	e000      	b.n	8003772 <MPU6050__setRange+0x4a>
	default:
		break;
 8003770:	bf00      	nop
	}

	value = MPU6050__readRegister8( MPU6050_REG_ACCEL_CONFIG);
 8003772:	201c      	movs	r0, #28
 8003774:	f7ff fd71 	bl	800325a <MPU6050__readRegister8>
 8003778:	4603      	mov	r3, r0
 800377a:	73fb      	strb	r3, [r7, #15]
	value &= 0b11100111;
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	f023 0318 	bic.w	r3, r3, #24
 8003782:	73fb      	strb	r3, [r7, #15]
	value |= (range << 3);
 8003784:	79fb      	ldrb	r3, [r7, #7]
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	b25a      	sxtb	r2, r3
 800378a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800378e:	4313      	orrs	r3, r2
 8003790:	b25b      	sxtb	r3, r3
 8003792:	73fb      	strb	r3, [r7, #15]
	MPU6050__writeRegister8( MPU6050_REG_ACCEL_CONFIG, value );
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	4619      	mov	r1, r3
 8003798:	201c      	movs	r0, #28
 800379a:	f7ff fd71 	bl	8003280 <MPU6050__writeRegister8>
}
 800379e:	bf00      	nop
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000560 	.word	0x20000560
 80037ac:	387fda40 	.word	0x387fda40
 80037b0:	38ffda40 	.word	0x38ffda40
 80037b4:	397fda40 	.word	0x397fda40
 80037b8:	39fff518 	.word	0x39fff518

080037bc <MPU6050__setClockSource>:
	value &= 0b11111000;
	value |= dlpf;
	MPU6050__writeRegister8( MPU6050_REG_CONFIG, value );
}

void MPU6050__setClockSource( mpu6050_clockSource_t source) {
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	71fb      	strb	r3, [r7, #7]
	uint8_t value;
	value = MPU6050__readRegister8( MPU6050_REG_PWR_MGMT_1);
 80037c6:	206b      	movs	r0, #107	; 0x6b
 80037c8:	f7ff fd47 	bl	800325a <MPU6050__readRegister8>
 80037cc:	4603      	mov	r3, r0
 80037ce:	73fb      	strb	r3, [r7, #15]
	value &= 0b11111000;
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	f023 0307 	bic.w	r3, r3, #7
 80037d6:	73fb      	strb	r3, [r7, #15]
	value |= source;
 80037d8:	7bfa      	ldrb	r2, [r7, #15]
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	4313      	orrs	r3, r2
 80037de:	73fb      	strb	r3, [r7, #15]
	MPU6050__writeRegister8( MPU6050_REG_PWR_MGMT_1, value );
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	4619      	mov	r1, r3
 80037e4:	206b      	movs	r0, #107	; 0x6b
 80037e6:	f7ff fd4b 	bl	8003280 <MPU6050__writeRegister8>
}
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <MPU6050__setSleepEnabled>:

bool MPU6050__getSleepEnabled(void) {
	return MPU6050__readRegisterBit( MPU6050_REG_PWR_MGMT_1, 6);
}

void MPU6050__setSleepEnabled( bool state) {
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	4603      	mov	r3, r0
 80037fa:	71fb      	strb	r3, [r7, #7]
	MPU6050__writeRegisterBit( MPU6050_REG_PWR_MGMT_1, 6, state);
 80037fc:	79fb      	ldrb	r3, [r7, #7]
 80037fe:	461a      	mov	r2, r3
 8003800:	2106      	movs	r1, #6
 8003802:	206b      	movs	r0, #107	; 0x6b
 8003804:	f7ff fd4e 	bl	80032a4 <MPU6050__writeRegisterBit>
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <MPU6050__readRawAccel>:
	a.isPosActivityOnZ = ((data >> 2) & 1);

	return a;
}

struct Vector MPU6050__readRawAccel(void) {
 8003810:	b580      	push	{r7, lr}
 8003812:	b08c      	sub	sp, #48	; 0x30
 8003814:	af00      	add	r7, sp, #0
	uint8_t buffer[6];
	sw_i2c_read_block( MPU6050_ADDRESS, MPU6050_REG_ACCEL_XOUT_H, 6, buffer );
 8003816:	f107 0314 	add.w	r3, r7, #20
 800381a:	2206      	movs	r2, #6
 800381c:	213b      	movs	r1, #59	; 0x3b
 800381e:	20d2      	movs	r0, #210	; 0xd2
 8003820:	f7fe ffc2 	bl	80027a8 <sw_i2c_read_block>

	uint8_t xha = buffer[0];
 8003824:	7d3b      	ldrb	r3, [r7, #20]
 8003826:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t xla = buffer[1];
 800382a:	7d7b      	ldrb	r3, [r7, #21]
 800382c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t yha = buffer[2];
 8003830:	7dbb      	ldrb	r3, [r7, #22]
 8003832:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t yla = buffer[3];
 8003836:	7dfb      	ldrb	r3, [r7, #23]
 8003838:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint8_t zha = buffer[4];
 800383c:	7e3b      	ldrb	r3, [r7, #24]
 800383e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t zla = buffer[5];
 8003842:	7e7b      	ldrb	r3, [r7, #25]
 8003844:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	ra.XAxis = xha << 8 | xla;
 8003848:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800384c:	021a      	lsls	r2, r3, #8
 800384e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003852:	4313      	orrs	r3, r2
 8003854:	ee07 3a90 	vmov	s15, r3
 8003858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800385c:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <MPU6050__readRawAccel+0xb8>)
 800385e:	edc3 7a00 	vstr	s15, [r3]
	ra.YAxis = yha << 8 | yla;
 8003862:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003866:	021a      	lsls	r2, r3, #8
 8003868:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800386c:	4313      	orrs	r3, r2
 800386e:	ee07 3a90 	vmov	s15, r3
 8003872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003876:	4b14      	ldr	r3, [pc, #80]	; (80038c8 <MPU6050__readRawAccel+0xb8>)
 8003878:	edc3 7a01 	vstr	s15, [r3, #4]
	ra.ZAxis = zha << 8 | zla;
 800387c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003880:	021a      	lsls	r2, r3, #8
 8003882:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003886:	4313      	orrs	r3, r2
 8003888:	ee07 3a90 	vmov	s15, r3
 800388c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003890:	4b0d      	ldr	r3, [pc, #52]	; (80038c8 <MPU6050__readRawAccel+0xb8>)
 8003892:	edc3 7a02 	vstr	s15, [r3, #8]

	return ra;
 8003896:	4a0c      	ldr	r2, [pc, #48]	; (80038c8 <MPU6050__readRawAccel+0xb8>)
 8003898:	f107 031c 	add.w	r3, r7, #28
 800389c:	ca07      	ldmia	r2, {r0, r1, r2}
 800389e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80038a2:	69f9      	ldr	r1, [r7, #28]
 80038a4:	6a3a      	ldr	r2, [r7, #32]
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	ee06 1a90 	vmov	s13, r1
 80038ac:	ee07 2a10 	vmov	s14, r2
 80038b0:	ee07 3a90 	vmov	s15, r3
}
 80038b4:	eeb0 0a66 	vmov.f32	s0, s13
 80038b8:	eef0 0a47 	vmov.f32	s1, s14
 80038bc:	eeb0 1a67 	vmov.f32	s2, s15
 80038c0:	3730      	adds	r7, #48	; 0x30
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	20000514 	.word	0x20000514

080038cc <MPU6050__readNormalizeAccel>:

struct Vector MPU6050__readNormalizeAccel(void) {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af00      	add	r7, sp, #0
	MPU6050__readRawAccel();
 80038d2:	f7ff ff9d 	bl	8003810 <MPU6050__readRawAccel>

	na.XAxis = ra.XAxis * rangePerDigit * 9.80665f;
 80038d6:	4b22      	ldr	r3, [pc, #136]	; (8003960 <MPU6050__readNormalizeAccel+0x94>)
 80038d8:	ed93 7a00 	vldr	s14, [r3]
 80038dc:	4b21      	ldr	r3, [pc, #132]	; (8003964 <MPU6050__readNormalizeAccel+0x98>)
 80038de:	edd3 7a00 	vldr	s15, [r3]
 80038e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003968 <MPU6050__readNormalizeAccel+0x9c>
 80038ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ee:	4b1f      	ldr	r3, [pc, #124]	; (800396c <MPU6050__readNormalizeAccel+0xa0>)
 80038f0:	edc3 7a00 	vstr	s15, [r3]
	na.YAxis = ra.YAxis * rangePerDigit * 9.80665f;
 80038f4:	4b1a      	ldr	r3, [pc, #104]	; (8003960 <MPU6050__readNormalizeAccel+0x94>)
 80038f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80038fa:	4b1a      	ldr	r3, [pc, #104]	; (8003964 <MPU6050__readNormalizeAccel+0x98>)
 80038fc:	edd3 7a00 	vldr	s15, [r3]
 8003900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003904:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003968 <MPU6050__readNormalizeAccel+0x9c>
 8003908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800390c:	4b17      	ldr	r3, [pc, #92]	; (800396c <MPU6050__readNormalizeAccel+0xa0>)
 800390e:	edc3 7a01 	vstr	s15, [r3, #4]
	na.ZAxis = ra.ZAxis * rangePerDigit * 9.80665f;
 8003912:	4b13      	ldr	r3, [pc, #76]	; (8003960 <MPU6050__readNormalizeAccel+0x94>)
 8003914:	ed93 7a02 	vldr	s14, [r3, #8]
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <MPU6050__readNormalizeAccel+0x98>)
 800391a:	edd3 7a00 	vldr	s15, [r3]
 800391e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003922:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003968 <MPU6050__readNormalizeAccel+0x9c>
 8003926:	ee67 7a87 	vmul.f32	s15, s15, s14
 800392a:	4b10      	ldr	r3, [pc, #64]	; (800396c <MPU6050__readNormalizeAccel+0xa0>)
 800392c:	edc3 7a02 	vstr	s15, [r3, #8]

	return na;
 8003930:	4a0e      	ldr	r2, [pc, #56]	; (800396c <MPU6050__readNormalizeAccel+0xa0>)
 8003932:	f107 0314 	add.w	r3, r7, #20
 8003936:	ca07      	ldmia	r2, {r0, r1, r2}
 8003938:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800393c:	6979      	ldr	r1, [r7, #20]
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	ee06 1a90 	vmov	s13, r1
 8003946:	ee07 2a10 	vmov	s14, r2
 800394a:	ee07 3a90 	vmov	s15, r3
}
 800394e:	eeb0 0a66 	vmov.f32	s0, s13
 8003952:	eef0 0a47 	vmov.f32	s1, s14
 8003956:	eeb0 1a67 	vmov.f32	s2, s15
 800395a:	3720      	adds	r7, #32
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	20000514 	.word	0x20000514
 8003964:	20000560 	.word	0x20000560
 8003968:	411ce80a 	.word	0x411ce80a
 800396c:	2000052c 	.word	0x2000052c

08003970 <MPU6050__readRawGyro>:
	na.ZAxis = ra.ZAxis * rangePerDigit;

	return na;
}

struct Vector MPU6050__readRawGyro(void) {
 8003970:	b580      	push	{r7, lr}
 8003972:	b08c      	sub	sp, #48	; 0x30
 8003974:	af00      	add	r7, sp, #0
	uint8_t buff[6];
	sw_i2c_read_block( MPU6050_ADDRESS, MPU6050_REG_GYRO_XOUT_H, 6, buff );
 8003976:	f107 0314 	add.w	r3, r7, #20
 800397a:	2206      	movs	r2, #6
 800397c:	2143      	movs	r1, #67	; 0x43
 800397e:	20d2      	movs	r0, #210	; 0xd2
 8003980:	f7fe ff12 	bl	80027a8 <sw_i2c_read_block>
	uint8_t xha = buff[0];
 8003984:	7d3b      	ldrb	r3, [r7, #20]
 8003986:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t xla = buff[1];
 800398a:	7d7b      	ldrb	r3, [r7, #21]
 800398c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t yha = buff[2];
 8003990:	7dbb      	ldrb	r3, [r7, #22]
 8003992:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t yla = buff[3];
 8003996:	7dfb      	ldrb	r3, [r7, #23]
 8003998:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint8_t zha = buff[4];
 800399c:	7e3b      	ldrb	r3, [r7, #24]
 800399e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t zla = buff[5];
 80039a2:	7e7b      	ldrb	r3, [r7, #25]
 80039a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	rg.XAxis = xha << 8 | xla;
 80039a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80039ac:	021a      	lsls	r2, r3, #8
 80039ae:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80039b2:	4313      	orrs	r3, r2
 80039b4:	ee07 3a90 	vmov	s15, r3
 80039b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039bc:	4b1a      	ldr	r3, [pc, #104]	; (8003a28 <MPU6050__readRawGyro+0xb8>)
 80039be:	edc3 7a00 	vstr	s15, [r3]
	rg.YAxis = yha << 8 | yla;
 80039c2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80039c6:	021a      	lsls	r2, r3, #8
 80039c8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80039cc:	4313      	orrs	r3, r2
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039d6:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <MPU6050__readRawGyro+0xb8>)
 80039d8:	edc3 7a01 	vstr	s15, [r3, #4]
	rg.ZAxis = zha << 8 | zla;
 80039dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80039e0:	021a      	lsls	r2, r3, #8
 80039e2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80039e6:	4313      	orrs	r3, r2
 80039e8:	ee07 3a90 	vmov	s15, r3
 80039ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039f0:	4b0d      	ldr	r3, [pc, #52]	; (8003a28 <MPU6050__readRawGyro+0xb8>)
 80039f2:	edc3 7a02 	vstr	s15, [r3, #8]

	return rg;
 80039f6:	4a0c      	ldr	r2, [pc, #48]	; (8003a28 <MPU6050__readRawGyro+0xb8>)
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80039fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003a02:	69f9      	ldr	r1, [r7, #28]
 8003a04:	6a3a      	ldr	r2, [r7, #32]
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	ee06 1a90 	vmov	s13, r1
 8003a0c:	ee07 2a10 	vmov	s14, r2
 8003a10:	ee07 3a90 	vmov	s15, r3
}
 8003a14:	eeb0 0a66 	vmov.f32	s0, s13
 8003a18:	eef0 0a47 	vmov.f32	s1, s14
 8003a1c:	eeb0 1a67 	vmov.f32	s2, s15
 8003a20:	3730      	adds	r7, #48	; 0x30
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000520 	.word	0x20000520

08003a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	4603      	mov	r3, r0
 8003a34:	6039      	str	r1, [r7, #0]
 8003a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	db0a      	blt.n	8003a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	b2da      	uxtb	r2, r3
 8003a44:	490c      	ldr	r1, [pc, #48]	; (8003a78 <__NVIC_SetPriority+0x4c>)
 8003a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4a:	0112      	lsls	r2, r2, #4
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	440b      	add	r3, r1
 8003a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a54:	e00a      	b.n	8003a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	b2da      	uxtb	r2, r3
 8003a5a:	4908      	ldr	r1, [pc, #32]	; (8003a7c <__NVIC_SetPriority+0x50>)
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	3b04      	subs	r3, #4
 8003a64:	0112      	lsls	r2, r2, #4
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	440b      	add	r3, r1
 8003a6a:	761a      	strb	r2, [r3, #24]
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	e000e100 	.word	0xe000e100
 8003a7c:	e000ed00 	.word	0xe000ed00

08003a80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a90:	d301      	bcc.n	8003a96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a92:	2301      	movs	r3, #1
 8003a94:	e00f      	b.n	8003ab6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a96:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <SysTick_Config+0x40>)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a9e:	210f      	movs	r1, #15
 8003aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa4:	f7ff ffc2 	bl	8003a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003aa8:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <SysTick_Config+0x40>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003aae:	4b04      	ldr	r3, [pc, #16]	; (8003ac0 <SysTick_Config+0x40>)
 8003ab0:	2207      	movs	r2, #7
 8003ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	e000e010 	.word	0xe000e010

08003ac4 <SystemClock_Config>:
			 );
}
/**********************************************************************/

/**********************************************************************/
void SystemClock_Config(void) {
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08a      	sub	sp, #40	; 0x28
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	2304      	movs	r3, #4
 8003acc:	607b      	str	r3, [r7, #4]
	MODIFY_REG( FLASH->ACR, FLASH_ACR_LATENCY, latency );
 8003ace:	4b61      	ldr	r3, [pc, #388]	; (8003c54 <SystemClock_Config+0x190>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f023 0207 	bic.w	r2, r3, #7
 8003ad6:	495f      	ldr	r1, [pc, #380]	; (8003c54 <SystemClock_Config+0x190>)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]
	while ( (FLASH->ACR & FLASH_ACR_LATENCY) == 0 ) {}
 8003ade:	bf00      	nop
 8003ae0:	4b5c      	ldr	r3, [pc, #368]	; (8003c54 <SystemClock_Config+0x190>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0f9      	beq.n	8003ae0 <SystemClock_Config+0x1c>
}
 8003aec:	bf00      	nop
	MODIFY_REG( PWR->CR1, PWR_CR1_VOS, PWR_CR1_VOS_0 );
 8003aee:	4b5a      	ldr	r3, [pc, #360]	; (8003c58 <SystemClock_Config+0x194>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003af6:	4a58      	ldr	r2, [pc, #352]	; (8003c58 <SystemClock_Config+0x194>)
 8003af8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003afc:	6013      	str	r3, [r2, #0]
	while ( (PWR->SR2 & PWR_SR2_VOSF) ) {}
 8003afe:	bf00      	nop
 8003b00:	4b55      	ldr	r3, [pc, #340]	; (8003c58 <SystemClock_Config+0x194>)
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1f9      	bne.n	8003b00 <SystemClock_Config+0x3c>
}
 8003b0c:	bf00      	nop
 8003b0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b12:	613b      	str	r3, [r7, #16]
	switch ( clock ) {
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b1a:	d004      	beq.n	8003b26 <SystemClock_Config+0x62>
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b22:	d006      	beq.n	8003b32 <SystemClock_Config+0x6e>
			break;
 8003b24:	e00c      	b.n	8003b40 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSIRDY;
 8003b26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b2a:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSION;
 8003b2c:	4b4b      	ldr	r3, [pc, #300]	; (8003c5c <SystemClock_Config+0x198>)
 8003b2e:	60bb      	str	r3, [r7, #8]
			break;
 8003b30:	e006      	b.n	8003b40 <SystemClock_Config+0x7c>
			checkClock = RCC_CR_HSERDY;
 8003b32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b36:	60fb      	str	r3, [r7, #12]
			reg = RCC_CR_CSSON | RCC_CR_HSEBYP | RCC_CR_HSEON;
 8003b38:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 8003b3c:	60bb      	str	r3, [r7, #8]
			break;
 8003b3e:	bf00      	nop
	SET_BIT( RCC->CR, reg ) ;
 8003b40:	4b47      	ldr	r3, [pc, #284]	; (8003c60 <SystemClock_Config+0x19c>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4946      	ldr	r1, [pc, #280]	; (8003c60 <SystemClock_Config+0x19c>)
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	600b      	str	r3, [r1, #0]
	while ( (RCC->CR & checkClock ) == 0 ) {}
 8003b4c:	bf00      	nop
 8003b4e:	4b44      	ldr	r3, [pc, #272]	; (8003c60 <SystemClock_Config+0x19c>)
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0f9      	beq.n	8003b4e <SystemClock_Config+0x8a>
}
 8003b5a:	bf00      	nop
	uint16_t pllm = 1;			// 1, 2 - 8
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	837b      	strh	r3, [r7, #26]
	uint16_t plln = 10;			// 8, 9 - 86
 8003b60:	230a      	movs	r3, #10
 8003b62:	833b      	strh	r3, [r7, #24]
	uint16_t pllr = 2;			// 2, 4, 6, 8,
 8003b64:	2302      	movs	r3, #2
 8003b66:	82fb      	strh	r3, [r7, #22]
	pllr = (uint8_t)pllr/2 - 1;
 8003b68:	8afb      	ldrh	r3, [r7, #22]
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	085b      	lsrs	r3, r3, #1
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3b01      	subs	r3, #1
 8003b74:	82fb      	strh	r3, [r7, #22]
	MODIFY_REG( RCC->PLLCFGR,
 8003b76:	4b3a      	ldr	r3, [pc, #232]	; (8003c60 <SystemClock_Config+0x19c>)
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	4b3a      	ldr	r3, [pc, #232]	; (8003c64 <SystemClock_Config+0x1a0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	8b7a      	ldrh	r2, [r7, #26]
 8003b80:	3a01      	subs	r2, #1
 8003b82:	0111      	lsls	r1, r2, #4
 8003b84:	8b3a      	ldrh	r2, [r7, #24]
 8003b86:	0212      	lsls	r2, r2, #8
 8003b88:	4311      	orrs	r1, r2
 8003b8a:	8afa      	ldrh	r2, [r7, #22]
 8003b8c:	0652      	lsls	r2, r2, #25
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	4611      	mov	r1, r2
 8003b92:	4a33      	ldr	r2, [pc, #204]	; (8003c60 <SystemClock_Config+0x19c>)
 8003b94:	430b      	orrs	r3, r1
 8003b96:	60d3      	str	r3, [r2, #12]
}
 8003b98:	bf00      	nop
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	61fb      	str	r3, [r7, #28]
	SET_BIT( RCC->PLLCFGR, source );
 8003b9e:	4b30      	ldr	r3, [pc, #192]	; (8003c60 <SystemClock_Config+0x19c>)
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	492f      	ldr	r1, [pc, #188]	; (8003c60 <SystemClock_Config+0x19c>)
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	60cb      	str	r3, [r1, #12]
}
 8003baa:	bf00      	nop
	SET_BIT( RCC->CR, RCC_CR_PLLON);
 8003bac:	4b2c      	ldr	r3, [pc, #176]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a2b      	ldr	r2, [pc, #172]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bb6:	6013      	str	r3, [r2, #0]
	SET_BIT( RCC->PLLCFGR, RCC_PLLCFGR_PLLREN );
 8003bb8:	4b29      	ldr	r3, [pc, #164]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	4a28      	ldr	r2, [pc, #160]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bc2:	60d3      	str	r3, [r2, #12]
	while (((RCC->CR) & RCC_CR_PLLRDY) == 0) {}
 8003bc4:	bf00      	nop
 8003bc6:	4b26      	ldr	r3, [pc, #152]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f9      	beq.n	8003bc6 <SystemClock_Config+0x102>
}
 8003bd2:	bf00      	nop
	MODIFY_REG( RCC->CFGR,
 8003bd4:	4b22      	ldr	r3, [pc, #136]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	4a21      	ldr	r2, [pc, #132]	; (8003c60 <SystemClock_Config+0x19c>)
 8003bda:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003bde:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003be2:	6093      	str	r3, [r2, #8]
}
 8003be4:	bf00      	nop
 8003be6:	2303      	movs	r3, #3
 8003be8:	627b      	str	r3, [r7, #36]	; 0x24
	switch ( pllSource ) {
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d009      	beq.n	8003c04 <SystemClock_Config+0x140>
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d80f      	bhi.n	8003c16 <SystemClock_Config+0x152>
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d006      	beq.n	8003c0a <SystemClock_Config+0x146>
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d006      	beq.n	8003c10 <SystemClock_Config+0x14c>
			break;
 8003c02:	e008      	b.n	8003c16 <SystemClock_Config+0x152>
			sourceCheck = RCC_CFGR_SWS_PLL;
 8003c04:	230c      	movs	r3, #12
 8003c06:	623b      	str	r3, [r7, #32]
			break;
 8003c08:	e006      	b.n	8003c18 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSI;
 8003c0a:	2304      	movs	r3, #4
 8003c0c:	623b      	str	r3, [r7, #32]
			break;
 8003c0e:	e003      	b.n	8003c18 <SystemClock_Config+0x154>
			sourceCheck = RCC_CFGR_SWS_HSE;
 8003c10:	2308      	movs	r3, #8
 8003c12:	623b      	str	r3, [r7, #32]
			break;
 8003c14:	e000      	b.n	8003c18 <SystemClock_Config+0x154>
			break;
 8003c16:	bf00      	nop
	SET_BIT( RCC->CFGR, pllSource);
 8003c18:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <SystemClock_Config+0x19c>)
 8003c1a:	689a      	ldr	r2, [r3, #8]
 8003c1c:	4910      	ldr	r1, [pc, #64]	; (8003c60 <SystemClock_Config+0x19c>)
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	4313      	orrs	r3, r2
 8003c22:	608b      	str	r3, [r1, #8]
	while ( (RCC->CFGR & sourceCheck) == 0 ) {}
 8003c24:	bf00      	nop
 8003c26:	4b0e      	ldr	r3, [pc, #56]	; (8003c60 <SystemClock_Config+0x19c>)
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	6a3b      	ldr	r3, [r7, #32]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f9      	beq.n	8003c26 <SystemClock_Config+0x162>
}
 8003c32:	bf00      	nop

	rcc_SystemClock_bus_presscaler();

	rcc_SystemClockMux_switch( RCC_CFGR_SW_PLL );

	SystemCoreClockUpdate();
 8003c34:	f7fd f92e 	bl	8000e94 <SystemCoreClockUpdate>
	SysTick_Config( SystemCoreClock / 1000 );	// Systick on 1 ms
 8003c38:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <SystemClock_Config+0x1a4>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a0b      	ldr	r2, [pc, #44]	; (8003c6c <SystemClock_Config+0x1a8>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	099b      	lsrs	r3, r3, #6
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff ff1b 	bl	8003a80 <SysTick_Config>
}
 8003c4a:	bf00      	nop
 8003c4c:	3728      	adds	r7, #40	; 0x28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	40022000 	.word	0x40022000
 8003c58:	40007000 	.word	0x40007000
 8003c5c:	00080100 	.word	0x00080100
 8003c60:	40021000 	.word	0x40021000
 8003c64:	f9ff808f 	.word	0xf9ff808f
 8003c68:	20000000 	.word	0x20000000
 8003c6c:	10624dd3 	.word	0x10624dd3

08003c70 <__NVIC_EnableIRQ>:
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	db0b      	blt.n	8003c9a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	f003 021f 	and.w	r2, r3, #31
 8003c88:	4907      	ldr	r1, [pc, #28]	; (8003ca8 <__NVIC_EnableIRQ+0x38>)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2001      	movs	r0, #1
 8003c92:	fa00 f202 	lsl.w	r2, r0, r2
 8003c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	e000e100 	.word	0xe000e100

08003cac <sw_hardware_TWI_write_buf>:

#include "sw_i2c_simple_v2.h"
#include "sw_vcnl4010.h"


static void sw_hardware_TWI_write_buf(uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	603b      	str	r3, [r7, #0]
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	71fb      	strb	r3, [r7, #7]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	71bb      	strb	r3, [r7, #6]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80bb      	strh	r3, [r7, #4]
	sw_i2c_write_block( devAddr, reg, nBytes, pBuff );
 8003cc0:	88ba      	ldrh	r2, [r7, #4]
 8003cc2:	79b9      	ldrb	r1, [r7, #6]
 8003cc4:	79f8      	ldrb	r0, [r7, #7]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	f7fe fe7e 	bl	80029c8 <sw_i2c_write_block>
	delay_us(100);
 8003ccc:	2064      	movs	r0, #100	; 0x64
 8003cce:	f7fe fc13 	bl	80024f8 <delay_us>
};
 8003cd2:	bf00      	nop
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <sw_hardware_TWI_read_buf>:
static void sw_hardware_TWI_read_buf( uint8_t devAddr, uint8_t reg, uint16_t nBytes, uint8_t *pBuff ) {
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b082      	sub	sp, #8
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	603b      	str	r3, [r7, #0]
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	71fb      	strb	r3, [r7, #7]
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	71bb      	strb	r3, [r7, #6]
 8003cea:	4613      	mov	r3, r2
 8003cec:	80bb      	strh	r3, [r7, #4]
	sw_i2c_read_block ( devAddr, reg, nBytes, pBuff  );
 8003cee:	88ba      	ldrh	r2, [r7, #4]
 8003cf0:	79b9      	ldrb	r1, [r7, #6]
 8003cf2:	79f8      	ldrb	r0, [r7, #7]
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	f7fe fd57 	bl	80027a8 <sw_i2c_read_block>
	delay_us(100);
 8003cfa:	2064      	movs	r0, #100	; 0x64
 8003cfc:	f7fe fbfc 	bl	80024f8 <delay_us>
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <vcnl4010_write_reg>:

static void vcnl4010_write_reg( uint8_t devReg, uint8_t data ) {
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	4603      	mov	r3, r0
 8003d10:	460a      	mov	r2, r1
 8003d12:	71fb      	strb	r3, [r7, #7]
 8003d14:	4613      	mov	r3, r2
 8003d16:	71bb      	strb	r3, [r7, #6]
	sw_i2c_write_reg( VCNL4010_I2C_ADDR, devReg, data );
 8003d18:	79ba      	ldrb	r2, [r7, #6]
 8003d1a:	79fb      	ldrb	r3, [r7, #7]
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	2026      	movs	r0, #38	; 0x26
 8003d20:	f7fe ffac 	bl	8002c7c <sw_i2c_write_reg>
	delay_us(100);
 8003d24:	2064      	movs	r0, #100	; 0x64
 8003d26:	f7fe fbe7 	bl	80024f8 <delay_us>
}
 8003d2a:	bf00      	nop
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <vcnl4010_read_reg>:
static void vcnl4010_read_reg( uint8_t devReg, uint8_t *data ) {
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	4603      	mov	r3, r0
 8003d3a:	6039      	str	r1, [r7, #0]
 8003d3c:	71fb      	strb	r3, [r7, #7]
	sw_i2c_read_reg( VCNL4010_I2C_ADDR, devReg, data );
 8003d3e:	79fb      	ldrb	r3, [r7, #7]
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	4619      	mov	r1, r3
 8003d44:	2026      	movs	r0, #38	; 0x26
 8003d46:	f7ff f86b 	bl	8002e20 <sw_i2c_read_reg>
	delay_us(100);
 8003d4a:	2064      	movs	r0, #100	; 0x64
 8003d4c:	f7fe fbd4 	bl	80024f8 <delay_us>
}
 8003d50:	bf00      	nop
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <register_measure_callback>:
volatile static uint8_t measureDataReadyFlag	= 0;

static T_RESULTS results;				// Kontener na pomiary

static void ( *measure_callback )( T_RESULTS *results );
void register_measure_callback( void (*callback)( T_RESULTS *results) ) {
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
	measure_callback = callback;
 8003d60:	4a04      	ldr	r2, [pc, #16]	; (8003d74 <register_measure_callback+0x1c>)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6013      	str	r3, [r2, #0]
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	20000574 	.word	0x20000574

08003d78 <vcnl4010_set_led_current>:

void vcnl4010_set_led_current( uint8_t current ) {
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	71fb      	strb	r3, [r7, #7]
	if (current > 20)
 8003d82:	79fb      	ldrb	r3, [r7, #7]
 8003d84:	2b14      	cmp	r3, #20
 8003d86:	d901      	bls.n	8003d8c <vcnl4010_set_led_current+0x14>
		current = 20;
 8003d88:	2314      	movs	r3, #20
 8003d8a:	71fb      	strb	r3, [r7, #7]
	vcnl4010_write_reg( VCNL4010_IR_LED_CURRENT_REG, current );
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	2083      	movs	r0, #131	; 0x83
 8003d92:	f7ff ffb9 	bl	8003d08 <vcnl4010_write_reg>
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <vcnl4010_set_frequency>:

void vcnl4010_set_frequency( uint8_t freq ) {
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b084      	sub	sp, #16
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	4603      	mov	r3, r0
 8003da6:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_reg = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	73fb      	strb	r3, [r7, #15]
	vcnl4010_read_reg( VCNL4010_MOD_TIMING, &temp_reg);
 8003dac:	f107 030f 	add.w	r3, r7, #15
 8003db0:	4619      	mov	r1, r3
 8003db2:	208f      	movs	r0, #143	; 0x8f
 8003db4:	f7ff ffbd 	bl	8003d32 <vcnl4010_read_reg>

	temp_reg = temp_reg & ~((1<<3)|(1<<4));		// Maskujemy 4 i 3 bit rejestru ~(b00011000)
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	f023 0318 	bic.w	r3, r3, #24
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	73fb      	strb	r3, [r7, #15]
	freq = freq << 3;							// Ustawiamy freq na 3 i 4 bicie
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	00db      	lsls	r3, r3, #3
 8003dc6:	71fb      	strb	r3, [r7, #7]
	temp_reg = temp_reg | freq;					// Ustawiamy bity freq w rejestrze
 8003dc8:	7bfa      	ldrb	r2, [r7, #15]
 8003dca:	79fb      	ldrb	r3, [r7, #7]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	73fb      	strb	r3, [r7, #15]

	vcnl4010_write_reg( VCNL4010_MOD_TIMING, temp_reg );
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	208f      	movs	r0, #143	; 0x8f
 8003dd8:	f7ff ff96 	bl	8003d08 <vcnl4010_write_reg>
}
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <vcnl_set_threshold>:

static void vcnl_set_threshold( const uint8_t THRESHOLD, uint16_t threshold ) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	460a      	mov	r2, r1
 8003dee:	71fb      	strb	r3, [r7, #7]
 8003df0:	4613      	mov	r3, r2
 8003df2:	80bb      	strh	r3, [r7, #4]
	uint8_t buf[2];
	buf[0] = (uint8_t)(threshold>>8)&0x00FF;
 8003df4:	88bb      	ldrh	r3, [r7, #4]
 8003df6:	0a1b      	lsrs	r3, r3, #8
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	733b      	strb	r3, [r7, #12]
	buf[1] = (uint8_t)(threshold & 0x00FF);
 8003dfe:	88bb      	ldrh	r3, [r7, #4]
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	737b      	strb	r3, [r7, #13]
	if ( !THRESHOLD )
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d107      	bne.n	8003e1a <vcnl_set_threshold+0x36>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG, 	 2, buf );
 8003e0a:	f107 030c 	add.w	r3, r7, #12
 8003e0e:	2202      	movs	r2, #2
 8003e10:	218a      	movs	r1, #138	; 0x8a
 8003e12:	2026      	movs	r0, #38	; 0x26
 8003e14:	f7ff ff4a 	bl	8003cac <sw_hardware_TWI_write_buf>
	else
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );

}
 8003e18:	e006      	b.n	8003e28 <vcnl_set_threshold+0x44>
		sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG + 2, 2, buf );
 8003e1a:	f107 030c 	add.w	r3, r7, #12
 8003e1e:	2202      	movs	r2, #2
 8003e20:	218c      	movs	r1, #140	; 0x8c
 8003e22:	2026      	movs	r0, #38	; 0x26
 8003e24:	f7ff ff42 	bl	8003cac <sw_hardware_TWI_write_buf>
}
 8003e28:	bf00      	nop
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <vcnl4010_init>:

uint8_t vcnl4010_init( void ) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
	uint8_t revision, control = INT_PROXI_READY_ENABLE;
 8003e36:	2308      	movs	r3, #8
 8003e38:	71fb      	strb	r3, [r7, #7]

	vcnl4010_read_reg( VCNL4010_PROD_ID_REVISION_REG, &revision);
 8003e3a:	1dbb      	adds	r3, r7, #6
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	2081      	movs	r0, #129	; 0x81
 8003e40:	f7ff ff77 	bl	8003d32 <vcnl4010_read_reg>
	if ( (revision & 0xF0) != 0x20 ) {
 8003e44:	79bb      	ldrb	r3, [r7, #6]
 8003e46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e4a:	2b20      	cmp	r3, #32
 8003e4c:	d001      	beq.n	8003e52 <vcnl4010_init+0x22>
		return 0;					// Error
 8003e4e:	2300      	movs	r3, #0
 8003e50:	e034      	b.n	8003ebc <vcnl4010_init+0x8c>
	}
	vcnl4010_set_led_current( 20 );
 8003e52:	2014      	movs	r0, #20
 8003e54:	f7ff ff90 	bl	8003d78 <vcnl4010_set_led_current>
	vcnl4010_set_frequency( VCNL4010_3M125 );
 8003e58:	2003      	movs	r0, #3
 8003e5a:	f7ff ffa0 	bl	8003d9e <vcnl4010_set_frequency>
	vcnl_set_threshold( VCNL4010_THRESHOLD_LOW,  0xaabb );
 8003e5e:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 8003e62:	2000      	movs	r0, #0
 8003e64:	f7ff ffbe 	bl	8003de4 <vcnl_set_threshold>
	vcnl_set_threshold( VCNL4010_THRESHOLD_HIGH, 0xaabb );
 8003e68:	f64a 21bb 	movw	r1, #43707	; 0xaabb
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	f7ff ffb9 	bl	8003de4 <vcnl_set_threshold>

	vcnl4010_write_reg( VCNL4010_INT_CONTROL_REG, control );
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	4619      	mov	r1, r3
 8003e76:	2089      	movs	r0, #137	; 0x89
 8003e78:	f7ff ff46 	bl	8003d08 <vcnl4010_write_reg>

	RCC->APB2ENR 		|= RCC_APB2ENR_SYSCFGEN;
 8003e7c:	4b11      	ldr	r3, [pc, #68]	; (8003ec4 <vcnl4010_init+0x94>)
 8003e7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e80:	4a10      	ldr	r2, [pc, #64]	; (8003ec4 <vcnl4010_init+0x94>)
 8003e82:	f043 0301 	orr.w	r3, r3, #1
 8003e86:	6613      	str	r3, [r2, #96]	; 0x60
	SYSCFG->EXTICR[0] 	|= SYSCFG_EXTICR1_EXTI3_PA;	// PB[3] pin
 8003e88:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <vcnl4010_init+0x98>)
 8003e8a:	4a0f      	ldr	r2, [pc, #60]	; (8003ec8 <vcnl4010_init+0x98>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 		|= EXTI_FTSR1_FT3;			// Falling trigger event configuration bit of line 3
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <vcnl4010_init+0x9c>)
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	4a0d      	ldr	r2, [pc, #52]	; (8003ecc <vcnl4010_init+0x9c>)
 8003e96:	f043 0308 	orr.w	r3, r3, #8
 8003e9a:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR1 		|= EXTI_RTSR1_RT3;			// Rising trigger event configuration bit of line 3
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ecc <vcnl4010_init+0x9c>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	4a0a      	ldr	r2, [pc, #40]	; (8003ecc <vcnl4010_init+0x9c>)
 8003ea2:	f043 0308 	orr.w	r3, r3, #8
 8003ea6:	6093      	str	r3, [r2, #8]
	EXTI->IMR1 			|= EXTI_IMR1_IM3;			// Interrupt Mask on line 3
 8003ea8:	4b08      	ldr	r3, [pc, #32]	; (8003ecc <vcnl4010_init+0x9c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a07      	ldr	r2, [pc, #28]	; (8003ecc <vcnl4010_init+0x9c>)
 8003eae:	f043 0308 	orr.w	r3, r3, #8
 8003eb2:	6013      	str	r3, [r2, #0]

	NVIC_EnableIRQ( EXTI3_IRQn );
 8003eb4:	2009      	movs	r0, #9
 8003eb6:	f7ff fedb 	bl	8003c70 <__NVIC_EnableIRQ>
	return 1;
 8003eba:	2301      	movs	r3, #1
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40010000 	.word	0x40010000
 8003ecc:	40010400 	.word	0x40010400

08003ed0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void) {
 8003ed0:	b480      	push	{r7}
 8003ed2:	af00      	add	r7, sp, #0
	if (EXTI->PR1 & EXTI_PR1_PIF3) {				// Pending bit for line 3
 8003ed4:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <EXTI3_IRQHandler+0x20>)
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <EXTI3_IRQHandler+0x16>
		EXTI->PR1 = EXTI_PR1_PIF3;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <EXTI3_IRQHandler+0x20>)
 8003ee2:	2208      	movs	r2, #8
 8003ee4:	615a      	str	r2, [r3, #20]

	}
}
 8003ee6:	bf00      	nop
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	40010400 	.word	0x40010400

08003ef4 <vcnl4010_GET_measure_flag>:
	sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, REGISTER, 1, &value);
}
*****************************************************************************/

/**************** USTAWIA i CZYTA flagi w rejestrach czujnika ************/
uint8_t vcnl4010_GET_measure_flag( const uint8_t REGISTER, const uint8_t FLAG ) {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	460a      	mov	r2, r1
 8003efe:	71fb      	strb	r3, [r7, #7]
 8003f00:	4613      	mov	r3, r2
 8003f02:	71bb      	strb	r3, [r7, #6]

	uint8_t result; //= vcnl4010_GET_register_value( REGISTER );
	vcnl4010_read_reg( REGISTER, &result);
 8003f04:	f107 020f 	add.w	r2, r7, #15
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7ff ff10 	bl	8003d32 <vcnl4010_read_reg>

	if ( result & FLAG )
 8003f12:	7bfa      	ldrb	r2, [r7, #15]
 8003f14:	79bb      	ldrb	r3, [r7, #6]
 8003f16:	4013      	ands	r3, r2
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <vcnl4010_GET_measure_flag+0x2e>
		return 1;		// Flaga jest ustawiona na 1
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e000      	b.n	8003f24 <vcnl4010_GET_measure_flag+0x30>
	else
		return 0;		// Niestety flaga ustawiona na 0...
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <vcnl4010_SET_measure_flag>:
static void vcnl4010_SET_measure_flag( const uint8_t REGISTER, const uint8_t FLAG ) {
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	4603      	mov	r3, r0
 8003f34:	460a      	mov	r2, r1
 8003f36:	71fb      	strb	r3, [r7, #7]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	71bb      	strb	r3, [r7, #6]
	uint8_t registry;

	// Pobieramy aktualną wartość rejestru REGISTER
	vcnl4010_read_reg( REGISTER, &registry);
 8003f3c:	f107 020f 	add.w	r2, r7, #15
 8003f40:	79fb      	ldrb	r3, [r7, #7]
 8003f42:	4611      	mov	r1, r2
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7ff fef4 	bl	8003d32 <vcnl4010_read_reg>

	// Modyfikujemy (ustawiamy na 1) bit flagi
	registry = registry | FLAG;
 8003f4a:	7bfa      	ldrb	r2, [r7, #15]
 8003f4c:	79bb      	ldrb	r3, [r7, #6]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	73fb      	strb	r3, [r7, #15]

	// Ładujemy zmodyfikowany rejestr
//	sw_hardware_TWI_write_buf( VCNL4010_I2C_ADDR, REGISTER, 1, &registry);
	vcnl4010_write_reg( REGISTER, registry );
 8003f54:	7bfa      	ldrb	r2, [r7, #15]
 8003f56:	79fb      	ldrb	r3, [r7, #7]
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fed4 	bl	8003d08 <vcnl4010_write_reg>
}
 8003f60:	bf00      	nop
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <vcnl4010_get_single_measure>:
/*************************************************************************/

static void vcnl4010_get_single_measure( T_RESULTS * results ) {
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
	static uint8_t measureStartFlag = 0;
	uint8_t i, buf[4];

	if ( measureStartFlag == 0) {
 8003f70:	4b29      	ldr	r3, [pc, #164]	; (8004018 <vcnl4010_get_single_measure+0xb0>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d106      	bne.n	8003f86 <vcnl4010_get_single_measure+0x1e>
		vcnl4010_SET_measure_flag( VCNL4010_COMMAND_REG,
 8003f78:	2118      	movs	r1, #24
 8003f7a:	2080      	movs	r0, #128	; 0x80
 8003f7c:	f7ff ffd6 	bl	8003f2c <vcnl4010_SET_measure_flag>
								   VCNL4010_SINGLE_AMBIL_START |
								   VCNL4010_SINGLE_PROXI_START);
		measureStartFlag = 1;
 8003f80:	4b25      	ldr	r3, [pc, #148]	; (8004018 <vcnl4010_get_single_measure+0xb0>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	701a      	strb	r2, [r3, #0]
	}
	if ( vcnl4010_GET_measure_flag( VCNL4010_COMMAND_REG, VCNL4010_PROXI_DATAREADY_FLAG )
 8003f86:	2120      	movs	r1, #32
 8003f88:	2080      	movs	r0, #128	; 0x80
 8003f8a:	f7ff ffb3 	bl	8003ef4 <vcnl4010_GET_measure_flag>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d03c      	beq.n	800400e <vcnl4010_get_single_measure+0xa6>
								&&( measureStartFlag == 1 ) ) {
 8003f94:	4b20      	ldr	r3, [pc, #128]	; (8004018 <vcnl4010_get_single_measure+0xb0>)
 8003f96:	781b      	ldrb	r3, [r3, #0]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d138      	bne.n	800400e <vcnl4010_get_single_measure+0xa6>
		sw_hardware_TWI_read_buf( VCNL4010_I2C_ADDR, VCNL4010_AMBLIGHT_RESULT_REG, 4, buf);
 8003f9c:	f107 0308 	add.w	r3, r7, #8
 8003fa0:	2204      	movs	r2, #4
 8003fa2:	2185      	movs	r1, #133	; 0x85
 8003fa4:	2026      	movs	r0, #38	; 0x26
 8003fa6:	f7ff fe98 	bl	8003cda <sw_hardware_TWI_read_buf>
		for (i=0; i<4; i++) {
 8003faa:	2300      	movs	r3, #0
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	e00b      	b.n	8003fc8 <vcnl4010_get_single_measure+0x60>
			results->bytes[i] = buf[i];
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	f107 0110 	add.w	r1, r7, #16
 8003fb8:	440a      	add	r2, r1
 8003fba:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	54d1      	strb	r1, [r2, r3]
		for (i=0; i<4; i++) {
 8003fc2:	7bfb      	ldrb	r3, [r7, #15]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	73fb      	strb	r3, [r7, #15]
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d9f0      	bls.n	8003fb0 <vcnl4010_get_single_measure+0x48>
		}
		sw_hardware_TWI_read_buf( VCNL4010_I2C_ADDR, VCNL4010_THRESHOLD_RESULT_REG, 4, buf);
 8003fce:	f107 0308 	add.w	r3, r7, #8
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	218a      	movs	r1, #138	; 0x8a
 8003fd6:	2026      	movs	r0, #38	; 0x26
 8003fd8:	f7ff fe7f 	bl	8003cda <sw_hardware_TWI_read_buf>
		for (i=0; i<4; i++) {
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]
 8003fe0:	e00c      	b.n	8003ffc <vcnl4010_get_single_measure+0x94>
			results->bytes[i+4] = buf[i];
 8003fe2:	7bfa      	ldrb	r2, [r7, #15]
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	f107 0110 	add.w	r1, r7, #16
 8003fec:	440a      	add	r2, r1
 8003fee:	f812 1c08 	ldrb.w	r1, [r2, #-8]
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	54d1      	strb	r1, [r2, r3]
		for (i=0; i<4; i++) {
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d9ef      	bls.n	8003fe2 <vcnl4010_get_single_measure+0x7a>
		}
		measureStartFlag = 0;
 8004002:	4b05      	ldr	r3, [pc, #20]	; (8004018 <vcnl4010_get_single_measure+0xb0>)
 8004004:	2200      	movs	r2, #0
 8004006:	701a      	strb	r2, [r3, #0]
		measureDataReadyFlag = 1;
 8004008:	4b04      	ldr	r3, [pc, #16]	; (800401c <vcnl4010_get_single_measure+0xb4>)
 800400a:	2201      	movs	r2, #1
 800400c:	701a      	strb	r2, [r3, #0]
	}
}
 800400e:	bf00      	nop
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	20000578 	.word	0x20000578
 800401c:	20000569 	.word	0x20000569

08004020 <SW_VCNL4010_MEASURE_EVENT>:

void SW_VCNL4010_MEASURE_EVENT( void ) {
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
	if (softTimer5==0) {
 8004024:	4b10      	ldr	r3, [pc, #64]	; (8004068 <SW_VCNL4010_MEASURE_EVENT+0x48>)
 8004026:	881b      	ldrh	r3, [r3, #0]
 8004028:	b29b      	uxth	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d105      	bne.n	800403a <SW_VCNL4010_MEASURE_EVENT+0x1a>
		vcnl4010_get_single_measure( &results );
 800402e:	480f      	ldr	r0, [pc, #60]	; (800406c <SW_VCNL4010_MEASURE_EVENT+0x4c>)
 8004030:	f7ff ff9a 	bl	8003f68 <vcnl4010_get_single_measure>
		softTimer5=100;
 8004034:	4b0c      	ldr	r3, [pc, #48]	; (8004068 <SW_VCNL4010_MEASURE_EVENT+0x48>)
 8004036:	2264      	movs	r2, #100	; 0x64
 8004038:	801a      	strh	r2, [r3, #0]
	}

	if ( measure_callback && measureDataReadyFlag ) {
 800403a:	4b0d      	ldr	r3, [pc, #52]	; (8004070 <SW_VCNL4010_MEASURE_EVENT+0x50>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00f      	beq.n	8004062 <SW_VCNL4010_MEASURE_EVENT+0x42>
 8004042:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <SW_VCNL4010_MEASURE_EVENT+0x54>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <SW_VCNL4010_MEASURE_EVENT+0x42>
		if( measure_callback) {
 800404c:	4b08      	ldr	r3, [pc, #32]	; (8004070 <SW_VCNL4010_MEASURE_EVENT+0x50>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <SW_VCNL4010_MEASURE_EVENT+0x3c>
			measure_callback( &results );
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <SW_VCNL4010_MEASURE_EVENT+0x50>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4804      	ldr	r0, [pc, #16]	; (800406c <SW_VCNL4010_MEASURE_EVENT+0x4c>)
 800405a:	4798      	blx	r3
		}
		measureDataReadyFlag = 0;
 800405c:	4b05      	ldr	r3, [pc, #20]	; (8004074 <SW_VCNL4010_MEASURE_EVENT+0x54>)
 800405e:	2200      	movs	r2, #0
 8004060:	701a      	strb	r2, [r3, #0]
	}
}
 8004062:	bf00      	nop
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	200005b4 	.word	0x200005b4
 800406c:	2000056c 	.word	0x2000056c
 8004070:	20000574 	.word	0x20000574
 8004074:	20000569 	.word	0x20000569

08004078 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack    /* Set stack pointer */
 8004078:	f8df d034 	ldr.w	sp, [pc, #52]	; 80040b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800407c:	f7fc fed8 	bl	8000e30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004080:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004082:	e003      	b.n	800408c <LoopCopyDataInit>

08004084 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004084:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004086:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004088:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800408a:	3104      	adds	r1, #4

0800408c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800408c:	480a      	ldr	r0, [pc, #40]	; (80040b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800408e:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8004090:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004092:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004094:	d3f6      	bcc.n	8004084 <CopyDataInit>
	ldr	r2, =_sbss
 8004096:	4a0a      	ldr	r2, [pc, #40]	; (80040c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004098:	e002      	b.n	80040a0 <LoopFillZerobss>

0800409a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800409a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800409c:	f842 3b04 	str.w	r3, [r2], #4

080040a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80040a0:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <LoopForever+0x16>)
	cmp	r2, r3
 80040a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80040a4:	d3f9      	bcc.n	800409a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80040a6:	f000 f811 	bl	80040cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80040aa:	f7fc fd4d 	bl	8000b48 <main>

080040ae <LoopForever>:

LoopForever:
    b LoopForever
 80040ae:	e7fe      	b.n	80040ae <LoopForever>
   ldr   sp, =_estack    /* Set stack pointer */
 80040b0:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80040b4:	08005758 	.word	0x08005758
	ldr	r0, =_sdata
 80040b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80040bc:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 80040c0:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 80040c4:	200005c0 	.word	0x200005c0

080040c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80040c8:	e7fe      	b.n	80040c8 <ADC1_2_IRQHandler>
	...

080040cc <__libc_init_array>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	4d0d      	ldr	r5, [pc, #52]	; (8004104 <__libc_init_array+0x38>)
 80040d0:	4c0d      	ldr	r4, [pc, #52]	; (8004108 <__libc_init_array+0x3c>)
 80040d2:	1b64      	subs	r4, r4, r5
 80040d4:	10a4      	asrs	r4, r4, #2
 80040d6:	2600      	movs	r6, #0
 80040d8:	42a6      	cmp	r6, r4
 80040da:	d109      	bne.n	80040f0 <__libc_init_array+0x24>
 80040dc:	4d0b      	ldr	r5, [pc, #44]	; (800410c <__libc_init_array+0x40>)
 80040de:	4c0c      	ldr	r4, [pc, #48]	; (8004110 <__libc_init_array+0x44>)
 80040e0:	f000 fda6 	bl	8004c30 <_init>
 80040e4:	1b64      	subs	r4, r4, r5
 80040e6:	10a4      	asrs	r4, r4, #2
 80040e8:	2600      	movs	r6, #0
 80040ea:	42a6      	cmp	r6, r4
 80040ec:	d105      	bne.n	80040fa <__libc_init_array+0x2e>
 80040ee:	bd70      	pop	{r4, r5, r6, pc}
 80040f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f4:	4798      	blx	r3
 80040f6:	3601      	adds	r6, #1
 80040f8:	e7ee      	b.n	80040d8 <__libc_init_array+0xc>
 80040fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80040fe:	4798      	blx	r3
 8004100:	3601      	adds	r6, #1
 8004102:	e7f2      	b.n	80040ea <__libc_init_array+0x1e>
 8004104:	08005748 	.word	0x08005748
 8004108:	08005748 	.word	0x08005748
 800410c:	08005748 	.word	0x08005748
 8004110:	0800574c 	.word	0x0800574c

08004114 <__itoa>:
 8004114:	1e93      	subs	r3, r2, #2
 8004116:	2b22      	cmp	r3, #34	; 0x22
 8004118:	b510      	push	{r4, lr}
 800411a:	460c      	mov	r4, r1
 800411c:	d904      	bls.n	8004128 <__itoa+0x14>
 800411e:	2300      	movs	r3, #0
 8004120:	700b      	strb	r3, [r1, #0]
 8004122:	461c      	mov	r4, r3
 8004124:	4620      	mov	r0, r4
 8004126:	bd10      	pop	{r4, pc}
 8004128:	2a0a      	cmp	r2, #10
 800412a:	d109      	bne.n	8004140 <__itoa+0x2c>
 800412c:	2800      	cmp	r0, #0
 800412e:	da07      	bge.n	8004140 <__itoa+0x2c>
 8004130:	232d      	movs	r3, #45	; 0x2d
 8004132:	700b      	strb	r3, [r1, #0]
 8004134:	4240      	negs	r0, r0
 8004136:	2101      	movs	r1, #1
 8004138:	4421      	add	r1, r4
 800413a:	f000 f805 	bl	8004148 <__utoa>
 800413e:	e7f1      	b.n	8004124 <__itoa+0x10>
 8004140:	2100      	movs	r1, #0
 8004142:	e7f9      	b.n	8004138 <__itoa+0x24>

08004144 <itoa>:
 8004144:	f7ff bfe6 	b.w	8004114 <__itoa>

08004148 <__utoa>:
 8004148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800414a:	4c1f      	ldr	r4, [pc, #124]	; (80041c8 <__utoa+0x80>)
 800414c:	b08b      	sub	sp, #44	; 0x2c
 800414e:	4605      	mov	r5, r0
 8004150:	460b      	mov	r3, r1
 8004152:	466e      	mov	r6, sp
 8004154:	f104 0c20 	add.w	ip, r4, #32
 8004158:	6820      	ldr	r0, [r4, #0]
 800415a:	6861      	ldr	r1, [r4, #4]
 800415c:	4637      	mov	r7, r6
 800415e:	c703      	stmia	r7!, {r0, r1}
 8004160:	3408      	adds	r4, #8
 8004162:	4564      	cmp	r4, ip
 8004164:	463e      	mov	r6, r7
 8004166:	d1f7      	bne.n	8004158 <__utoa+0x10>
 8004168:	7921      	ldrb	r1, [r4, #4]
 800416a:	7139      	strb	r1, [r7, #4]
 800416c:	1e91      	subs	r1, r2, #2
 800416e:	6820      	ldr	r0, [r4, #0]
 8004170:	6038      	str	r0, [r7, #0]
 8004172:	2922      	cmp	r1, #34	; 0x22
 8004174:	f04f 0100 	mov.w	r1, #0
 8004178:	d904      	bls.n	8004184 <__utoa+0x3c>
 800417a:	7019      	strb	r1, [r3, #0]
 800417c:	460b      	mov	r3, r1
 800417e:	4618      	mov	r0, r3
 8004180:	b00b      	add	sp, #44	; 0x2c
 8004182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004184:	1e58      	subs	r0, r3, #1
 8004186:	4684      	mov	ip, r0
 8004188:	fbb5 f7f2 	udiv	r7, r5, r2
 800418c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004190:	fb02 5617 	mls	r6, r2, r7, r5
 8004194:	4476      	add	r6, lr
 8004196:	460c      	mov	r4, r1
 8004198:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800419c:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80041a0:	462e      	mov	r6, r5
 80041a2:	42b2      	cmp	r2, r6
 80041a4:	f101 0101 	add.w	r1, r1, #1
 80041a8:	463d      	mov	r5, r7
 80041aa:	d9ed      	bls.n	8004188 <__utoa+0x40>
 80041ac:	2200      	movs	r2, #0
 80041ae:	545a      	strb	r2, [r3, r1]
 80041b0:	1919      	adds	r1, r3, r4
 80041b2:	1aa5      	subs	r5, r4, r2
 80041b4:	42aa      	cmp	r2, r5
 80041b6:	dae2      	bge.n	800417e <__utoa+0x36>
 80041b8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80041bc:	780e      	ldrb	r6, [r1, #0]
 80041be:	7006      	strb	r6, [r0, #0]
 80041c0:	3201      	adds	r2, #1
 80041c2:	f801 5901 	strb.w	r5, [r1], #-1
 80041c6:	e7f4      	b.n	80041b2 <__utoa+0x6a>
 80041c8:	080056fc 	.word	0x080056fc

080041cc <sqrt>:
 80041cc:	b538      	push	{r3, r4, r5, lr}
 80041ce:	ed2d 8b02 	vpush	{d8}
 80041d2:	ec55 4b10 	vmov	r4, r5, d0
 80041d6:	f000 f8c5 	bl	8004364 <__ieee754_sqrt>
 80041da:	4b15      	ldr	r3, [pc, #84]	; (8004230 <sqrt+0x64>)
 80041dc:	eeb0 8a40 	vmov.f32	s16, s0
 80041e0:	eef0 8a60 	vmov.f32	s17, s1
 80041e4:	f993 3000 	ldrsb.w	r3, [r3]
 80041e8:	3301      	adds	r3, #1
 80041ea:	d019      	beq.n	8004220 <sqrt+0x54>
 80041ec:	4622      	mov	r2, r4
 80041ee:	462b      	mov	r3, r5
 80041f0:	4620      	mov	r0, r4
 80041f2:	4629      	mov	r1, r5
 80041f4:	f7fc fc42 	bl	8000a7c <__aeabi_dcmpun>
 80041f8:	b990      	cbnz	r0, 8004220 <sqrt+0x54>
 80041fa:	2200      	movs	r2, #0
 80041fc:	2300      	movs	r3, #0
 80041fe:	4620      	mov	r0, r4
 8004200:	4629      	mov	r1, r5
 8004202:	f7fc fc13 	bl	8000a2c <__aeabi_dcmplt>
 8004206:	b158      	cbz	r0, 8004220 <sqrt+0x54>
 8004208:	f000 fd0c 	bl	8004c24 <__errno>
 800420c:	2321      	movs	r3, #33	; 0x21
 800420e:	6003      	str	r3, [r0, #0]
 8004210:	2200      	movs	r2, #0
 8004212:	2300      	movs	r3, #0
 8004214:	4610      	mov	r0, r2
 8004216:	4619      	mov	r1, r3
 8004218:	f7fc fac0 	bl	800079c <__aeabi_ddiv>
 800421c:	ec41 0b18 	vmov	d8, r0, r1
 8004220:	eeb0 0a48 	vmov.f32	s0, s16
 8004224:	eef0 0a68 	vmov.f32	s1, s17
 8004228:	ecbd 8b02 	vpop	{d8}
 800422c:	bd38      	pop	{r3, r4, r5, pc}
 800422e:	bf00      	nop
 8004230:	20000084 	.word	0x20000084

08004234 <powf>:
 8004234:	b508      	push	{r3, lr}
 8004236:	ed2d 8b04 	vpush	{d8-d9}
 800423a:	eeb0 9a40 	vmov.f32	s18, s0
 800423e:	eef0 8a60 	vmov.f32	s17, s1
 8004242:	f000 f943 	bl	80044cc <__ieee754_powf>
 8004246:	4b43      	ldr	r3, [pc, #268]	; (8004354 <powf+0x120>)
 8004248:	f993 3000 	ldrsb.w	r3, [r3]
 800424c:	3301      	adds	r3, #1
 800424e:	eeb0 8a40 	vmov.f32	s16, s0
 8004252:	d012      	beq.n	800427a <powf+0x46>
 8004254:	eef4 8a68 	vcmp.f32	s17, s17
 8004258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800425c:	d60d      	bvs.n	800427a <powf+0x46>
 800425e:	eeb4 9a49 	vcmp.f32	s18, s18
 8004262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004266:	d70d      	bvc.n	8004284 <powf+0x50>
 8004268:	eef5 8a40 	vcmp.f32	s17, #0.0
 800426c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004270:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004274:	bf08      	it	eq
 8004276:	eeb0 8a67 	vmoveq.f32	s16, s15
 800427a:	eeb0 0a48 	vmov.f32	s0, s16
 800427e:	ecbd 8b04 	vpop	{d8-d9}
 8004282:	bd08      	pop	{r3, pc}
 8004284:	eddf 9a34 	vldr	s19, [pc, #208]	; 8004358 <powf+0x124>
 8004288:	eeb4 9a69 	vcmp.f32	s18, s19
 800428c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004290:	d116      	bne.n	80042c0 <powf+0x8c>
 8004292:	eef4 8a69 	vcmp.f32	s17, s19
 8004296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800429a:	d057      	beq.n	800434c <powf+0x118>
 800429c:	eeb0 0a68 	vmov.f32	s0, s17
 80042a0:	f000 fbde 	bl	8004a60 <finitef>
 80042a4:	2800      	cmp	r0, #0
 80042a6:	d0e8      	beq.n	800427a <powf+0x46>
 80042a8:	eef4 8ae9 	vcmpe.f32	s17, s19
 80042ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b0:	d5e3      	bpl.n	800427a <powf+0x46>
 80042b2:	f000 fcb7 	bl	8004c24 <__errno>
 80042b6:	2321      	movs	r3, #33	; 0x21
 80042b8:	6003      	str	r3, [r0, #0]
 80042ba:	ed9f 8a28 	vldr	s16, [pc, #160]	; 800435c <powf+0x128>
 80042be:	e7dc      	b.n	800427a <powf+0x46>
 80042c0:	f000 fbce 	bl	8004a60 <finitef>
 80042c4:	bb50      	cbnz	r0, 800431c <powf+0xe8>
 80042c6:	eeb0 0a49 	vmov.f32	s0, s18
 80042ca:	f000 fbc9 	bl	8004a60 <finitef>
 80042ce:	b328      	cbz	r0, 800431c <powf+0xe8>
 80042d0:	eeb0 0a68 	vmov.f32	s0, s17
 80042d4:	f000 fbc4 	bl	8004a60 <finitef>
 80042d8:	b300      	cbz	r0, 800431c <powf+0xe8>
 80042da:	eeb4 8a48 	vcmp.f32	s16, s16
 80042de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042e2:	d706      	bvc.n	80042f2 <powf+0xbe>
 80042e4:	f000 fc9e 	bl	8004c24 <__errno>
 80042e8:	2321      	movs	r3, #33	; 0x21
 80042ea:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80042ee:	6003      	str	r3, [r0, #0]
 80042f0:	e7c3      	b.n	800427a <powf+0x46>
 80042f2:	f000 fc97 	bl	8004c24 <__errno>
 80042f6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80042fa:	2322      	movs	r3, #34	; 0x22
 80042fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004300:	6003      	str	r3, [r0, #0]
 8004302:	d508      	bpl.n	8004316 <powf+0xe2>
 8004304:	eeb0 0a68 	vmov.f32	s0, s17
 8004308:	f000 fbbe 	bl	8004a88 <rintf>
 800430c:	eeb4 0a68 	vcmp.f32	s0, s17
 8004310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004314:	d1d1      	bne.n	80042ba <powf+0x86>
 8004316:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8004360 <powf+0x12c>
 800431a:	e7ae      	b.n	800427a <powf+0x46>
 800431c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004324:	d1a9      	bne.n	800427a <powf+0x46>
 8004326:	eeb0 0a49 	vmov.f32	s0, s18
 800432a:	f000 fb99 	bl	8004a60 <finitef>
 800432e:	2800      	cmp	r0, #0
 8004330:	d0a3      	beq.n	800427a <powf+0x46>
 8004332:	eeb0 0a68 	vmov.f32	s0, s17
 8004336:	f000 fb93 	bl	8004a60 <finitef>
 800433a:	2800      	cmp	r0, #0
 800433c:	d09d      	beq.n	800427a <powf+0x46>
 800433e:	f000 fc71 	bl	8004c24 <__errno>
 8004342:	2322      	movs	r3, #34	; 0x22
 8004344:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8004358 <powf+0x124>
 8004348:	6003      	str	r3, [r0, #0]
 800434a:	e796      	b.n	800427a <powf+0x46>
 800434c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004350:	e793      	b.n	800427a <powf+0x46>
 8004352:	bf00      	nop
 8004354:	20000084 	.word	0x20000084
 8004358:	00000000 	.word	0x00000000
 800435c:	ff800000 	.word	0xff800000
 8004360:	7f800000 	.word	0x7f800000

08004364 <__ieee754_sqrt>:
 8004364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004368:	ec55 4b10 	vmov	r4, r5, d0
 800436c:	4e56      	ldr	r6, [pc, #344]	; (80044c8 <__ieee754_sqrt+0x164>)
 800436e:	43ae      	bics	r6, r5
 8004370:	ee10 0a10 	vmov	r0, s0
 8004374:	ee10 3a10 	vmov	r3, s0
 8004378:	4629      	mov	r1, r5
 800437a:	462a      	mov	r2, r5
 800437c:	d110      	bne.n	80043a0 <__ieee754_sqrt+0x3c>
 800437e:	ee10 2a10 	vmov	r2, s0
 8004382:	462b      	mov	r3, r5
 8004384:	f7fc f8e0 	bl	8000548 <__aeabi_dmul>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4620      	mov	r0, r4
 800438e:	4629      	mov	r1, r5
 8004390:	f7fb ff24 	bl	80001dc <__adddf3>
 8004394:	4604      	mov	r4, r0
 8004396:	460d      	mov	r5, r1
 8004398:	ec45 4b10 	vmov	d0, r4, r5
 800439c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043a0:	2d00      	cmp	r5, #0
 80043a2:	dc10      	bgt.n	80043c6 <__ieee754_sqrt+0x62>
 80043a4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80043a8:	4330      	orrs	r0, r6
 80043aa:	d0f5      	beq.n	8004398 <__ieee754_sqrt+0x34>
 80043ac:	b15d      	cbz	r5, 80043c6 <__ieee754_sqrt+0x62>
 80043ae:	ee10 2a10 	vmov	r2, s0
 80043b2:	462b      	mov	r3, r5
 80043b4:	ee10 0a10 	vmov	r0, s0
 80043b8:	f7fb ff0e 	bl	80001d8 <__aeabi_dsub>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	f7fc f9ec 	bl	800079c <__aeabi_ddiv>
 80043c4:	e7e6      	b.n	8004394 <__ieee754_sqrt+0x30>
 80043c6:	1509      	asrs	r1, r1, #20
 80043c8:	d076      	beq.n	80044b8 <__ieee754_sqrt+0x154>
 80043ca:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80043ce:	07ce      	lsls	r6, r1, #31
 80043d0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80043d4:	bf5e      	ittt	pl
 80043d6:	0fda      	lsrpl	r2, r3, #31
 80043d8:	005b      	lslpl	r3, r3, #1
 80043da:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80043de:	0fda      	lsrs	r2, r3, #31
 80043e0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80043e4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80043e8:	2000      	movs	r0, #0
 80043ea:	106d      	asrs	r5, r5, #1
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	f04f 0e16 	mov.w	lr, #22
 80043f2:	4684      	mov	ip, r0
 80043f4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043f8:	eb0c 0401 	add.w	r4, ip, r1
 80043fc:	4294      	cmp	r4, r2
 80043fe:	bfde      	ittt	le
 8004400:	1b12      	suble	r2, r2, r4
 8004402:	eb04 0c01 	addle.w	ip, r4, r1
 8004406:	1840      	addle	r0, r0, r1
 8004408:	0052      	lsls	r2, r2, #1
 800440a:	f1be 0e01 	subs.w	lr, lr, #1
 800440e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8004412:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004416:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800441a:	d1ed      	bne.n	80043f8 <__ieee754_sqrt+0x94>
 800441c:	4671      	mov	r1, lr
 800441e:	2720      	movs	r7, #32
 8004420:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8004424:	4562      	cmp	r2, ip
 8004426:	eb04 060e 	add.w	r6, r4, lr
 800442a:	dc02      	bgt.n	8004432 <__ieee754_sqrt+0xce>
 800442c:	d113      	bne.n	8004456 <__ieee754_sqrt+0xf2>
 800442e:	429e      	cmp	r6, r3
 8004430:	d811      	bhi.n	8004456 <__ieee754_sqrt+0xf2>
 8004432:	2e00      	cmp	r6, #0
 8004434:	eb06 0e04 	add.w	lr, r6, r4
 8004438:	da43      	bge.n	80044c2 <__ieee754_sqrt+0x15e>
 800443a:	f1be 0f00 	cmp.w	lr, #0
 800443e:	db40      	blt.n	80044c2 <__ieee754_sqrt+0x15e>
 8004440:	f10c 0801 	add.w	r8, ip, #1
 8004444:	eba2 020c 	sub.w	r2, r2, ip
 8004448:	429e      	cmp	r6, r3
 800444a:	bf88      	it	hi
 800444c:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004450:	1b9b      	subs	r3, r3, r6
 8004452:	4421      	add	r1, r4
 8004454:	46c4      	mov	ip, r8
 8004456:	0052      	lsls	r2, r2, #1
 8004458:	3f01      	subs	r7, #1
 800445a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800445e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8004462:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004466:	d1dd      	bne.n	8004424 <__ieee754_sqrt+0xc0>
 8004468:	4313      	orrs	r3, r2
 800446a:	d006      	beq.n	800447a <__ieee754_sqrt+0x116>
 800446c:	1c4c      	adds	r4, r1, #1
 800446e:	bf13      	iteet	ne
 8004470:	3101      	addne	r1, #1
 8004472:	3001      	addeq	r0, #1
 8004474:	4639      	moveq	r1, r7
 8004476:	f021 0101 	bicne.w	r1, r1, #1
 800447a:	1043      	asrs	r3, r0, #1
 800447c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004480:	0849      	lsrs	r1, r1, #1
 8004482:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004486:	07c2      	lsls	r2, r0, #31
 8004488:	bf48      	it	mi
 800448a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800448e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8004492:	460c      	mov	r4, r1
 8004494:	463d      	mov	r5, r7
 8004496:	e77f      	b.n	8004398 <__ieee754_sqrt+0x34>
 8004498:	0ada      	lsrs	r2, r3, #11
 800449a:	3815      	subs	r0, #21
 800449c:	055b      	lsls	r3, r3, #21
 800449e:	2a00      	cmp	r2, #0
 80044a0:	d0fa      	beq.n	8004498 <__ieee754_sqrt+0x134>
 80044a2:	02d7      	lsls	r7, r2, #11
 80044a4:	d50a      	bpl.n	80044bc <__ieee754_sqrt+0x158>
 80044a6:	f1c1 0420 	rsb	r4, r1, #32
 80044aa:	fa23 f404 	lsr.w	r4, r3, r4
 80044ae:	1e4d      	subs	r5, r1, #1
 80044b0:	408b      	lsls	r3, r1
 80044b2:	4322      	orrs	r2, r4
 80044b4:	1b41      	subs	r1, r0, r5
 80044b6:	e788      	b.n	80043ca <__ieee754_sqrt+0x66>
 80044b8:	4608      	mov	r0, r1
 80044ba:	e7f0      	b.n	800449e <__ieee754_sqrt+0x13a>
 80044bc:	0052      	lsls	r2, r2, #1
 80044be:	3101      	adds	r1, #1
 80044c0:	e7ef      	b.n	80044a2 <__ieee754_sqrt+0x13e>
 80044c2:	46e0      	mov	r8, ip
 80044c4:	e7be      	b.n	8004444 <__ieee754_sqrt+0xe0>
 80044c6:	bf00      	nop
 80044c8:	7ff00000 	.word	0x7ff00000

080044cc <__ieee754_powf>:
 80044cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044d0:	ee10 5a90 	vmov	r5, s1
 80044d4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 80044d8:	ed2d 8b02 	vpush	{d8}
 80044dc:	eeb0 8a40 	vmov.f32	s16, s0
 80044e0:	eef0 8a60 	vmov.f32	s17, s1
 80044e4:	f000 8291 	beq.w	8004a0a <__ieee754_powf+0x53e>
 80044e8:	ee10 8a10 	vmov	r8, s0
 80044ec:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 80044f0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80044f4:	dc06      	bgt.n	8004504 <__ieee754_powf+0x38>
 80044f6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80044fa:	dd0a      	ble.n	8004512 <__ieee754_powf+0x46>
 80044fc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004500:	f000 8283 	beq.w	8004a0a <__ieee754_powf+0x53e>
 8004504:	ecbd 8b02 	vpop	{d8}
 8004508:	48d8      	ldr	r0, [pc, #864]	; (800486c <__ieee754_powf+0x3a0>)
 800450a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800450e:	f000 bab5 	b.w	8004a7c <nanf>
 8004512:	f1b8 0f00 	cmp.w	r8, #0
 8004516:	da1f      	bge.n	8004558 <__ieee754_powf+0x8c>
 8004518:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800451c:	da2e      	bge.n	800457c <__ieee754_powf+0xb0>
 800451e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004522:	f2c0 827b 	blt.w	8004a1c <__ieee754_powf+0x550>
 8004526:	15fb      	asrs	r3, r7, #23
 8004528:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800452c:	fa47 f603 	asr.w	r6, r7, r3
 8004530:	fa06 f303 	lsl.w	r3, r6, r3
 8004534:	42bb      	cmp	r3, r7
 8004536:	f040 8271 	bne.w	8004a1c <__ieee754_powf+0x550>
 800453a:	f006 0601 	and.w	r6, r6, #1
 800453e:	f1c6 0602 	rsb	r6, r6, #2
 8004542:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004546:	d120      	bne.n	800458a <__ieee754_powf+0xbe>
 8004548:	2d00      	cmp	r5, #0
 800454a:	f280 8264 	bge.w	8004a16 <__ieee754_powf+0x54a>
 800454e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004552:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004556:	e00d      	b.n	8004574 <__ieee754_powf+0xa8>
 8004558:	2600      	movs	r6, #0
 800455a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800455e:	d1f0      	bne.n	8004542 <__ieee754_powf+0x76>
 8004560:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004564:	f000 8251 	beq.w	8004a0a <__ieee754_powf+0x53e>
 8004568:	dd0a      	ble.n	8004580 <__ieee754_powf+0xb4>
 800456a:	2d00      	cmp	r5, #0
 800456c:	f280 8250 	bge.w	8004a10 <__ieee754_powf+0x544>
 8004570:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8004870 <__ieee754_powf+0x3a4>
 8004574:	ecbd 8b02 	vpop	{d8}
 8004578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800457c:	2602      	movs	r6, #2
 800457e:	e7ec      	b.n	800455a <__ieee754_powf+0x8e>
 8004580:	2d00      	cmp	r5, #0
 8004582:	daf5      	bge.n	8004570 <__ieee754_powf+0xa4>
 8004584:	eeb1 0a68 	vneg.f32	s0, s17
 8004588:	e7f4      	b.n	8004574 <__ieee754_powf+0xa8>
 800458a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800458e:	d102      	bne.n	8004596 <__ieee754_powf+0xca>
 8004590:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004594:	e7ee      	b.n	8004574 <__ieee754_powf+0xa8>
 8004596:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800459a:	eeb0 0a48 	vmov.f32	s0, s16
 800459e:	d108      	bne.n	80045b2 <__ieee754_powf+0xe6>
 80045a0:	f1b8 0f00 	cmp.w	r8, #0
 80045a4:	db05      	blt.n	80045b2 <__ieee754_powf+0xe6>
 80045a6:	ecbd 8b02 	vpop	{d8}
 80045aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045ae:	f000 ba4d 	b.w	8004a4c <__ieee754_sqrtf>
 80045b2:	f000 fa4e 	bl	8004a52 <fabsf>
 80045b6:	b124      	cbz	r4, 80045c2 <__ieee754_powf+0xf6>
 80045b8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 80045bc:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80045c0:	d117      	bne.n	80045f2 <__ieee754_powf+0x126>
 80045c2:	2d00      	cmp	r5, #0
 80045c4:	bfbc      	itt	lt
 80045c6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80045ca:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80045ce:	f1b8 0f00 	cmp.w	r8, #0
 80045d2:	dacf      	bge.n	8004574 <__ieee754_powf+0xa8>
 80045d4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 80045d8:	ea54 0306 	orrs.w	r3, r4, r6
 80045dc:	d104      	bne.n	80045e8 <__ieee754_powf+0x11c>
 80045de:	ee70 7a40 	vsub.f32	s15, s0, s0
 80045e2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80045e6:	e7c5      	b.n	8004574 <__ieee754_powf+0xa8>
 80045e8:	2e01      	cmp	r6, #1
 80045ea:	d1c3      	bne.n	8004574 <__ieee754_powf+0xa8>
 80045ec:	eeb1 0a40 	vneg.f32	s0, s0
 80045f0:	e7c0      	b.n	8004574 <__ieee754_powf+0xa8>
 80045f2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 80045f6:	3801      	subs	r0, #1
 80045f8:	ea56 0300 	orrs.w	r3, r6, r0
 80045fc:	d104      	bne.n	8004608 <__ieee754_powf+0x13c>
 80045fe:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004602:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004606:	e7b5      	b.n	8004574 <__ieee754_powf+0xa8>
 8004608:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800460c:	dd6b      	ble.n	80046e6 <__ieee754_powf+0x21a>
 800460e:	4b99      	ldr	r3, [pc, #612]	; (8004874 <__ieee754_powf+0x3a8>)
 8004610:	429c      	cmp	r4, r3
 8004612:	dc06      	bgt.n	8004622 <__ieee754_powf+0x156>
 8004614:	2d00      	cmp	r5, #0
 8004616:	daab      	bge.n	8004570 <__ieee754_powf+0xa4>
 8004618:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8004878 <__ieee754_powf+0x3ac>
 800461c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004620:	e7a8      	b.n	8004574 <__ieee754_powf+0xa8>
 8004622:	4b96      	ldr	r3, [pc, #600]	; (800487c <__ieee754_powf+0x3b0>)
 8004624:	429c      	cmp	r4, r3
 8004626:	dd02      	ble.n	800462e <__ieee754_powf+0x162>
 8004628:	2d00      	cmp	r5, #0
 800462a:	dcf5      	bgt.n	8004618 <__ieee754_powf+0x14c>
 800462c:	e7a0      	b.n	8004570 <__ieee754_powf+0xa4>
 800462e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004632:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004636:	eddf 6a92 	vldr	s13, [pc, #584]	; 8004880 <__ieee754_powf+0x3b4>
 800463a:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800463e:	eee0 6a67 	vfms.f32	s13, s0, s15
 8004642:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004646:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800464a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800464e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004652:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004884 <__ieee754_powf+0x3b8>
 8004656:	ee67 7a67 	vnmul.f32	s15, s14, s15
 800465a:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8004888 <__ieee754_powf+0x3bc>
 800465e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004662:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800488c <__ieee754_powf+0x3c0>
 8004666:	eef0 6a67 	vmov.f32	s13, s15
 800466a:	eee0 6a07 	vfma.f32	s13, s0, s14
 800466e:	ee16 3a90 	vmov	r3, s13
 8004672:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004676:	f023 030f 	bic.w	r3, r3, #15
 800467a:	ee00 3a90 	vmov	s1, r3
 800467e:	eee0 0a47 	vfms.f32	s1, s0, s14
 8004682:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004686:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800468a:	f025 050f 	bic.w	r5, r5, #15
 800468e:	ee07 5a10 	vmov	s14, r5
 8004692:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004696:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800469a:	ee07 3a90 	vmov	s15, r3
 800469e:	eee7 0a27 	vfma.f32	s1, s14, s15
 80046a2:	3e01      	subs	r6, #1
 80046a4:	ea56 0200 	orrs.w	r2, r6, r0
 80046a8:	ee07 5a10 	vmov	s14, r5
 80046ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046b0:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80046b4:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80046b8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80046bc:	ee17 4a10 	vmov	r4, s14
 80046c0:	bf08      	it	eq
 80046c2:	eeb0 8a40 	vmoveq.f32	s16, s0
 80046c6:	2c00      	cmp	r4, #0
 80046c8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80046cc:	f340 8184 	ble.w	80049d8 <__ieee754_powf+0x50c>
 80046d0:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80046d4:	f340 80fc 	ble.w	80048d0 <__ieee754_powf+0x404>
 80046d8:	eddf 7a67 	vldr	s15, [pc, #412]	; 8004878 <__ieee754_powf+0x3ac>
 80046dc:	ee28 0a27 	vmul.f32	s0, s16, s15
 80046e0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80046e4:	e746      	b.n	8004574 <__ieee754_powf+0xa8>
 80046e6:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 80046ea:	bf01      	itttt	eq
 80046ec:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8004890 <__ieee754_powf+0x3c4>
 80046f0:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80046f4:	f06f 0217 	mvneq.w	r2, #23
 80046f8:	ee17 4a90 	vmoveq	r4, s15
 80046fc:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8004700:	bf18      	it	ne
 8004702:	2200      	movne	r2, #0
 8004704:	3b7f      	subs	r3, #127	; 0x7f
 8004706:	4413      	add	r3, r2
 8004708:	4a62      	ldr	r2, [pc, #392]	; (8004894 <__ieee754_powf+0x3c8>)
 800470a:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800470e:	4294      	cmp	r4, r2
 8004710:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8004714:	dd06      	ble.n	8004724 <__ieee754_powf+0x258>
 8004716:	4a60      	ldr	r2, [pc, #384]	; (8004898 <__ieee754_powf+0x3cc>)
 8004718:	4294      	cmp	r4, r2
 800471a:	f340 80a4 	ble.w	8004866 <__ieee754_powf+0x39a>
 800471e:	3301      	adds	r3, #1
 8004720:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8004724:	2400      	movs	r4, #0
 8004726:	4a5d      	ldr	r2, [pc, #372]	; (800489c <__ieee754_powf+0x3d0>)
 8004728:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800472c:	ee07 1a90 	vmov	s15, r1
 8004730:	ed92 7a00 	vldr	s14, [r2]
 8004734:	4a5a      	ldr	r2, [pc, #360]	; (80048a0 <__ieee754_powf+0x3d4>)
 8004736:	ee37 6a27 	vadd.f32	s12, s14, s15
 800473a:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800473e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8004742:	1049      	asrs	r1, r1, #1
 8004744:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004748:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800474c:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8004750:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8004754:	ee06 1a10 	vmov	s12, r1
 8004758:	ee65 4a26 	vmul.f32	s9, s10, s13
 800475c:	ee36 7a47 	vsub.f32	s14, s12, s14
 8004760:	ee14 7a90 	vmov	r7, s9
 8004764:	4017      	ands	r7, r2
 8004766:	ee05 7a90 	vmov	s11, r7
 800476a:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800476e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004772:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80048a4 <__ieee754_powf+0x3d8>
 8004776:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800477a:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800477e:	ee25 6a26 	vmul.f32	s12, s10, s13
 8004782:	eddf 6a49 	vldr	s13, [pc, #292]	; 80048a8 <__ieee754_powf+0x3dc>
 8004786:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800478a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80048ac <__ieee754_powf+0x3e0>
 800478e:	eee7 6a27 	vfma.f32	s13, s14, s15
 8004792:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8004880 <__ieee754_powf+0x3b4>
 8004796:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800479a:	eddf 6a45 	vldr	s13, [pc, #276]	; 80048b0 <__ieee754_powf+0x3e4>
 800479e:	eee7 6a27 	vfma.f32	s13, s14, s15
 80047a2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80048b4 <__ieee754_powf+0x3e8>
 80047a6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80047aa:	ee74 6aa5 	vadd.f32	s13, s9, s11
 80047ae:	ee27 5aa7 	vmul.f32	s10, s15, s15
 80047b2:	ee66 6a86 	vmul.f32	s13, s13, s12
 80047b6:	eee5 6a07 	vfma.f32	s13, s10, s14
 80047ba:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80047be:	eef0 7a45 	vmov.f32	s15, s10
 80047c2:	eee5 7aa5 	vfma.f32	s15, s11, s11
 80047c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ca:	ee17 1a90 	vmov	r1, s15
 80047ce:	4011      	ands	r1, r2
 80047d0:	ee07 1a90 	vmov	s15, r1
 80047d4:	ee37 7ac5 	vsub.f32	s14, s15, s10
 80047d8:	eea5 7ae5 	vfms.f32	s14, s11, s11
 80047dc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80047e0:	ee27 7a24 	vmul.f32	s14, s14, s9
 80047e4:	eea6 7a27 	vfma.f32	s14, s12, s15
 80047e8:	eeb0 6a47 	vmov.f32	s12, s14
 80047ec:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80047f0:	ee16 1a10 	vmov	r1, s12
 80047f4:	4011      	ands	r1, r2
 80047f6:	ee06 1a90 	vmov	s13, r1
 80047fa:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80047fe:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80048b8 <__ieee754_powf+0x3ec>
 8004802:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80048bc <__ieee754_powf+0x3f0>
 8004806:	ee37 7a66 	vsub.f32	s14, s14, s13
 800480a:	ee06 1a10 	vmov	s12, r1
 800480e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004812:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80048c0 <__ieee754_powf+0x3f4>
 8004816:	492b      	ldr	r1, [pc, #172]	; (80048c4 <__ieee754_powf+0x3f8>)
 8004818:	eea6 7a27 	vfma.f32	s14, s12, s15
 800481c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004820:	edd1 7a00 	vldr	s15, [r1]
 8004824:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004828:	ee07 3a90 	vmov	s15, r3
 800482c:	4b26      	ldr	r3, [pc, #152]	; (80048c8 <__ieee754_powf+0x3fc>)
 800482e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004832:	eef0 7a47 	vmov.f32	s15, s14
 8004836:	eee6 7a25 	vfma.f32	s15, s12, s11
 800483a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800483e:	edd4 0a00 	vldr	s1, [r4]
 8004842:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8004846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800484a:	ee17 3a90 	vmov	r3, s15
 800484e:	4013      	ands	r3, r2
 8004850:	ee07 3a90 	vmov	s15, r3
 8004854:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8004858:	ee76 6ae0 	vsub.f32	s13, s13, s1
 800485c:	eee6 6a65 	vfms.f32	s13, s12, s11
 8004860:	ee77 7a66 	vsub.f32	s15, s14, s13
 8004864:	e70f      	b.n	8004686 <__ieee754_powf+0x1ba>
 8004866:	2401      	movs	r4, #1
 8004868:	e75d      	b.n	8004726 <__ieee754_powf+0x25a>
 800486a:	bf00      	nop
 800486c:	08005720 	.word	0x08005720
 8004870:	00000000 	.word	0x00000000
 8004874:	3f7ffff7 	.word	0x3f7ffff7
 8004878:	7149f2ca 	.word	0x7149f2ca
 800487c:	3f800007 	.word	0x3f800007
 8004880:	3eaaaaab 	.word	0x3eaaaaab
 8004884:	3fb8aa3b 	.word	0x3fb8aa3b
 8004888:	36eca570 	.word	0x36eca570
 800488c:	3fb8aa00 	.word	0x3fb8aa00
 8004890:	4b800000 	.word	0x4b800000
 8004894:	001cc471 	.word	0x001cc471
 8004898:	005db3d6 	.word	0x005db3d6
 800489c:	08005724 	.word	0x08005724
 80048a0:	fffff000 	.word	0xfffff000
 80048a4:	3e6c3255 	.word	0x3e6c3255
 80048a8:	3e53f142 	.word	0x3e53f142
 80048ac:	3e8ba305 	.word	0x3e8ba305
 80048b0:	3edb6db7 	.word	0x3edb6db7
 80048b4:	3f19999a 	.word	0x3f19999a
 80048b8:	3f76384f 	.word	0x3f76384f
 80048bc:	3f763800 	.word	0x3f763800
 80048c0:	369dc3a0 	.word	0x369dc3a0
 80048c4:	08005734 	.word	0x08005734
 80048c8:	0800572c 	.word	0x0800572c
 80048cc:	3338aa3c 	.word	0x3338aa3c
 80048d0:	f040 8092 	bne.w	80049f8 <__ieee754_powf+0x52c>
 80048d4:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80048cc <__ieee754_powf+0x400>
 80048d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048dc:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80048e0:	eef4 6ac7 	vcmpe.f32	s13, s14
 80048e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e8:	f73f aef6 	bgt.w	80046d8 <__ieee754_powf+0x20c>
 80048ec:	15db      	asrs	r3, r3, #23
 80048ee:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80048f2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80048f6:	4103      	asrs	r3, r0
 80048f8:	4423      	add	r3, r4
 80048fa:	4949      	ldr	r1, [pc, #292]	; (8004a20 <__ieee754_powf+0x554>)
 80048fc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004900:	3a7f      	subs	r2, #127	; 0x7f
 8004902:	4111      	asrs	r1, r2
 8004904:	ea23 0101 	bic.w	r1, r3, r1
 8004908:	ee07 1a10 	vmov	s14, r1
 800490c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8004910:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004914:	f1c2 0217 	rsb	r2, r2, #23
 8004918:	4110      	asrs	r0, r2
 800491a:	2c00      	cmp	r4, #0
 800491c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004920:	bfb8      	it	lt
 8004922:	4240      	neglt	r0, r0
 8004924:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8004928:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8004a24 <__ieee754_powf+0x558>
 800492c:	ee17 3a10 	vmov	r3, s14
 8004930:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004934:	f023 030f 	bic.w	r3, r3, #15
 8004938:	ee07 3a10 	vmov	s14, r3
 800493c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004940:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8004944:	eddf 7a38 	vldr	s15, [pc, #224]	; 8004a28 <__ieee754_powf+0x55c>
 8004948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800494c:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8004950:	eddf 6a36 	vldr	s13, [pc, #216]	; 8004a2c <__ieee754_powf+0x560>
 8004954:	eeb0 0a67 	vmov.f32	s0, s15
 8004958:	eea7 0a26 	vfma.f32	s0, s14, s13
 800495c:	eeb0 6a40 	vmov.f32	s12, s0
 8004960:	eea7 6a66 	vfms.f32	s12, s14, s13
 8004964:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004968:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800496c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8004a30 <__ieee754_powf+0x564>
 8004970:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8004a34 <__ieee754_powf+0x568>
 8004974:	eea7 6a26 	vfma.f32	s12, s14, s13
 8004978:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8004a38 <__ieee754_powf+0x56c>
 800497c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004980:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8004a3c <__ieee754_powf+0x570>
 8004984:	eea6 6a87 	vfma.f32	s12, s13, s14
 8004988:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8004a40 <__ieee754_powf+0x574>
 800498c:	eee6 6a07 	vfma.f32	s13, s12, s14
 8004990:	eeb0 6a40 	vmov.f32	s12, s0
 8004994:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004998:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800499c:	eeb0 7a46 	vmov.f32	s14, s12
 80049a0:	ee77 6a66 	vsub.f32	s13, s14, s13
 80049a4:	ee20 6a06 	vmul.f32	s12, s0, s12
 80049a8:	eee0 7a27 	vfma.f32	s15, s0, s15
 80049ac:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80049b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049b4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80049b8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80049bc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80049c0:	ee10 3a10 	vmov	r3, s0
 80049c4:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80049c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049cc:	da1a      	bge.n	8004a04 <__ieee754_powf+0x538>
 80049ce:	f000 f8b7 	bl	8004b40 <scalbnf>
 80049d2:	ee20 0a08 	vmul.f32	s0, s0, s16
 80049d6:	e5cd      	b.n	8004574 <__ieee754_powf+0xa8>
 80049d8:	4a1a      	ldr	r2, [pc, #104]	; (8004a44 <__ieee754_powf+0x578>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	dd02      	ble.n	80049e4 <__ieee754_powf+0x518>
 80049de:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8004a48 <__ieee754_powf+0x57c>
 80049e2:	e67b      	b.n	80046dc <__ieee754_powf+0x210>
 80049e4:	d108      	bne.n	80049f8 <__ieee754_powf+0x52c>
 80049e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80049ea:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80049ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f2:	f6ff af7b 	blt.w	80048ec <__ieee754_powf+0x420>
 80049f6:	e7f2      	b.n	80049de <__ieee754_powf+0x512>
 80049f8:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80049fc:	f73f af76 	bgt.w	80048ec <__ieee754_powf+0x420>
 8004a00:	2000      	movs	r0, #0
 8004a02:	e78f      	b.n	8004924 <__ieee754_powf+0x458>
 8004a04:	ee00 3a10 	vmov	s0, r3
 8004a08:	e7e3      	b.n	80049d2 <__ieee754_powf+0x506>
 8004a0a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004a0e:	e5b1      	b.n	8004574 <__ieee754_powf+0xa8>
 8004a10:	eeb0 0a68 	vmov.f32	s0, s17
 8004a14:	e5ae      	b.n	8004574 <__ieee754_powf+0xa8>
 8004a16:	eeb0 0a48 	vmov.f32	s0, s16
 8004a1a:	e5ab      	b.n	8004574 <__ieee754_powf+0xa8>
 8004a1c:	2600      	movs	r6, #0
 8004a1e:	e590      	b.n	8004542 <__ieee754_powf+0x76>
 8004a20:	007fffff 	.word	0x007fffff
 8004a24:	3f317218 	.word	0x3f317218
 8004a28:	35bfbe8c 	.word	0x35bfbe8c
 8004a2c:	3f317200 	.word	0x3f317200
 8004a30:	3331bb4c 	.word	0x3331bb4c
 8004a34:	b5ddea0e 	.word	0xb5ddea0e
 8004a38:	388ab355 	.word	0x388ab355
 8004a3c:	bb360b61 	.word	0xbb360b61
 8004a40:	3e2aaaab 	.word	0x3e2aaaab
 8004a44:	43160000 	.word	0x43160000
 8004a48:	0da24260 	.word	0x0da24260

08004a4c <__ieee754_sqrtf>:
 8004a4c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004a50:	4770      	bx	lr

08004a52 <fabsf>:
 8004a52:	ee10 3a10 	vmov	r3, s0
 8004a56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a5a:	ee00 3a10 	vmov	s0, r3
 8004a5e:	4770      	bx	lr

08004a60 <finitef>:
 8004a60:	b082      	sub	sp, #8
 8004a62:	ed8d 0a01 	vstr	s0, [sp, #4]
 8004a66:	9801      	ldr	r0, [sp, #4]
 8004a68:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a6c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8004a70:	bfac      	ite	ge
 8004a72:	2000      	movge	r0, #0
 8004a74:	2001      	movlt	r0, #1
 8004a76:	b002      	add	sp, #8
 8004a78:	4770      	bx	lr
	...

08004a7c <nanf>:
 8004a7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004a84 <nanf+0x8>
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	7fc00000 	.word	0x7fc00000

08004a88 <rintf>:
 8004a88:	ee10 2a10 	vmov	r2, s0
 8004a8c:	b513      	push	{r0, r1, r4, lr}
 8004a8e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004a92:	397f      	subs	r1, #127	; 0x7f
 8004a94:	2916      	cmp	r1, #22
 8004a96:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8004a9a:	dc47      	bgt.n	8004b2c <rintf+0xa4>
 8004a9c:	b32b      	cbz	r3, 8004aea <rintf+0x62>
 8004a9e:	2900      	cmp	r1, #0
 8004aa0:	ee10 3a10 	vmov	r3, s0
 8004aa4:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8004aa8:	da21      	bge.n	8004aee <rintf+0x66>
 8004aaa:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8004aae:	425b      	negs	r3, r3
 8004ab0:	4921      	ldr	r1, [pc, #132]	; (8004b38 <rintf+0xb0>)
 8004ab2:	0a5b      	lsrs	r3, r3, #9
 8004ab4:	0d12      	lsrs	r2, r2, #20
 8004ab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aba:	0512      	lsls	r2, r2, #20
 8004abc:	4313      	orrs	r3, r2
 8004abe:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	edd1 6a00 	vldr	s13, [r1]
 8004aca:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8004ace:	ed8d 7a01 	vstr	s14, [sp, #4]
 8004ad2:	eddd 7a01 	vldr	s15, [sp, #4]
 8004ad6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004ada:	ee17 3a90 	vmov	r3, s15
 8004ade:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ae2:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8004ae6:	ee00 3a10 	vmov	s0, r3
 8004aea:	b002      	add	sp, #8
 8004aec:	bd10      	pop	{r4, pc}
 8004aee:	4a13      	ldr	r2, [pc, #76]	; (8004b3c <rintf+0xb4>)
 8004af0:	410a      	asrs	r2, r1
 8004af2:	4213      	tst	r3, r2
 8004af4:	d0f9      	beq.n	8004aea <rintf+0x62>
 8004af6:	0854      	lsrs	r4, r2, #1
 8004af8:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8004afc:	d006      	beq.n	8004b0c <rintf+0x84>
 8004afe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004b02:	ea23 0304 	bic.w	r3, r3, r4
 8004b06:	fa42 f101 	asr.w	r1, r2, r1
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	4a0a      	ldr	r2, [pc, #40]	; (8004b38 <rintf+0xb0>)
 8004b0e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8004b12:	ed90 7a00 	vldr	s14, [r0]
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b1e:	edcd 7a01 	vstr	s15, [sp, #4]
 8004b22:	ed9d 0a01 	vldr	s0, [sp, #4]
 8004b26:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004b2a:	e7de      	b.n	8004aea <rintf+0x62>
 8004b2c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004b30:	d3db      	bcc.n	8004aea <rintf+0x62>
 8004b32:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004b36:	e7d8      	b.n	8004aea <rintf+0x62>
 8004b38:	0800573c 	.word	0x0800573c
 8004b3c:	007fffff 	.word	0x007fffff

08004b40 <scalbnf>:
 8004b40:	ee10 3a10 	vmov	r3, s0
 8004b44:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004b48:	d025      	beq.n	8004b96 <scalbnf+0x56>
 8004b4a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004b4e:	d302      	bcc.n	8004b56 <scalbnf+0x16>
 8004b50:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004b54:	4770      	bx	lr
 8004b56:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8004b5a:	d122      	bne.n	8004ba2 <scalbnf+0x62>
 8004b5c:	4b2a      	ldr	r3, [pc, #168]	; (8004c08 <scalbnf+0xc8>)
 8004b5e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004c0c <scalbnf+0xcc>
 8004b62:	4298      	cmp	r0, r3
 8004b64:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004b68:	db16      	blt.n	8004b98 <scalbnf+0x58>
 8004b6a:	ee10 3a10 	vmov	r3, s0
 8004b6e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004b72:	3a19      	subs	r2, #25
 8004b74:	4402      	add	r2, r0
 8004b76:	2afe      	cmp	r2, #254	; 0xfe
 8004b78:	dd15      	ble.n	8004ba6 <scalbnf+0x66>
 8004b7a:	ee10 3a10 	vmov	r3, s0
 8004b7e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004c10 <scalbnf+0xd0>
 8004b82:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004c14 <scalbnf+0xd4>
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	eeb0 7a67 	vmov.f32	s14, s15
 8004b8c:	bfb8      	it	lt
 8004b8e:	eef0 7a66 	vmovlt.f32	s15, s13
 8004b92:	ee27 0a27 	vmul.f32	s0, s14, s15
 8004b96:	4770      	bx	lr
 8004b98:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004c18 <scalbnf+0xd8>
 8004b9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004ba0:	4770      	bx	lr
 8004ba2:	0dd2      	lsrs	r2, r2, #23
 8004ba4:	e7e6      	b.n	8004b74 <scalbnf+0x34>
 8004ba6:	2a00      	cmp	r2, #0
 8004ba8:	dd06      	ble.n	8004bb8 <scalbnf+0x78>
 8004baa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004bae:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004bb2:	ee00 3a10 	vmov	s0, r3
 8004bb6:	4770      	bx	lr
 8004bb8:	f112 0f16 	cmn.w	r2, #22
 8004bbc:	da1a      	bge.n	8004bf4 <scalbnf+0xb4>
 8004bbe:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004bc2:	4298      	cmp	r0, r3
 8004bc4:	ee10 3a10 	vmov	r3, s0
 8004bc8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bcc:	dd0a      	ble.n	8004be4 <scalbnf+0xa4>
 8004bce:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8004c10 <scalbnf+0xd0>
 8004bd2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004c14 <scalbnf+0xd4>
 8004bd6:	eef0 7a40 	vmov.f32	s15, s0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	bf18      	it	ne
 8004bde:	eeb0 0a47 	vmovne.f32	s0, s14
 8004be2:	e7db      	b.n	8004b9c <scalbnf+0x5c>
 8004be4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004c18 <scalbnf+0xd8>
 8004be8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004c1c <scalbnf+0xdc>
 8004bec:	eef0 7a40 	vmov.f32	s15, s0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	e7f3      	b.n	8004bdc <scalbnf+0x9c>
 8004bf4:	3219      	adds	r2, #25
 8004bf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004bfa:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004bfe:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004c20 <scalbnf+0xe0>
 8004c02:	ee07 3a10 	vmov	s14, r3
 8004c06:	e7c4      	b.n	8004b92 <scalbnf+0x52>
 8004c08:	ffff3cb0 	.word	0xffff3cb0
 8004c0c:	4c000000 	.word	0x4c000000
 8004c10:	7149f2ca 	.word	0x7149f2ca
 8004c14:	f149f2ca 	.word	0xf149f2ca
 8004c18:	0da24260 	.word	0x0da24260
 8004c1c:	8da24260 	.word	0x8da24260
 8004c20:	33000000 	.word	0x33000000

08004c24 <__errno>:
 8004c24:	4b01      	ldr	r3, [pc, #4]	; (8004c2c <__errno+0x8>)
 8004c26:	6818      	ldr	r0, [r3, #0]
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	20000020 	.word	0x20000020

08004c30 <_init>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	bf00      	nop
 8004c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c36:	bc08      	pop	{r3}
 8004c38:	469e      	mov	lr, r3
 8004c3a:	4770      	bx	lr

08004c3c <_fini>:
 8004c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3e:	bf00      	nop
 8004c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c42:	bc08      	pop	{r3}
 8004c44:	469e      	mov	lr, r3
 8004c46:	4770      	bx	lr

Disassembly of section ccmram:

08004c48 <graphic_set_pixel_RAM>:
}
/***************************************************************************************/

/*************************************************************************************************/
// Funkcje oparte na rysowaniu pojedynczego piksela
void graphic_set_pixel_RAM( volatile T_DISPLAY *buffer, int16_t x, int16_t y, const T_COLOR *color ) {
 8004c48:	b480      	push	{r7}
 8004c4a:	b085      	sub	sp, #20
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	607b      	str	r3, [r7, #4]
 8004c52:	460b      	mov	r3, r1
 8004c54:	817b      	strh	r3, [r7, #10]
 8004c56:	4613      	mov	r3, r2
 8004c58:	813b      	strh	r3, [r7, #8]
	  if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 8004c5a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	db79      	blt.n	8004d56 <graphic_set_pixel_RAM+0x10e>
 8004c62:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004c66:	4a3f      	ldr	r2, [pc, #252]	; (8004d64 <graphic_set_pixel_RAM+0x11c>)
 8004c68:	8812      	ldrh	r2, [r2, #0]
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	da73      	bge.n	8004d56 <graphic_set_pixel_RAM+0x10e>
 8004c6e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	db6f      	blt.n	8004d56 <graphic_set_pixel_RAM+0x10e>
 8004c76:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004c7a:	4a3b      	ldr	r2, [pc, #236]	; (8004d68 <graphic_set_pixel_RAM+0x120>)
 8004c7c:	8812      	ldrh	r2, [r2, #0]
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	da69      	bge.n	8004d56 <graphic_set_pixel_RAM+0x10e>
	    return;
	  if ( *color )
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d031      	beq.n	8004cee <graphic_set_pixel_RAM+0xa6>
		  buffer[ x + (y/8)*_width ] |=  (1<<(y%8)); // zapal pixel
 8004c8a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004c8e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	da00      	bge.n	8004c98 <graphic_set_pixel_RAM+0x50>
 8004c96:	3307      	adds	r3, #7
 8004c98:	10db      	asrs	r3, r3, #3
 8004c9a:	b218      	sxth	r0, r3
 8004c9c:	4601      	mov	r1, r0
 8004c9e:	4b31      	ldr	r3, [pc, #196]	; (8004d64 <graphic_set_pixel_RAM+0x11c>)
 8004ca0:	881b      	ldrh	r3, [r3, #0]
 8004ca2:	fb03 f301 	mul.w	r3, r3, r1
 8004ca6:	4413      	add	r3, r2
 8004ca8:	461a      	mov	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	4413      	add	r3, r2
 8004cae:	781b      	ldrb	r3, [r3, #0]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	b25a      	sxtb	r2, r3
 8004cb4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004cb8:	4259      	negs	r1, r3
 8004cba:	f003 0307 	and.w	r3, r3, #7
 8004cbe:	f001 0107 	and.w	r1, r1, #7
 8004cc2:	bf58      	it	pl
 8004cc4:	424b      	negpl	r3, r1
 8004cc6:	b21b      	sxth	r3, r3
 8004cc8:	4619      	mov	r1, r3
 8004cca:	2301      	movs	r3, #1
 8004ccc:	408b      	lsls	r3, r1
 8004cce:	b25b      	sxtb	r3, r3
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	b259      	sxtb	r1, r3
 8004cd4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004cd8:	4b22      	ldr	r3, [pc, #136]	; (8004d64 <graphic_set_pixel_RAM+0x11c>)
 8004cda:	881b      	ldrh	r3, [r3, #0]
 8004cdc:	fb03 f300 	mul.w	r3, r3, r0
 8004ce0:	4413      	add	r3, r2
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	b2ca      	uxtb	r2, r1
 8004cea:	701a      	strb	r2, [r3, #0]
 8004cec:	e034      	b.n	8004d58 <graphic_set_pixel_RAM+0x110>
	  else
		  buffer[ x + (y/8)*_width ] &= ~(1<<(y%8)); // zgaś pixel
 8004cee:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004cf2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	da00      	bge.n	8004cfc <graphic_set_pixel_RAM+0xb4>
 8004cfa:	3307      	adds	r3, #7
 8004cfc:	10db      	asrs	r3, r3, #3
 8004cfe:	b218      	sxth	r0, r3
 8004d00:	4601      	mov	r1, r0
 8004d02:	4b18      	ldr	r3, [pc, #96]	; (8004d64 <graphic_set_pixel_RAM+0x11c>)
 8004d04:	881b      	ldrh	r3, [r3, #0]
 8004d06:	fb03 f301 	mul.w	r3, r3, r1
 8004d0a:	4413      	add	r3, r2
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4413      	add	r3, r2
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	b25a      	sxtb	r2, r3
 8004d18:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004d1c:	4259      	negs	r1, r3
 8004d1e:	f003 0307 	and.w	r3, r3, #7
 8004d22:	f001 0107 	and.w	r1, r1, #7
 8004d26:	bf58      	it	pl
 8004d28:	424b      	negpl	r3, r1
 8004d2a:	b21b      	sxth	r3, r3
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	2301      	movs	r3, #1
 8004d30:	408b      	lsls	r3, r1
 8004d32:	b25b      	sxtb	r3, r3
 8004d34:	43db      	mvns	r3, r3
 8004d36:	b25b      	sxtb	r3, r3
 8004d38:	4013      	ands	r3, r2
 8004d3a:	b259      	sxtb	r1, r3
 8004d3c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d40:	4b08      	ldr	r3, [pc, #32]	; (8004d64 <graphic_set_pixel_RAM+0x11c>)
 8004d42:	881b      	ldrh	r3, [r3, #0]
 8004d44:	fb03 f300 	mul.w	r3, r3, r0
 8004d48:	4413      	add	r3, r2
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4413      	add	r3, r2
 8004d50:	b2ca      	uxtb	r2, r1
 8004d52:	701a      	strb	r2, [r3, #0]
 8004d54:	e000      	b.n	8004d58 <graphic_set_pixel_RAM+0x110>
	    return;
 8004d56:	bf00      	nop
}
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	20000010 	.word	0x20000010
 8004d68:	20000012 	.word	0x20000012

08004d6c <TIM1_UP_TIM16_IRQHandler>:
INTERRUPT CCMRAM void TIM1_UP_TIM16_IRQHandler(void) {	// Timer2 Interrupt Handler
 8004d6c:	4668      	mov	r0, sp
 8004d6e:	f020 0107 	bic.w	r1, r0, #7
 8004d72:	468d      	mov	sp, r1
 8004d74:	b589      	push	{r0, r3, r7, lr}
 8004d76:	af00      	add	r7, sp, #0
	if ( TIM16->SR & TIM_SR_UIF ) {
 8004d78:	4b12      	ldr	r3, [pc, #72]	; (8004dc4 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d01a      	beq.n	8004dba <TIM1_UP_TIM16_IRQHandler+0x4e>
		TIM16->SR &= ~TIM_SR_UIF;						// Update interrupt Flag
 8004d84:	4b0f      	ldr	r3, [pc, #60]	; (8004dc4 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	4a0e      	ldr	r2, [pc, #56]	; (8004dc4 <TIM1_UP_TIM16_IRQHandler+0x58>)
 8004d8a:	f023 0301 	bic.w	r3, r3, #1
 8004d8e:	6113      	str	r3, [r2, #16]
		if (refreshScreen == 0) return;
 8004d90:	4b0d      	ldr	r3, [pc, #52]	; (8004dc8 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00e      	beq.n	8004db8 <TIM1_UP_TIM16_IRQHandler+0x4c>
		ActualDMABuffer = TextBuffer;
 8004d9a:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <TIM1_UP_TIM16_IRQHandler+0x60>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a0c      	ldr	r2, [pc, #48]	; (8004dd0 <TIM1_UP_TIM16_IRQHandler+0x64>)
 8004da0:	6013      	str	r3, [r2, #0]
		sw_ssd1306_display();
 8004da2:	f7fc fe09 	bl	80019b8 <sw_ssd1306_display>
		refreshScreen = 0;
 8004da6:	4b08      	ldr	r3, [pc, #32]	; (8004dc8 <TIM1_UP_TIM16_IRQHandler+0x5c>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	701a      	strb	r2, [r3, #0]
		gpio_pin_XOR( DEBUG_PORT1, DEBUG_PIN1 );
 8004dac:	2102      	movs	r1, #2
 8004dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004db2:	f7fc fd30 	bl	8001816 <gpio_pin_XOR>
 8004db6:	e000      	b.n	8004dba <TIM1_UP_TIM16_IRQHandler+0x4e>
		if (refreshScreen == 0) return;
 8004db8:	bf00      	nop
}
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
 8004dc0:	4685      	mov	sp, r0
 8004dc2:	4770      	bx	lr
 8004dc4:	40014400 	.word	0x40014400
 8004dc8:	20000504 	.word	0x20000504
 8004dcc:	20000008 	.word	0x20000008
 8004dd0:	20000508 	.word	0x20000508
