# software-based-asic-design
Software-based ASIC design flow using Verilog and Yosys with gate-level visualization.(internship project)
