Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 08 18:15:56 2018
| Host         : Jonie4-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file synth_top_timing_summary_routed.rpt -rpx synth_top_timing_summary_routed.rpx
| Design       : synth_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 379 register/latch pins with no clock driven by root clock pin: clkdiv_i/mclk_count_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.526        0.000                      0                  105        0.248        0.000                      0                  105        3.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfb      {0.000 5.000}      10.000          100.000         
  mclk       {0.000 40.714}     81.429          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  mclk             76.526        0.000                      0                  105        0.248        0.000                      0                  105       40.214        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack       76.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.526ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.325ns (27.719%)  route 3.455ns (72.281%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 87.418 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.204     9.277    i2stx/left[13]_i_2_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     9.401 r  i2stx/sdata_i_23/O
                         net (fo=1, routed)           0.000     9.401    i2stx/sdata_i_23_n_0
    SLICE_X2Y101         MUXF7 (Prop_muxf7_I1_O)      0.214     9.615 r  i2stx/sdata_reg_i_12/O
                         net (fo=1, routed)           0.000     9.615    i2stx/sdata_reg_i_12_n_0
    SLICE_X2Y101         MUXF8 (Prop_muxf8_I1_O)      0.088     9.703 r  i2stx/sdata_reg_i_4/O
                         net (fo=1, routed)           1.104    10.807    i2stx/sdata_reg_i_4_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.319    11.126 r  i2stx/sdata_i_1/O
                         net (fo=1, routed)           0.000    11.126    i2stx/sdata_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  i2stx/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.684    87.418    i2stx/mclk_BUFG
    SLICE_X3Y102         FDRE                                         r  i2stx/sdata_reg/C
                         clock pessimism              0.319    87.737    
                         clock uncertainty           -0.116    87.621    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.031    87.652    i2stx/sdata_reg
  -------------------------------------------------------------------
                         required time                         87.652    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                 76.526    

Slack (MET) :             78.225ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.718ns (27.001%)  route 1.941ns (72.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 87.417 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     6.765 r  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           1.158     7.923    i2stx/bit_cnt[2]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.299     8.222 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.784     9.005    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.683    87.417    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[0]/C
                         clock pessimism              0.358    87.775    
                         clock uncertainty           -0.116    87.659    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    87.230    i2stx/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.230    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 78.225    

Slack (MET) :             78.225ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.718ns (27.001%)  route 1.941ns (72.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 87.417 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     6.765 r  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           1.158     7.923    i2stx/bit_cnt[2]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.299     8.222 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.784     9.005    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.683    87.417    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
                         clock pessimism              0.358    87.775    
                         clock uncertainty           -0.116    87.659    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    87.230    i2stx/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.230    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 78.225    

Slack (MET) :             78.225ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.718ns (27.001%)  route 1.941ns (72.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 87.417 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     6.765 r  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           1.158     7.923    i2stx/bit_cnt[2]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.299     8.222 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.784     9.005    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.683    87.417    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
                         clock pessimism              0.358    87.775    
                         clock uncertainty           -0.116    87.659    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    87.230    i2stx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.230    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 78.225    

Slack (MET) :             78.226ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.704ns (22.859%)  route 2.376ns (77.141%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 87.418 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.229     9.302    i2stx/left[13]_i_2_n_0
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.124     9.426 r  i2stx/left[7]_i_1/O
                         net (fo=1, routed)           0.000     9.426    i2stx/left[7]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.684    87.418    i2stx/mclk_BUFG
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[7]/C
                         clock pessimism              0.319    87.737    
                         clock uncertainty           -0.116    87.621    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031    87.652    i2stx/left_reg[7]
  -------------------------------------------------------------------
                         required time                         87.652    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                 78.226    

Slack (MET) :             78.240ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.734ns (23.603%)  route 2.376ns (76.397%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 87.418 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.229     9.302    i2stx/left[13]_i_2_n_0
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.154     9.456 r  i2stx/right[7]_i_1/O
                         net (fo=1, routed)           0.000     9.456    i2stx/right[7]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  i2stx/right_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.684    87.418    i2stx/mclk_BUFG
    SLICE_X3Y100         FDRE                                         r  i2stx/right_reg[7]/C
                         clock pessimism              0.319    87.737    
                         clock uncertainty           -0.116    87.621    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.075    87.696    i2stx/right_reg[7]
  -------------------------------------------------------------------
                         required time                         87.696    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 78.240    

Slack (MET) :             78.354ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.718ns (28.810%)  route 1.774ns (71.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 87.418 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.419     6.765 r  i2stx/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           1.158     7.923    i2stx/bit_cnt[2]
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.299     8.222 r  i2stx/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.617     8.838    i2stx/bit_cnt[3]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  i2stx/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.684    87.418    i2stx/mclk_BUFG
    SLICE_X3Y101         FDRE                                         r  i2stx/bit_cnt_reg[3]/C
                         clock pessimism              0.319    87.737    
                         clock uncertainty           -0.116    87.621    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    87.192    i2stx/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.192    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 78.354    

Slack (MET) :             78.381ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.704ns (23.978%)  route 2.232ns (76.022%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 87.417 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.085     9.158    i2stx/left[13]_i_2_n_0
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.124     9.282 r  i2stx/left[13]_i_1/O
                         net (fo=1, routed)           0.000     9.282    i2stx/left[13]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  i2stx/left_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.683    87.417    i2stx/mclk_BUFG
    SLICE_X4Y102         FDRE                                         r  i2stx/left_reg[13]/C
                         clock pessimism              0.333    87.750    
                         clock uncertainty           -0.116    87.634    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029    87.663    i2stx/left_reg[13]
  -------------------------------------------------------------------
                         required time                         87.663    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 78.381    

Slack (MET) :             78.394ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.704ns (24.178%)  route 2.208ns (75.822%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 87.418 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.061     9.134    i2stx/left[13]_i_2_n_0
    SLICE_X3Y100         LUT3 (Prop_lut3_I1_O)        0.124     9.258 r  i2stx/left[5]_i_1/O
                         net (fo=1, routed)           0.000     9.258    i2stx/left[5]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.684    87.418    i2stx/mclk_BUFG
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[5]/C
                         clock pessimism              0.319    87.737    
                         clock uncertainty           -0.116    87.621    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031    87.652    i2stx/left_reg[5]
  -------------------------------------------------------------------
                         required time                         87.652    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 78.394    

Slack (MET) :             78.399ns  (required time - arrival time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/right_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.429ns  (mclk rise@81.429ns - mclk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.732ns (24.697%)  route 2.232ns (75.303%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 87.417 - 81.429 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.809     6.346    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456     6.802 f  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          1.147     7.949    i2stx/bit_cnt[1]
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.073 r  i2stx/left[13]_i_2/O
                         net (fo=42, routed)          1.085     9.158    i2stx/left[13]_i_2_n_0
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.152     9.310 r  i2stx/right[13]_i_1/O
                         net (fo=1, routed)           0.000     9.310    i2stx/right[13]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  i2stx/right_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      81.429    81.429 r  
    W5                                                0.000    81.429 r  clk (IN)
                         net (fo=0)                   0.000    81.429    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    83.979    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    84.062 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    85.643    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    85.734 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          1.683    87.417    i2stx/mclk_BUFG
    SLICE_X4Y102         FDRE                                         r  i2stx/right_reg[13]/C
                         clock pessimism              0.333    87.750    
                         clock uncertainty           -0.116    87.634    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.075    87.709    i2stx/right_reg[13]
  -------------------------------------------------------------------
                         required time                         87.709    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 78.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bclk_last_reg/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.890%)  route 0.204ns (59.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.904    clkdiv_i/mclk_BUFG
    SLICE_X7Y102         FDRE                                         r  clkdiv_i/mclk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  clkdiv_i/mclk_count_reg[2]/Q
                         net (fo=5, routed)           0.204     2.248    i2stx/bclk_2518_OBUF
    SLICE_X2Y102         FDRE                                         r  i2stx/bclk_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.951     2.457    i2stx/mclk_BUFG
    SLICE_X2Y102         FDRE                                         r  i2stx/bclk_last_reg/C
                         clock pessimism             -0.515     1.942    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.059     2.001    i2stx/bclk_last_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            clkdiv_i/mclk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.904    clkdiv_i/mclk_BUFG
    SLICE_X7Y102         FDRE                                         r  clkdiv_i/mclk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  clkdiv_i/mclk_count_reg[3]/Q
                         net (fo=1, routed)           0.108     2.153    clkdiv_i/mclk_count_reg_n_0_[3]
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.261 r  clkdiv_i/mclk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.261    clkdiv_i/mclk_count_reg[0]_i_1_n_4
    SLICE_X7Y102         FDRE                                         r  clkdiv_i/mclk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.949     2.455    clkdiv_i/mclk_BUFG
    SLICE_X7Y102         FDRE                                         r  clkdiv_i/mclk_count_reg[3]/C
                         clock pessimism             -0.551     1.904    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.105     2.009    clkdiv_i/mclk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            clkdiv_i/mclk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.674     1.903    clkdiv_i/mclk_BUFG
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  clkdiv_i/mclk_count_reg[4]/Q
                         net (fo=1, routed)           0.105     2.149    clkdiv_i/mclk_count_reg_n_0_[4]
    SLICE_X7Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.264 r  clkdiv_i/mclk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.264    clkdiv_i/mclk_count_reg[4]_i_1_n_7
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.948     2.454    clkdiv_i/mclk_BUFG
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[4]/C
                         clock pessimism             -0.551     1.903    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.105     2.008    clkdiv_i/mclk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_i/mclk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            clkdiv_i/mclk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.674     1.903    clkdiv_i/mclk_BUFG
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     2.044 r  clkdiv_i/mclk_count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.153    clkdiv_i/mclk_count_reg_n_0_[6]
    SLICE_X7Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.264 r  clkdiv_i/mclk_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.264    clkdiv_i/mclk_count_reg[4]_i_1_n_5
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.948     2.454    clkdiv_i/mclk_BUFG
    SLICE_X7Y103         FDRE                                         r  clkdiv_i/mclk_count_reg[6]/C
                         clock pessimism             -0.551     1.903    
    SLICE_X7Y103         FDRE (Hold_fdre_C_D)         0.105     2.008    clkdiv_i/mclk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i2stx/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.904    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  i2stx/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.185     2.229    i2stx/bit_cnt[1]
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.042     2.271 r  i2stx/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.271    i2stx/bit_cnt[2]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.949     2.455    i2stx/mclk_BUFG
    SLICE_X4Y100         FDRE                                         r  i2stx/bit_cnt_reg[2]/C
                         clock pessimism             -0.551     1.904    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.107     2.011    i2stx/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i2stx/left_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.904    i2stx/mclk_BUFG
    SLICE_X5Y101         FDRE                                         r  i2stx/left_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  i2stx/left_reg[10]/Q
                         net (fo=2, routed)           0.167     2.212    i2stx/left[10]
    SLICE_X5Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.257 r  i2stx/left[10]_i_1/O
                         net (fo=1, routed)           0.000     2.257    i2stx/left[10]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  i2stx/left_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.949     2.455    i2stx/mclk_BUFG
    SLICE_X5Y101         FDRE                                         r  i2stx/left_reg[10]/C
                         clock pessimism             -0.551     1.904    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.091     1.995    i2stx/left_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i2stx/left_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.675     1.904    i2stx/mclk_BUFG
    SLICE_X5Y102         FDRE                                         r  i2stx/left_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  i2stx/left_reg[12]/Q
                         net (fo=2, routed)           0.167     2.212    i2stx/left[12]
    SLICE_X5Y102         LUT3 (Prop_lut3_I0_O)        0.045     2.257 r  i2stx/left[12]_i_1/O
                         net (fo=1, routed)           0.000     2.257    i2stx/left[12]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  i2stx/left_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.949     2.455    i2stx/mclk_BUFG
    SLICE_X5Y102         FDRE                                         r  i2stx/left_reg[12]/C
                         clock pessimism             -0.551     1.904    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.995    i2stx/left_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/left_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.676     1.905    i2stx/mclk_BUFG
    SLICE_X1Y101         FDRE                                         r  i2stx/left_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     2.046 r  i2stx/left_reg[0]/Q
                         net (fo=2, routed)           0.168     2.214    i2stx/left[0]
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  i2stx/left[0]_i_1/O
                         net (fo=1, routed)           0.000     2.259    i2stx/left[0]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  i2stx/left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.951     2.457    i2stx/mclk_BUFG
    SLICE_X1Y101         FDRE                                         r  i2stx/left_reg[0]/C
                         clock pessimism             -0.552     1.905    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.091     1.996    i2stx/left_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/left_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.676     1.905    i2stx/mclk_BUFG
    SLICE_X3Y102         FDRE                                         r  i2stx/left_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     2.046 r  i2stx/left_reg[6]/Q
                         net (fo=2, routed)           0.168     2.214    i2stx/left[6]
    SLICE_X3Y102         LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  i2stx/left[6]_i_1/O
                         net (fo=1, routed)           0.000     2.259    i2stx/left[6]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  i2stx/left_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.951     2.457    i2stx/mclk_BUFG
    SLICE_X3Y102         FDRE                                         r  i2stx/left_reg[6]/C
                         clock pessimism             -0.552     1.905    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.091     1.996    i2stx/left_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2stx/left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Destination:            i2stx/left_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@40.714ns period=81.429ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.676     1.905    i2stx/mclk_BUFG
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     2.046 r  i2stx/left_reg[4]/Q
                         net (fo=2, routed)           0.168     2.214    i2stx/left[4]
    SLICE_X3Y100         LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  i2stx/left[4]_i_1/O
                         net (fo=1, routed)           0.000     2.259    i2stx/left[4]_i_1_n_0
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clkdiv_i/clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    mclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mclk_BUFG_inst/O
                         net (fo=56, routed)          0.951     2.457    i2stx/mclk_BUFG
    SLICE_X3Y100         FDRE                                         r  i2stx/left_reg[4]/C
                         clock pessimism             -0.552     1.905    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.091     1.996    i2stx/left_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.429
Sources:            { clkdiv_i/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.429      79.273     BUFGCTRL_X0Y1    mclk_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         81.429      79.955     OLOGIC_X0Y138    ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.429      80.180     MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y102     clkdiv_i/mclk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y102     clkdiv_i/mclk_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y102     clkdiv_i/mclk_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y102     clkdiv_i/mclk_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y103     clkdiv_i/mclk_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y103     clkdiv_i/mclk_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.429      80.429     SLICE_X7Y103     clkdiv_i/mclk_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.429      131.931    MMCME2_ADV_X1Y0  clkdiv_i/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X2Y102     i2stx/bclk_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X4Y100     i2stx/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y102     clkdiv_i/mclk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.714      40.214     SLICE_X7Y103     clkdiv_i/mclk_count_reg[5]/C



