// Seed: 4079710952
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  reg id_2, id_3;
  logic id_4;
  type_8 id_5 (
      1,
      1,
      1,
      id_1,
      id_2,
  );
  always @(id_2) id_2 <= id_2;
endmodule
