// Seed: 1734890400
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    output supply1 id_8,
    input wor id_9,
    input uwire id_10
    , id_13,
    input tri1 id_11
);
  wire id_14;
  assign id_3 = id_9 * id_13 - 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri1 id_4
);
  assign id_4 = (id_1);
  module_0(
      id_0, id_2, id_4, id_3, id_3, id_1, id_0, id_4, id_3, id_2, id_2, id_1
  );
endmodule
