
<<<<<<< HEAD
// File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:28 2024
=======
// File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb  7 12:35:08 2024
>>>>>>> 4598ee6aea7e54d7c8d2ee3c7f6dc45be2dcb746
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



// processor trv32p3_cnn

#define full_path_test_bench(arg) full_path(test_bench/ ## arg)

full_path_test_bench(clock_gen.v)
<<<<<<< HEAD
full_path_test_bench(jtag_emulator.v)
=======
full_path_test_bench(jtag_tap_controller.v)
full_path_test_bench(jtag_emulator.v)
full_path_test_bench(jtag_scan_register.v)
full_path_test_bench(jtag_interface.v)
>>>>>>> 4598ee6aea7e54d7c8d2ee3c7f6dc45be2dcb746
full_path_test_bench(tb_mem_PMb.v)
full_path_test_bench(tb_mem_eDM.v)
full_path_test_bench(test_bench.v)
