HelpInfo,D:\libero11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\libero11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:buf
Implementation;Synthesis|| CD434 ||@W:Signal vld_send in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||buf.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/26||signal_send.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\hdl\signal_send.vhd'/linenumber/73
Implementation;Synthesis|| CL169 ||@W:Pruning unused register parity_check_4. Make sure that there are no unused intermediate registers.||buf.srr(31);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/31||single_recive.vhd(63);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\hdl\single_recive.vhd'/linenumber/63
Implementation;Synthesis|| MT530 ||@W:Found inferred clock buf|sys_clk which controls 311 sequential elements including single_recive_0.cnt[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/108||single_recive.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221106\hdl\single_recive.vhd'/linenumber/63
Implementation;Synthesis|| MT420 ||@W:Found inferred clock buf|sys_clk with period 10.00ns. Please declare a user-defined clock on object "p:sys_clk"||buf.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||buf.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/285||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||buf.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221106\synthesis\buf.srr'/linenumber/287||null;null
Implementation;Compile;RootName:buf
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||buf_compile_log.rpt;liberoaction://open_report/file/buf_compile_log.rpt||(null);(null)
