# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../fpga_labs_sp21-main/lab4/src" \
"../../../../../fpga_labs_sp21-main/lib/EECS151.v" \
"../../../../../fpga_labs_sp21-main/lab4/src/display_controller.v" \
"../../../../../fpga_labs_sp21-main/lab4/src/fifo.v" \
"../../../../../fpga_labs_sp21-main/lab4/src/fifo_display.v" \
"../../../../../fpga_labs_sp21-main/lab4/src/pixel_stream.v" \
"../../../../../fpga_labs_sp21-main/lab4/sim/fifo_display_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
