<stg><name>DoCompute_Block__ZN25WidthAdjustedOutputStreamILj16ELj128ELj1152EED2Ev.exit.loop</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:0 %numReps_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %numReps

]]></Node>
<StgValue><ssdm name="numReps_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="23" op_0_bw="26">
<![CDATA[
entry:1 %trunc_ln265 = trunc i26 %numReps_read

]]></Node>
<StgValue><ssdm name="trunc_ln265"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
entry:2 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln265, i9 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
entry:3 %totalIters = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %numReps_read, i6 0

]]></Node>
<StgValue><ssdm name="totalIters"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %totalIters_1 = add i32 %tmp, i32 %totalIters

]]></Node>
<StgValue><ssdm name="totalIters_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
entry:5 %mrv_i = insertvalue i96 <undef>, i32 %totalIters_1

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
entry:6 %mrv_1_i = insertvalue i96 %mrv_i, i32 %totalIters

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="96" op_0_bw="96" op_1_bw="32">
<![CDATA[
entry:7 %mrv_2_i = insertvalue i96 %mrv_1_i, i32 %tmp

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="96">
<![CDATA[
entry:8 %ret_ln265 = ret i96 %mrv_2_i

]]></Node>
<StgValue><ssdm name="ret_ln265"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
