#Build: Fabric Compiler 2020.3-SP3.1, Build 67625, Jan 05 04:16 2021
#Install: C:\pango\PDS_2020.3-SP3.1-ads\bin
#Application name: pds.exe
#OS: Windows 7 6.1.7600
#Hostname: LAPTOP-33JRCVKD
Generated by Fabric Compiler (version 2020.3-SP3.1 build 67625) at Thu Apr  8 08:23:12 2021
Compiling architecture definition.


Process "Place & Route" started.
Current time: Thu Apr  8 08:23:59 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: dp_step_length: 4 != def: 1
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sck lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sck -LOC A15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port i2c0_sda lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port i2c0_sda -LOC B15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[0]} -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[1]} -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[2] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[2]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port LED[3] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {LED[3]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -OPEN_DRAIN OFF successfully.
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_DCLK lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_DCLK -LOC V13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_MOSI lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_MOSI -LOC U14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port SD_nCS lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port SD_nCS -LOC V14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2006: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port TX lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port TX -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port l0_sgmii_clk_shft -LOC H17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_rst_n -LOC J17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_tx_en -LOC G18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd0 -LOC G17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd1 -LOC F18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd2 -LOC F17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port phy_txd3 -LOC G16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 8 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE -DRIVE 4 successfully.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_cs lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_cs -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf] Port spi0_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi0_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 75)] | Port RX has been placed at location A12, whose type is share pin.
Executing : def_port RX -LOC A12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2001: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 76)] Object 'SD_MISO' is dangling, which has no connection. it will be ignored.
Executing : def_port SD_MISO -LOC U13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port ex_clk_50m -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in0 -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
Executing : def_port gpio_in1 -LOC L12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rx_dv -LOC L16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd0 -LOC M16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd1 -LOC M18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd2 -LOC K18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port phy_rxd3 -LOC K17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_key -LOC V12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rx_clki -LOC H18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
C: ConstraintEditor-2002: [C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf(line number: 89)] | Port spi0_miso has been placed at location A4, whose type is share pin.
Executing : def_port spi0_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_DDR3/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/device_map/m1_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350


Placement started.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
Mapping instance u_GTP_IOCLKDELAY/opit_0 to IOCKDLY_150_185.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance u_GTP_CLKBUFG/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 17.36 sec.
Run super clustering :
	Initial slack -6924.
	10 iterations finished.
	Final slack -1045.
Super clustering done.
Design Utilization : 45%.
Global placement takes 14.83 sec.
Wirelength after global placement is 95753.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOL_151_114.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOL_151_113.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOL_151_102.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOL_151_101.
Placed fixed group with base inst RX_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst SD_DCLK_obuf/opit_1 on IOL_151_109.
Placed fixed group with base inst SD_MOSI_obuf/opit_1 on IOL_151_38.
Placed fixed group with base inst SD_nCS_obuf/opit_1 on IOL_151_37.
Placed fixed group with base inst TX_obuf/opit_1 on IOL_151_361.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed group with base inst ex_clk_50m_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst gpio_in0_ibuf/opit_1 on IOL_151_46.
Placed fixed group with base inst gpio_in1_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst i2c0_sck_tri/opit_1 on IOL_151_325.
Placed fixed group with base inst i2c0_sda_tri/opit_1 on IOL_151_326.
Placed fixed group with base inst phy_rst_n_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst rst_key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst rx_clki_ibuf/opit_1 on IOL_151_198.
Placed fixed group with base inst spi0_clk_obuf/opit_1 on IOL_7_353.
Placed fixed group with base inst spi0_cs_obuf/opit_1 on IOL_7_350.
Placed fixed group with base inst spi0_miso_ibuf/opit_1 on IOL_7_289.
Placed fixed group with base inst spi0_mosi_obuf/opit_1 on IOL_7_290.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_DDR3/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance u_GTP_CLKBUFG/gopclkbufg on USCM_74_105.
Placed fixed instance u_GTP_IOCLKDELAY/opit_0 on IOCKDLY_150_185.
Placed fixed group with base inst u_GTP_OUTBUFT/opit_1_IOL on IOL_151_197.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft1/opit_1_IOL on IOL_151_214.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft2/opit_1_IOL on IOL_151_229.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft3/opit_1_IOL on IOL_151_237.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft4/opit_1_IOL on IOL_151_238.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_gmii_to_rgmii_v1_0/gtp_outbuft5/opit_1_IOL on IOL_151_213.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr1/gateigddr_IOL on IOL_151_157.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr2/gateigddr_IOL on IOL_151_142.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr3/gateigddr_IOL on IOL_151_170.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr4/gateigddr_IOL on IOL_151_169.
Placed fixed group with base inst u_tsmac_phy/U_pgs_tsmac_rgmii_gmii_convert_v1_0/U_pgs_tsmac_rgmii_to_gmii_v1_0/igddr5/gateigddr_IOL on IOL_151_158.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Placed fixed instance BKCL_auto_3 on BKCL_154_268.
Placed fixed instance BKCL_auto_4 on BKCL_154_144.
Placed fixed instance BKCL_auto_5 on BKCL_154_20.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Wirelength after Macro cell placement is 104594.
Macro cell placement takes 0.19 sec.
Run super clustering :
	Initial slack -6924.
	10 iterations finished.
	Final slack -1045.
Super clustering done.
Design Utilization : 45%.
Wirelength after post global placement is 103374.
Post global placement takes 16.86 sec.
Wirelength after legalization is 107722.
Legalization takes 2.55 sec.
Worst slack before Replication Place is 335.
Wirelength after replication placement is 107722.
Legalized cost 335.000000.
The detailed placement ends at 14th iteration.
Wirelength after detailed placement is 119895.
Timing-driven detailed placement takes 104.33 sec.
Placement done.
Total placement takes 157.48 sec.
Finished placement. (CPU time elapsed 0h:02m:44s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is 1104.
Processing design graph takes 1.33 sec.
Total memory for routing:
	53.801296 M.
Total nets for routing : 12720.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 128 nets, it takes 0.05 sec.
Unrouted nets 168 at the end of iteration 0.
Unrouted nets 120 at the end of iteration 1.
Unrouted nets 78 at the end of iteration 2.
Unrouted nets 39 at the end of iteration 3.
Unrouted nets 30 at the end of iteration 4.
Unrouted nets 18 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 3 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 0 at the end of iteration 21.
Global Routing step 2 processed 341 nets, it takes 0.73 sec.
Unrouted nets 231 at the end of iteration 0.
Unrouted nets 158 at the end of iteration 1.
Unrouted nets 119 at the end of iteration 2.
Unrouted nets 106 at the end of iteration 3.
Unrouted nets 66 at the end of iteration 4.
Unrouted nets 34 at the end of iteration 5.
Unrouted nets 31 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 2 at the end of iteration 59.
Unrouted nets 2 at the end of iteration 60.
Unrouted nets 2 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 2 at the end of iteration 64.
Unrouted nets 2 at the end of iteration 65.
Unrouted nets 2 at the end of iteration 66.
Unrouted nets 2 at the end of iteration 67.
Unrouted nets 2 at the end of iteration 68.
Unrouted nets 2 at the end of iteration 69.
Unrouted nets 2 at the end of iteration 70.
Unrouted nets 2 at the end of iteration 71.
Unrouted nets 2 at the end of iteration 72.
Unrouted nets 2 at the end of iteration 73.
Unrouted nets 2 at the end of iteration 74.
Unrouted nets 2 at the end of iteration 75.
Unrouted nets 2 at the end of iteration 76.
Unrouted nets 2 at the end of iteration 77.
Unrouted nets 2 at the end of iteration 78.
Unrouted nets 2 at the end of iteration 79.
Unrouted nets 2 at the end of iteration 80.
Unrouted nets 2 at the end of iteration 81.
Unrouted nets 2 at the end of iteration 82.
Unrouted nets 2 at the end of iteration 83.
Unrouted nets 2 at the end of iteration 84.
Unrouted nets 2 at the end of iteration 85.
Unrouted nets 2 at the end of iteration 86.
Unrouted nets 2 at the end of iteration 87.
Unrouted nets 2 at the end of iteration 88.
Unrouted nets 2 at the end of iteration 89.
Unrouted nets 2 at the end of iteration 90.
Unrouted nets 2 at the end of iteration 91.
Unrouted nets 2 at the end of iteration 92.
Unrouted nets 2 at the end of iteration 93.
Unrouted nets 2 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 2 at the end of iteration 96.
Unrouted nets 2 at the end of iteration 97.
Unrouted nets 2 at the end of iteration 98.
Unrouted nets 2 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 2 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 2 at the end of iteration 106.
Unrouted nets 2 at the end of iteration 107.
Unrouted nets 2 at the end of iteration 108.
Unrouted nets 2 at the end of iteration 109.
Unrouted nets 2 at the end of iteration 110.
Unrouted nets 2 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 2 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 2 at the end of iteration 115.
Unrouted nets 2 at the end of iteration 116.
Unrouted nets 2 at the end of iteration 117.
Unrouted nets 2 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 2 at the end of iteration 120.
Unrouted nets 2 at the end of iteration 121.
Unrouted nets 2 at the end of iteration 122.
Unrouted nets 2 at the end of iteration 123.
Unrouted nets 2 at the end of iteration 124.
Unrouted nets 2 at the end of iteration 125.
Unrouted nets 2 at the end of iteration 126.
Unrouted nets 2 at the end of iteration 127.
Unrouted nets 2 at the end of iteration 128.
Unrouted nets 2 at the end of iteration 129.
Unrouted nets 2 at the end of iteration 130.
Unrouted nets 2 at the end of iteration 131.
Unrouted nets 2 at the end of iteration 132.
Unrouted nets 2 at the end of iteration 133.
Unrouted nets 2 at the end of iteration 134.
Unrouted nets 2 at the end of iteration 135.
Unrouted nets 2 at the end of iteration 136.
Unrouted nets 2 at the end of iteration 137.
Unrouted nets 2 at the end of iteration 138.
Unrouted nets 2 at the end of iteration 139.
Unrouted nets 2 at the end of iteration 140.
Unrouted nets 2 at the end of iteration 141.
Unrouted nets 2 at the end of iteration 142.
Unrouted nets 2 at the end of iteration 143.
Unrouted nets 2 at the end of iteration 144.
Unrouted nets 2 at the end of iteration 145.
Unrouted nets 2 at the end of iteration 146.
Unrouted nets 2 at the end of iteration 147.
Unrouted nets 2 at the end of iteration 148.
Unrouted nets 2 at the end of iteration 149.
Unrouted nets 2 at the end of iteration 150.
Unrouted nets 2 at the end of iteration 151.
Unrouted nets 2 at the end of iteration 152.
Unrouted nets 2 at the end of iteration 153.
Unrouted nets 2 at the end of iteration 154.
Unrouted nets 2 at the end of iteration 155.
Unrouted nets 2 at the end of iteration 156.
Unrouted nets 2 at the end of iteration 157.
Unrouted nets 2 at the end of iteration 158.
Unrouted nets 2 at the end of iteration 159.
Unrouted nets 2 at the end of iteration 160.
Unrouted nets 2 at the end of iteration 161.
Unrouted nets 2 at the end of iteration 162.
Unrouted nets 2 at the end of iteration 163.
Unrouted nets 2 at the end of iteration 164.
Unrouted nets 2 at the end of iteration 165.
Unrouted nets 2 at the end of iteration 166.
Unrouted nets 2 at the end of iteration 167.
Unrouted nets 2 at the end of iteration 168.
Unrouted nets 2 at the end of iteration 169.
Unrouted nets 2 at the end of iteration 170.
Unrouted nets 2 at the end of iteration 171.
Unrouted nets 2 at the end of iteration 172.
Unrouted nets 2 at the end of iteration 173.
Unrouted nets 2 at the end of iteration 174.
Unrouted nets 2 at the end of iteration 175.
Unrouted nets 2 at the end of iteration 176.
Unrouted nets 2 at the end of iteration 177.
Unrouted nets 2 at the end of iteration 178.
Unrouted nets 2 at the end of iteration 179.
Unrouted nets 2 at the end of iteration 180.
Unrouted nets 2 at the end of iteration 181.
Unrouted nets 2 at the end of iteration 182.
Unrouted nets 2 at the end of iteration 183.
Unrouted nets 2 at the end of iteration 184.
Unrouted nets 2 at the end of iteration 185.
Unrouted nets 2 at the end of iteration 186.
Unrouted nets 2 at the end of iteration 187.
Unrouted nets 2 at the end of iteration 188.
Unrouted nets 2 at the end of iteration 189.
Unrouted nets 2 at the end of iteration 190.
Unrouted nets 2 at the end of iteration 191.
Unrouted nets 2 at the end of iteration 192.
Unrouted nets 2 at the end of iteration 193.
Unrouted nets 2 at the end of iteration 194.
Unrouted nets 2 at the end of iteration 195.
Unrouted nets 2 at the end of iteration 196.
Unrouted nets 2 at the end of iteration 197.
Unrouted nets 2 at the end of iteration 198.
Unrouted nets 2 at the end of iteration 199.
Unrouted nets 2 at the end of iteration 200.
Unrouted nets 2 at the end of iteration 201.
Unrouted nets 2 at the end of iteration 202.
Unrouted nets 2 at the end of iteration 203.
Unrouted nets 2 at the end of iteration 204.
Unrouted nets 2 at the end of iteration 205.
Unrouted nets 2 at the end of iteration 206.
Unrouted nets 2 at the end of iteration 207.
Unrouted nets 2 at the end of iteration 208.
Unrouted nets 2 at the end of iteration 209.
Unrouted nets 2 at the end of iteration 210.
Unrouted nets 2 at the end of iteration 211.
Unrouted nets 2 at the end of iteration 212.
Unrouted nets 2 at the end of iteration 213.
Unrouted nets 2 at the end of iteration 214.
Unrouted nets 2 at the end of iteration 215.
Unrouted nets 2 at the end of iteration 216.
Unrouted nets 2 at the end of iteration 217.
Unrouted nets 2 at the end of iteration 218.
Unrouted nets 2 at the end of iteration 219.
Unrouted nets 2 at the end of iteration 220.
Unrouted nets 2 at the end of iteration 221.
Unrouted nets 2 at the end of iteration 222.
Unrouted nets 2 at the end of iteration 223.
Unrouted nets 2 at the end of iteration 224.
Unrouted nets 2 at the end of iteration 225.
Unrouted nets 2 at the end of iteration 226.
Unrouted nets 2 at the end of iteration 227.
Unrouted nets 2 at the end of iteration 228.
Unrouted nets 2 at the end of iteration 229.
Unrouted nets 2 at the end of iteration 230.
Unrouted nets 2 at the end of iteration 231.
Unrouted nets 2 at the end of iteration 232.
Unrouted nets 2 at the end of iteration 233.
Unrouted nets 2 at the end of iteration 234.
Unrouted nets 2 at the end of iteration 235.
Unrouted nets 2 at the end of iteration 236.
Unrouted nets 2 at the end of iteration 237.
Unrouted nets 2 at the end of iteration 238.
Unrouted nets 2 at the end of iteration 239.
Unrouted nets 2 at the end of iteration 240.
Unrouted nets 2 at the end of iteration 241.
Unrouted nets 2 at the end of iteration 242.
Unrouted nets 2 at the end of iteration 243.
Unrouted nets 2 at the end of iteration 244.
Unrouted nets 2 at the end of iteration 245.
Unrouted nets 2 at the end of iteration 246.
Unrouted nets 2 at the end of iteration 247.
Unrouted nets 2 at the end of iteration 248.
Unrouted nets 2 at the end of iteration 249.
Unrouted nets 2 at the end of iteration 250.
Unrouted nets 2 at the end of iteration 251.
Unrouted nets 2 at the end of iteration 252.
Unrouted nets 2 at the end of iteration 253.
Unrouted nets 2 at the end of iteration 254.
Unrouted nets 2 at the end of iteration 255.
Unrouted nets 2 at the end of iteration 256.
Unrouted nets 2 at the end of iteration 257.
Unrouted nets 2 at the end of iteration 258.
Unrouted nets 2 at the end of iteration 259.
Unrouted nets 2 at the end of iteration 260.
Unrouted nets 2 at the end of iteration 261.
Unrouted nets 2 at the end of iteration 262.
Unrouted nets 2 at the end of iteration 263.
Unrouted nets 2 at the end of iteration 264.
Unrouted nets 2 at the end of iteration 265.
Unrouted nets 2 at the end of iteration 266.
Unrouted nets 2 at the end of iteration 267.
Unrouted nets 2 at the end of iteration 268.
Unrouted nets 2 at the end of iteration 269.
Unrouted nets 2 at the end of iteration 270.
Unrouted nets 2 at the end of iteration 271.
Unrouted nets 2 at the end of iteration 272.
Unrouted nets 2 at the end of iteration 273.
Unrouted nets 2 at the end of iteration 274.
Unrouted nets 2 at the end of iteration 275.
Unrouted nets 2 at the end of iteration 276.
Unrouted nets 2 at the end of iteration 277.
Unrouted nets 2 at the end of iteration 278.
Unrouted nets 2 at the end of iteration 279.
Unrouted nets 2 at the end of iteration 280.
Unrouted nets 2 at the end of iteration 281.
Unrouted nets 2 at the end of iteration 282.
Unrouted nets 2 at the end of iteration 283.
Unrouted nets 2 at the end of iteration 284.
Unrouted nets 2 at the end of iteration 285.
Unrouted nets 2 at the end of iteration 286.
Unrouted nets 2 at the end of iteration 287.
Unrouted nets 2 at the end of iteration 288.
Unrouted nets 2 at the end of iteration 289.
Unrouted nets 2 at the end of iteration 290.
Unrouted nets 2 at the end of iteration 291.
Unrouted nets 2 at the end of iteration 292.
Unrouted nets 2 at the end of iteration 293.
Unrouted nets 2 at the end of iteration 294.
Unrouted nets 2 at the end of iteration 295.
Unrouted nets 2 at the end of iteration 296.
Unrouted nets 2 at the end of iteration 297.
Unrouted nets 2 at the end of iteration 298.
Unrouted nets 2 at the end of iteration 299.
Unrouted nets 2 at the end of iteration 300.
Unrouted nets 2 at the end of iteration 301.
Unrouted nets 2 at the end of iteration 302.
Unrouted nets 2 at the end of iteration 303.
Unrouted nets 2 at the end of iteration 304.
Unrouted nets 2 at the end of iteration 305.
Unrouted nets 2 at the end of iteration 306.
Unrouted nets 2 at the end of iteration 307.
Unrouted nets 2 at the end of iteration 308.
Unrouted nets 2 at the end of iteration 309.
Unrouted nets 2 at the end of iteration 310.
Unrouted nets 2 at the end of iteration 311.
Unrouted nets 2 at the end of iteration 312.
Unrouted nets 2 at the end of iteration 313.
Unrouted nets 2 at the end of iteration 314.
Unrouted nets 2 at the end of iteration 315.
Unrouted nets 2 at the end of iteration 316.
Unrouted nets 2 at the end of iteration 317.
Unrouted nets 2 at the end of iteration 318.
Unrouted nets 2 at the end of iteration 319.
Unrouted nets 2 at the end of iteration 320.
Unrouted nets 2 at the end of iteration 321.
Unrouted nets 2 at the end of iteration 322.
Unrouted nets 2 at the end of iteration 323.
Unrouted nets 2 at the end of iteration 324.
Unrouted nets 2 at the end of iteration 325.
Unrouted nets 2 at the end of iteration 326.
Unrouted nets 2 at the end of iteration 327.
Unrouted nets 2 at the end of iteration 328.
Unrouted nets 2 at the end of iteration 329.
Unrouted nets 2 at the end of iteration 330.
Unrouted nets 2 at the end of iteration 331.
Unrouted nets 2 at the end of iteration 332.
Unrouted nets 2 at the end of iteration 333.
Unrouted nets 2 at the end of iteration 334.
Unrouted nets 2 at the end of iteration 335.
Unrouted nets 2 at the end of iteration 336.
Unrouted nets 2 at the end of iteration 337.
Unrouted nets 2 at the end of iteration 338.
Unrouted nets 2 at the end of iteration 339.
Unrouted nets 2 at the end of iteration 340.
Unrouted nets 2 at the end of iteration 341.
Unrouted nets 2 at the end of iteration 342.
Unrouted nets 2 at the end of iteration 343.
Unrouted nets 2 at the end of iteration 344.
Unrouted nets 2 at the end of iteration 345.
Unrouted nets 2 at the end of iteration 346.
Unrouted nets 2 at the end of iteration 347.
Unrouted nets 2 at the end of iteration 348.
Unrouted nets 2 at the end of iteration 349.
Unrouted nets 2 at the end of iteration 350.
Unrouted nets 2 at the end of iteration 351.
Unrouted nets 2 at the end of iteration 352.
Unrouted nets 2 at the end of iteration 353.
Unrouted nets 2 at the end of iteration 354.
Unrouted nets 2 at the end of iteration 355.
Unrouted nets 2 at the end of iteration 356.
Unrouted nets 2 at the end of iteration 357.
Unrouted nets 2 at the end of iteration 358.
Unrouted nets 2 at the end of iteration 359.
Unrouted nets 2 at the end of iteration 360.
Unrouted nets 2 at the end of iteration 361.
Unrouted nets 2 at the end of iteration 362.
Unrouted nets 2 at the end of iteration 363.
Unrouted nets 2 at the end of iteration 364.
Unrouted nets 2 at the end of iteration 365.
Unrouted nets 2 at the end of iteration 366.
Unrouted nets 2 at the end of iteration 367.
Unrouted nets 2 at the end of iteration 368.
Unrouted nets 2 at the end of iteration 369.
Unrouted nets 2 at the end of iteration 370.
Unrouted nets 2 at the end of iteration 371.
Unrouted nets 2 at the end of iteration 372.
Unrouted nets 2 at the end of iteration 373.
Unrouted nets 2 at the end of iteration 374.
Unrouted nets 2 at the end of iteration 375.
Unrouted nets 2 at the end of iteration 376.
Unrouted nets 2 at the end of iteration 377.
Unrouted nets 2 at the end of iteration 378.
Unrouted nets 2 at the end of iteration 379.
Unrouted nets 2 at the end of iteration 380.
Unrouted nets 2 at the end of iteration 381.
Unrouted nets 2 at the end of iteration 382.
Unrouted nets 2 at the end of iteration 383.
Unrouted nets 2 at the end of iteration 384.
Unrouted nets 2 at the end of iteration 385.
Unrouted nets 2 at the end of iteration 386.
Unrouted nets 2 at the end of iteration 387.
Unrouted nets 2 at the end of iteration 388.
Unrouted nets 2 at the end of iteration 389.
Unrouted nets 2 at the end of iteration 390.
Unrouted nets 2 at the end of iteration 391.
Unrouted nets 2 at the end of iteration 392.
Unrouted nets 2 at the end of iteration 393.
Unrouted nets 2 at the end of iteration 394.
Unrouted nets 2 at the end of iteration 395.
Unrouted nets 2 at the end of iteration 396.
Unrouted nets 2 at the end of iteration 397.
Unrouted nets 2 at the end of iteration 398.
Unrouted nets 2 at the end of iteration 399.
Global Routing step 3 processed 797 nets, it takes 32.44 sec.
Global routing takes 33.22 sec.
Total 15359 subnets.
    forward max bucket size 2599 , backward 1208.
        Unrouted nets 11069 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.890625 sec.
    forward max bucket size 1687 , backward 1181.
        Unrouted nets 9938 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.875000 sec.
    forward max bucket size 2618 , backward 1742.
        Unrouted nets 8704 at the end of iteration 2.
    route iteration 2, CPU time elapsed 5.515625 sec.
    forward max bucket size 2721 , backward 975.
        Unrouted nets 7710 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.593750 sec.
    forward max bucket size 3904 , backward 2185.
        Unrouted nets 6936 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.328125 sec.
    forward max bucket size 5166 , backward 2010.
        Unrouted nets 6216 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.359375 sec.
    forward max bucket size 4983 , backward 980.
        Unrouted nets 5554 at the end of iteration 6.
    route iteration 6, CPU time elapsed 4.640625 sec.
    forward max bucket size 5270 , backward 760.
        Unrouted nets 4902 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.859375 sec.
    forward max bucket size 5891 , backward 912.
        Unrouted nets 4215 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.562500 sec.
    forward max bucket size 6037 , backward 1849.
        Unrouted nets 3739 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.390625 sec.
    forward max bucket size 5177 , backward 1792.
        Unrouted nets 3221 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.921875 sec.
    forward max bucket size 5293 , backward 808.
        Unrouted nets 2851 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.812500 sec.
    forward max bucket size 6345 , backward 839.
        Unrouted nets 2486 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.656250 sec.
    forward max bucket size 7667 , backward 564.
        Unrouted nets 2229 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.406250 sec.
    forward max bucket size 5607 , backward 727.
        Unrouted nets 2065 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.218750 sec.
    forward max bucket size 7067 , backward 674.
        Unrouted nets 1946 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.093750 sec.
    forward max bucket size 6499 , backward 1637.
        Unrouted nets 1704 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.000000 sec.
    forward max bucket size 5715 , backward 800.
        Unrouted nets 1555 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.796875 sec.
    forward max bucket size 3830 , backward 768.
        Unrouted nets 1402 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.578125 sec.
    forward max bucket size 5418 , backward 708.
        Unrouted nets 1234 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.484375 sec.
    forward max bucket size 6216 , backward 676.
        Unrouted nets 1194 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.421875 sec.
    forward max bucket size 5198 , backward 578.
        Unrouted nets 1065 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.187500 sec.
    forward max bucket size 6043 , backward 2192.
        Unrouted nets 1033 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.250000 sec.
    forward max bucket size 6154 , backward 703.
        Unrouted nets 938 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.203125 sec.
    forward max bucket size 7127 , backward 545.
        Unrouted nets 832 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.125000 sec.
    forward max bucket size 4576 , backward 478.
        Unrouted nets 721 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.968750 sec.
    forward max bucket size 5015 , backward 538.
        Unrouted nets 676 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.906250 sec.
    forward max bucket size 3229 , backward 467.
        Unrouted nets 684 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.921875 sec.
    forward max bucket size 5924 , backward 533.
        Unrouted nets 634 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.859375 sec.
    forward max bucket size 5210 , backward 560.
        Unrouted nets 555 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.828125 sec.
    forward max bucket size 4621 , backward 565.
        Unrouted nets 535 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.718750 sec.
    forward max bucket size 5045 , backward 449.
        Unrouted nets 504 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.718750 sec.
    forward max bucket size 5737 , backward 689.
        Unrouted nets 465 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.687500 sec.
    forward max bucket size 5944 , backward 460.
        Unrouted nets 471 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.671875 sec.
    forward max bucket size 4386 , backward 1027.
        Unrouted nets 474 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.671875 sec.
    forward max bucket size 2641 , backward 2149.
        Unrouted nets 411 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.625000 sec.
    forward max bucket size 6672 , backward 422.
        Unrouted nets 359 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.578125 sec.
    forward max bucket size 5613 , backward 253.
        Unrouted nets 317 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.531250 sec.
    forward max bucket size 7097 , backward 977.
        Unrouted nets 287 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.562500 sec.
    forward max bucket size 4100 , backward 327.
        Unrouted nets 267 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.421875 sec.
    forward max bucket size 4763 , backward 320.
        Unrouted nets 274 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.500000 sec.
    forward max bucket size 3347 , backward 450.
        Unrouted nets 242 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.406250 sec.
    forward max bucket size 3450 , backward 416.
        Unrouted nets 213 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.390625 sec.
    forward max bucket size 807 , backward 443.
        Unrouted nets 190 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.343750 sec.
    forward max bucket size 259 , backward 290.
        Unrouted nets 180 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.328125 sec.
    forward max bucket size 5196 , backward 211.
        Unrouted nets 188 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.406250 sec.
    forward max bucket size 2767 , backward 289.
        Unrouted nets 195 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.328125 sec.
    forward max bucket size 319 , backward 129.
        Unrouted nets 169 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.328125 sec.
    forward max bucket size 551 , backward 296.
        Unrouted nets 172 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.343750 sec.
    forward max bucket size 2828 , backward 280.
        Unrouted nets 182 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.421875 sec.
    forward max bucket size 3655 , backward 2117.
        Unrouted nets 178 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.406250 sec.
    forward max bucket size 4239 , backward 301.
        Unrouted nets 189 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.375000 sec.
    forward max bucket size 1572 , backward 674.
        Unrouted nets 182 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.343750 sec.
    forward max bucket size 445 , backward 501.
        Unrouted nets 173 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.312500 sec.
    forward max bucket size 4613 , backward 446.
        Unrouted nets 155 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.312500 sec.
    forward max bucket size 3653 , backward 203.
        Unrouted nets 143 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.359375 sec.
    forward max bucket size 3345 , backward 2560.
        Unrouted nets 142 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.343750 sec.
    forward max bucket size 781 , backward 243.
        Unrouted nets 143 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.281250 sec.
    forward max bucket size 4638 , backward 503.
        Unrouted nets 127 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.328125 sec.
    forward max bucket size 1607 , backward 466.
        Unrouted nets 135 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.265625 sec.
    forward max bucket size 2174 , backward 636.
        Unrouted nets 132 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.343750 sec.
    forward max bucket size 2326 , backward 459.
        Unrouted nets 133 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.312500 sec.
    forward max bucket size 2310 , backward 317.
        Unrouted nets 144 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.296875 sec.
    forward max bucket size 2355 , backward 307.
        Unrouted nets 137 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.328125 sec.
    forward max bucket size 5046 , backward 360.
        Unrouted nets 140 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.312500 sec.
    forward max bucket size 1101 , backward 486.
        Unrouted nets 123 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.281250 sec.
    forward max bucket size 3799 , backward 325.
        Unrouted nets 106 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.328125 sec.
    forward max bucket size 3532 , backward 437.
        Unrouted nets 107 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.312500 sec.
    forward max bucket size 3518 , backward 443.
        Unrouted nets 99 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.312500 sec.
    forward max bucket size 3818 , backward 326.
        Unrouted nets 87 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.296875 sec.
    forward max bucket size 3640 , backward 575.
        Unrouted nets 98 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.312500 sec.
    forward max bucket size 3813 , backward 480.
        Unrouted nets 99 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.312500 sec.
    forward max bucket size 1669 , backward 388.
        Unrouted nets 87 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.281250 sec.
    forward max bucket size 1471 , backward 432.
        Unrouted nets 81 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.296875 sec.
    forward max bucket size 1044 , backward 453.
        Unrouted nets 81 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.265625 sec.
    forward max bucket size 616 , backward 221.
        Unrouted nets 90 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.265625 sec.
    forward max bucket size 2117 , backward 952.
        Unrouted nets 98 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.312500 sec.
    forward max bucket size 2715 , backward 636.
        Unrouted nets 91 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.265625 sec.
    forward max bucket size 244 , backward 163.
        Unrouted nets 84 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.296875 sec.
    forward max bucket size 944 , backward 331.
        Unrouted nets 110 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.281250 sec.
    forward max bucket size 854 , backward 263.
        Unrouted nets 125 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.296875 sec.
    forward max bucket size 626 , backward 414.
        Unrouted nets 104 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.281250 sec.
    forward max bucket size 612 , backward 213.
        Unrouted nets 91 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.281250 sec.
    forward max bucket size 326 , backward 648.
        Unrouted nets 82 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.250000 sec.
    forward max bucket size 1506 , backward 417.
        Unrouted nets 89 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.312500 sec.
    forward max bucket size 692 , backward 676.
        Unrouted nets 109 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.265625 sec.
    forward max bucket size 383 , backward 649.
        Unrouted nets 101 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.234375 sec.
    forward max bucket size 460 , backward 354.
        Unrouted nets 93 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.265625 sec.
    forward max bucket size 443 , backward 499.
        Unrouted nets 98 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.265625 sec.
    forward max bucket size 2662 , backward 301.
        Unrouted nets 75 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.281250 sec.
    forward max bucket size 3058 , backward 499.
        Unrouted nets 71 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.265625 sec.
    forward max bucket size 3403 , backward 321.
        Unrouted nets 70 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.265625 sec.
    forward max bucket size 1721 , backward 169.
        Unrouted nets 58 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.203125 sec.
    forward max bucket size 118 , backward 155.
        Unrouted nets 44 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.218750 sec.
    forward max bucket size 174 , backward 165.
        Unrouted nets 42 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.218750 sec.
    forward max bucket size 251 , backward 168.
        Unrouted nets 50 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.203125 sec.
    forward max bucket size 248 , backward 68.
        Unrouted nets 44 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.203125 sec.
    forward max bucket size 636 , backward 564.
        Unrouted nets 38 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.187500 sec.
    forward max bucket size 78 , backward 86.
        Unrouted nets 27 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.187500 sec.
    forward max bucket size 110 , backward 65.
        Unrouted nets 42 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.203125 sec.
    forward max bucket size 494 , backward 247.
        Unrouted nets 42 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.218750 sec.
    forward max bucket size 317 , backward 328.
        Unrouted nets 41 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.218750 sec.
    forward max bucket size 147 , backward 292.
        Unrouted nets 42 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.218750 sec.
    forward max bucket size 3892 , backward 131.
        Unrouted nets 48 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.234375 sec.
    forward max bucket size 177 , backward 157.
        Unrouted nets 53 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.296875 sec.
    forward max bucket size 111 , backward 365.
        Unrouted nets 49 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.218750 sec.
    forward max bucket size 267 , backward 358.
        Unrouted nets 45 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.265625 sec.
    forward max bucket size 128 , backward 242.
        Unrouted nets 44 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.218750 sec.
    forward max bucket size 172 , backward 374.
        Unrouted nets 30 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.234375 sec.
    forward max bucket size 167 , backward 72.
        Unrouted nets 24 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.187500 sec.
    forward max bucket size 209 , backward 136.
        Unrouted nets 21 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.187500 sec.
    forward max bucket size 209 , backward 35.
        Unrouted nets 19 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.171875 sec.
    forward max bucket size 566 , backward 67.
        Unrouted nets 14 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.234375 sec.
    forward max bucket size 641 , backward 107.
        Unrouted nets 12 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.187500 sec.
    forward max bucket size 25 , backward 23.
        Unrouted nets 15 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.187500 sec.
    forward max bucket size 40 , backward 22.
        Unrouted nets 16 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.187500 sec.
    forward max bucket size 140 , backward 280.
        Unrouted nets 22 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.187500 sec.
    forward max bucket size 250 , backward 213.
        Unrouted nets 24 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.187500 sec.
    forward max bucket size 618 , backward 146.
        Unrouted nets 21 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.187500 sec.
    forward max bucket size 727 , backward 143.
        Unrouted nets 25 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.203125 sec.
    forward max bucket size 456 , backward 350.
        Unrouted nets 30 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.203125 sec.
    forward max bucket size 1954 , backward 171.
        Unrouted nets 29 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.187500 sec.
    forward max bucket size 338 , backward 208.
        Unrouted nets 34 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.203125 sec.
    forward max bucket size 172 , backward 103.
        Unrouted nets 31 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.187500 sec.
    forward max bucket size 1057 , backward 135.
        Unrouted nets 33 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.218750 sec.
    forward max bucket size 1601 , backward 219.
        Unrouted nets 31 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.187500 sec.
    forward max bucket size 2845 , backward 504.
        Unrouted nets 38 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.203125 sec.
    forward max bucket size 1211 , backward 277.
        Unrouted nets 28 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.203125 sec.
    forward max bucket size 677 , backward 225.
        Unrouted nets 28 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.187500 sec.
    forward max bucket size 3891 , backward 410.
        Unrouted nets 40 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.312500 sec.
    forward max bucket size 3906 , backward 816.
        Unrouted nets 32 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.250000 sec.
    forward max bucket size 3292 , backward 351.
        Unrouted nets 29 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.218750 sec.
    forward max bucket size 3727 , backward 60.
        Unrouted nets 18 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.187500 sec.
    forward max bucket size 3412 , backward 332.
        Unrouted nets 8 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.203125 sec.
    forward max bucket size 260 , backward 64.
        Unrouted nets 8 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.171875 sec.
    forward max bucket size 260 , backward 31.
        Unrouted nets 10 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.156250 sec.
    forward max bucket size 260 , backward 30.
        Unrouted nets 18 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.187500 sec.
    forward max bucket size 66 , backward 78.
        Unrouted nets 18 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.187500 sec.
    forward max bucket size 88 , backward 74.
        Unrouted nets 16 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.171875 sec.
    forward max bucket size 45 , backward 117.
        Unrouted nets 15 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.187500 sec.
    forward max bucket size 178 , backward 134.
        Unrouted nets 15 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.187500 sec.
    forward max bucket size 48 , backward 33.
        Unrouted nets 15 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.187500 sec.
    forward max bucket size 41 , backward 34.
        Unrouted nets 12 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.187500 sec.
    forward max bucket size 40 , backward 36.
        Unrouted nets 10 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.203125 sec.
    forward max bucket size 29 , backward 25.
        Unrouted nets 12 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.187500 sec.
    forward max bucket size 26 , backward 23.
        Unrouted nets 13 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.187500 sec.
    forward max bucket size 161 , backward 195.
        Unrouted nets 10 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.187500 sec.
    forward max bucket size 31 , backward 262.
        Unrouted nets 11 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.187500 sec.
    forward max bucket size 60 , backward 53.
        Unrouted nets 11 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.187500 sec.
    forward max bucket size 96 , backward 63.
        Unrouted nets 8 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.187500 sec.
    forward max bucket size 35 , backward 46.
        Unrouted nets 10 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.187500 sec.
    forward max bucket size 34 , backward 48.
        Unrouted nets 6 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.171875 sec.
    forward max bucket size 16 , backward 28.
        Unrouted nets 2 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.171875 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.156250 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 3 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.156250 sec.
    forward max bucket size 33 , backward 27.
        Unrouted nets 2 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.187500 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.171875 sec.
    forward max bucket size 12 , backward 14.
        Unrouted nets 2 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.156250 sec.
    forward max bucket size 13 , backward 23.
        Unrouted nets 2 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.156250 sec.
    forward max bucket size 10 , backward 9.
        Unrouted nets 2 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.156250 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 2 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.171875 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 3 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.156250 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 3 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.171875 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 2 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.156250 sec.
    forward max bucket size 9 , backward 14.
        Unrouted nets 2 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.171875 sec.
    forward max bucket size 9 , backward 21.
        Unrouted nets 2 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.156250 sec.
    forward max bucket size 13 , backward 26.
        Unrouted nets 2 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.203125 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 2 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.171875 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 3 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.187500 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 6 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.156250 sec.
    forward max bucket size 9 , backward 8.
        Unrouted nets 5 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.171875 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 4 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.156250 sec.
    forward max bucket size 14 , backward 15.
        Unrouted nets 4 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.171875 sec.
    forward max bucket size 10 , backward 27.
        Unrouted nets 4 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.156250 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 4 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.171875 sec.
    forward max bucket size 16 , backward 42.
        Unrouted nets 4 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.156250 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 3 at the end of iteration 176.
    route iteration 176, CPU time elapsed 0.156250 sec.
    forward max bucket size 43 , backward 56.
        Unrouted nets 4 at the end of iteration 177.
    route iteration 177, CPU time elapsed 0.187500 sec.
    forward max bucket size 24 , backward 10.
        Unrouted nets 4 at the end of iteration 178.
    route iteration 178, CPU time elapsed 0.171875 sec.
    forward max bucket size 11 , backward 7.
        Unrouted nets 3 at the end of iteration 179.
    route iteration 179, CPU time elapsed 0.171875 sec.
    forward max bucket size 29 , backward 12.
        Unrouted nets 2 at the end of iteration 180.
    route iteration 180, CPU time elapsed 0.156250 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 4 at the end of iteration 181.
    route iteration 181, CPU time elapsed 0.171875 sec.
    forward max bucket size 14 , backward 20.
        Unrouted nets 4 at the end of iteration 182.
    route iteration 182, CPU time elapsed 0.156250 sec.
    forward max bucket size 11 , backward 18.
        Unrouted nets 2 at the end of iteration 183.
    route iteration 183, CPU time elapsed 0.171875 sec.
    forward max bucket size 3 , backward 3.
        Unrouted nets 0 at the end of iteration 184.
    route iteration 184, CPU time elapsed 0.156250 sec.
C: Route-2036: The clock path from ex_clk_50m_ibuf/opit_1:OUT to u_DDR3/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 123.86 sec.
Fix violation Finished.
Hold Violation Fix in router takes 234.91 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_26_153.
I: Route-6001: Insert route through in CLMA_30_32.
I: Route-6001: Insert route through in CLMA_82_205.
I: Route-6001: Insert route through in CLMA_42_48.
I: Route-6001: Insert route through in CLMA_30_160.
I: Route-6001: Insert route through in CLMA_42_112.
I: Route-6001: Insert route through in CLMS_38_133.
I: Route-6001: Insert route through in CLMA_46_84.
I: Route-6001: Insert route through in CLMA_50_89.
I: Route-6001: Insert route through in CLMA_50_237.
I: Route-6001: Insert route through in CLMA_46_56.
I: Route-6001: Insert route through in CLMS_102_137.
I: Route-6001: Insert route through in CLMA_94_136.
I: Route-6001: Insert route through in CLMA_94_96.
I: Route-6001: Insert route through in CLMA_82_132.
I: Route-6001: Insert route through in CLMS_86_217.
I: Route-6001: Insert route through in CLMA_50_204.
I: Route-6001: Insert route through in CLMA_22_296.
I: Route-6001: Insert route through in CLMA_90_145.
I: Route-6001: Insert route through in CLMS_46_129.
I: Route-6001: Insert route through in CLMA_98_164.
I: Route-6001: Insert route through in CLMA_50_276.
I: Route-6001: Insert route through in CLMS_86_261.
I: Route-6001: Insert route through in CLMA_146_232.
I: Route-6001: Insert route through in CLMA_94_136.
I: Route-6001: Insert route through in CLMS_46_45.
I: Route-6001: Insert route through in CLMA_130_268.
I: Route-6001: Insert route through in CLMA_50_76.
I: Route-6001: Insert route through in CLMA_42_173.
I: Route-6001: Insert route through in CLMS_38_173.
I: Route-6001: Insert route through in CLMA_50_228.
I: Route-6001: Insert route through in CLMA_102_244.
I: Route-6001: Insert route through in CLMS_94_177.
I: Route-6001: Insert route through in CLMA_50_253.
I: Route-6001: Insert route through in CLMS_86_221.
I: Route-6001: Insert route through in CLMA_90_272.
I: Route-6001: Insert route through in CLMA_130_252.
I: Route-6001: Insert route through in CLMA_90_112.
I: Route-6001: Insert route through in CLMA_50_204.
I: Route-6001: Insert route through in CLMS_10_273.
I: Route-6001: Insert route through in CLMS_94_241.
I: Route-6001: Insert route through in CLMS_86_217.
I: Route-6001: Insert route through in CLMA_90_173.
I: Route-6001: Insert route through in CLMS_26_197.
I: Route-6001: Insert route through in CLMA_54_276.
I: Route-6001: Insert route through in CLMS_78_213.
I: Route-6001: Insert route through in CLMS_54_117.
I: Route-6001: Insert route through in CLMS_46_145.
I: Route-6001: Insert route through in CLMA_98_281.
I: Route-6001: Insert route through in CLMS_126_297.
I: Route-6001: Insert route through in CLMA_106_148.
I: Route-6001: Insert route through in CLMS_86_209.
I: Route-6001: Insert route through in CLMS_86_161.
I: Route-6001: Insert route through in CLMA_54_264.
I: Route-6001: Insert route through in CLMS_86_81.
I: Route-6001: Insert route through in CLMA_42_176.
I: Route-6001: Insert route through in CLMA_102_264.
I: Route-6001: Insert route through in CLMS_86_209.
I: Route-6001: Insert route through in CLMS_38_133.
I: Route-6001: Insert route through in CLMA_42_189.
I: Route-6001: Insert route through in CLMS_86_161.
I: Route-6001: Insert route through in CLMA_82_157.
I: Route-6001: Insert route through in CLMA_90_168.
I: Route-6001: Insert route through in CLMS_46_125.
I: Route-6001: Insert route through in CLMA_82_33.
I: Route-6001: Insert route through in CLMA_134_256.
I: Route-6001: Insert route through in CLMA_90_177.
I: Route-6001: Insert route through in CLMA_102_280.
I: Route-6001: Insert route through in CLMA_42_272.
I: Route-6001: Insert route through in CLMA_102_332.
I: Route-6001: Insert route through in CLMA_70_268.
I: Route-6001: Insert route through in USCM_74_111.
I: Route-6001: Insert route through in USCM_74_131.
I: Route-6001: Insert route through in USCM_74_133.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_7_62.
    Annotate routing result again.
Finish routing takes 4.00 sec.
No timing paths have hold violation.
Hold fix iterated 0 times
Hold violation fix takes 9.39 sec.
Used srb routing arc is 153321.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 410.02 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 3        | 30            | 10                  
| Use of BKCL              | 6        | 6             | 100                 
| Use of CLMA              | 2356     | 3274          | 72                  
|   FF                     | 3680     | 19644         | 19                  
|   LUT                    | 6127     | 13096         | 47                  
|   LUT-FF pairs           | 2010     | 13096         | 15                  
| Use of CLMS              | 774      | 1110          | 70                  
|   FF                     | 1133     | 6660          | 17                  
|   LUT                    | 1924     | 4440          | 43                  
|   LUT-FF pairs           | 698      | 4440          | 16                  
|   Distributed RAM        | 96       | 4440          | 2                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 33                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 27       | 48            | 56                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 86       | 240           | 36                  
|   IOBD                   | 41       | 120           | 34                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 44       | 114           | 39                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 1        | 24            | 4                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 86       | 240           | 36                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 8        | 20            | 40                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:10m:17s)
Design 'm1_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 634.000 sec
Action pnr: CPU time elapsed is 625.453 sec
Current time: Thu Apr  8 08:34:32 2021
Action pnr: Peak memory pool usage is 1,122,951,168 bytes
Finished placement and routing. (CPU time elapsed 0h:10m:18s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Apr  8 08:48:46 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 516350

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_DCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_MOSI' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SD_nCS' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'SD_MISO' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-SP3.1 <build 67625>)
| Date         : Thu Apr  8 08:49:10 2021
| Design       : m1_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_50m               20.000       {0 10}         Declared                 0           1  {ex_clk_50m}
 pclk                     20.000       {0 10}         Generated (clk_in_50m)
                                                                             159           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (clk_in_50m)
                                                                            4272           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (clk_in_50m)
                                                                               1           0  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.000        {0 1}          Generated (clk_in_50m)
                                                                              21           1  {u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          4.000        {0 2}          Generated (clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 rx_clki_Inferred         1000.000     {0 500}        Declared               461           0  {rx_clki}
 system_internal_clock    1000.000     {0 500}        Declared               108           0  {u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 system_internal_clock_group   asynchronous               system_internal_clock                   
 Inferred_clock_group          asynchronous               rx_clki_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pclk                        50.000 MHz     140.311 MHz         20.000          7.127         12.873
 axi_clk0                   100.000 MHz     105.175 MHz         10.000          9.508          0.492
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            500.000 MHz    1360.544 MHz          2.000          0.735          1.265
 rx_clki_Inferred             1.000 MHz     146.499 MHz       1000.000          6.826        993.174
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        12.873       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.592      -1.369              6             10
 axi_clk0               axi_clk0                     0.492       0.000              0          16267
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.265       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.864       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           993.174       0.000              0           1449
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.644       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.563       0.000              0             10
 axi_clk0               axi_clk0                     0.099       0.000              0          16267
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.307       0.000              0           1449
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.317       0.000              0            128
 axi_clk0               axi_clk0                     4.618       0.000              0           3959
 pclk                   axi_clk0                     5.524       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.094       0.000              0            423
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.778       0.000              0            128
 axi_clk0               axi_clk0                     0.763       0.000              0           3959
 pclk                   axi_clk0                     2.497       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             1.040       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.734       0.000              0            159
 axi_clk0                                            1.609       0.000              0           4272
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.142       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.320       0.000              0              1
 rx_clki_Inferred                                  498.376       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        14.285       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.099      -0.198              2             10
 axi_clk0               axi_clk0                     2.167       0.000              0          16267
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.350       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.392       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred           994.632       0.000              0           1449
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.583       0.000              0            471
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         1.673       0.000              0             10
 axi_clk0               axi_clk0                     0.197       0.000              0          16267
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 pclk                   clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.720       0.000              0              9
 rx_clki_Inferred       rx_clki_Inferred             0.315       0.000              0           1449
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.843       0.000              0            128
 axi_clk0               axi_clk0                     5.656       0.000              0           3959
 pclk                   axi_clk0                     6.058       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred           996.942       0.000              0            423
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.724       0.000              0            128
 axi_clk0               axi_clk0                     0.740       0.000              0           3959
 pclk                   axi_clk0                     2.275       0.000              0              3
 rx_clki_Inferred       rx_clki_Inferred             0.977       0.000              0            423
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                                                5.971       0.000              0            159
 axi_clk0                                            1.712       0.000              0           4272
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0              1
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.136       0.000              0             21
 clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.344       0.000              0              1
 rx_clki_Inferred                                  498.418       0.000              0            461
 system_internal_clock                             499.146       0.000              0            108
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.054
  Launch Clock Delay      :  8.365
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.800       8.365         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.261       8.626 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.849       9.475         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.276       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.165      10.179 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.568      10.747         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.209      10.956 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.327      12.283         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_86_28/Y0                     td                    0.387      12.670 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[16]/gateop_perm/Z
                                   net (fanout=1)        1.643      14.313         u_DDR3/ddrc_pwdata [16]
 HMEMC_16_1/SRB_IOL3_TS_CTRL[0]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]

 Data arrival time                                                  14.313         Logic Levels: 4  
                                                                                   Logic: 1.298ns(21.822%), Route: 4.650ns(78.178%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.054         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.309      28.363                          
 clock uncertainty                                      -0.150      28.213                          

 Setup time                                             -1.027      27.186                          

 Data required time                                                 27.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.186                          
 Data arrival time                                                 -14.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.873                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.054
  Launch Clock Delay      :  8.365
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.800       8.365         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.261       8.626 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.849       9.475         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.276       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.165      10.179 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.568      10.747         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.209      10.956 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.063      12.019         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_50_44/Y0                     td                    0.383      12.402 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[3]/gateop_perm/Z
                                   net (fanout=1)        1.196      13.598         u_DDR3/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  13.598         Logic Levels: 4  
                                                                                   Logic: 1.294ns(24.728%), Route: 3.939ns(75.272%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.054         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.309      28.363                          
 clock uncertainty                                      -0.150      28.213                          

 Setup time                                             -1.736      26.477                          

 Data required time                                                 26.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.477                          
 Data arrival time                                                 -13.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[25]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.054
  Launch Clock Delay      :  8.365
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.800       8.365         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.261       8.626 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.849       9.475         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.276       9.751 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.263      10.014         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.165      10.179 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.568      10.747         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.209      10.956 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.507      12.463         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_78_28/Y0                     td                    0.383      12.846 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[25]/gateop_perm/Z
                                   net (fanout=1)        1.426      14.272         u_DDR3/ddrc_pwdata [25]
 HMEMC_16_1/SRB_IOL2_TX_DATA[7]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[25]

 Data arrival time                                                  14.272         Logic Levels: 4  
                                                                                   Logic: 1.294ns(21.906%), Route: 4.613ns(78.094%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.572      27.054         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.309      28.363                          
 clock uncertainty                                      -0.150      28.213                          

 Setup time                                             -0.770      27.443                          

 Data required time                                                 27.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.443                          
 Data arrival time                                                 -14.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.372
  Launch Clock Delay      :  7.021
  Clock Pessimism Removal :  -1.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539       7.021         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q1                     tco                   0.223       7.244 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.360       7.604         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3
 CLMA_26_76/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.604         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.250%), Route: 0.360ns(61.750%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.372         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.328       7.044                          
 clock uncertainty                                       0.000       7.044                          

 Hold time                                              -0.084       6.960                          

 Data required time                                                  6.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.960                          
 Data arrival time                                                  -7.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.398
  Launch Clock Delay      :  7.037
  Clock Pessimism Removal :  -1.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.555       7.037         ntclkbufg_1      
 CLMS_38_17/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_17/Q1                     tco                   0.223       7.260 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.145       7.405         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [4]
 CLMS_38_17/Y3                     td                    0.156       7.561 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104_5/gateop_perm/Z
                                   net (fanout=2)        0.144       7.705         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104
 CLMA_38_16/B4                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.705         Logic Levels: 1  
                                                                                   Logic: 0.379ns(56.737%), Route: 0.289ns(43.263%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.398         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.328       7.070                          
 clock uncertainty                                       0.000       7.070                          

 Hold time                                              -0.084       6.986                          

 Data required time                                                  6.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.986                          
 Data arrival time                                                  -7.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.357
  Launch Clock Delay      :  7.006
  Clock Pessimism Removal :  -1.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.524       7.006         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_26_73/Q2                     tco                   0.223       7.229 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       7.373         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [6]
 CLMA_26_72/Y3                     td                    0.191       7.564 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8/gateop_perm/Z
                                   net (fanout=2)        0.114       7.678         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316
 CLMA_26_64/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.678         Logic Levels: 1  
                                                                                   Logic: 0.414ns(61.607%), Route: 0.258ns(38.393%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.792       8.357         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.328       7.029                          
 clock uncertainty                                       0.000       7.029                          

 Hold time                                              -0.083       6.946                          

 Data required time                                                  6.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.946                          
 Data arrival time                                                  -7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      21.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.219 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        4.048      28.267         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.267         Logic Levels: 0  
                                                                                   Logic: 1.320ns(24.590%), Route: 4.048ns(75.410%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.026         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.932      27.958                          
 clock uncertainty                                      -0.150      27.808                          

 Setup time                                             -0.133      27.675                          

 Data required time                                                 27.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.675                          
 Data arrival time                                                 -28.267                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.026
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      21.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.320      24.219 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        4.048      28.267         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.267         Logic Levels: 0  
                                                                                   Logic: 1.320ns(24.590%), Route: 4.048ns(75.410%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544      27.026         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.932      27.958                          
 clock uncertainty                                      -0.150      27.808                          

 Setup time                                             -0.130      27.678                          

 Data required time                                                 27.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.678                          
 Data arrival time                                                 -28.267                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.021
  Launch Clock Delay      :  6.899
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      17.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      17.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      17.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      21.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541      22.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      22.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      22.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      22.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      22.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      24.303 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.544      24.847         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.165      25.012 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        2.561      27.573         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  27.573         Logic Levels: 1  
                                                                                   Logic: 1.569ns(33.569%), Route: 3.105ns(66.431%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.539      27.021         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.932      27.953                          
 clock uncertainty                                      -0.150      27.803                          

 Setup time                                             -0.277      27.526                          

 Data required time                                                 27.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.526                          
 Data arrival time                                                 -27.573                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.392
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.858 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        2.348      29.206         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  29.206         Logic Levels: 0  
                                                                                   Logic: 1.092ns(31.744%), Route: 2.348ns(68.256%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      25.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.827      28.392         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.932      27.460                          
 clock uncertainty                                       0.150      27.610                          

 Hold time                                               0.033      27.643                          

 Data required time                                                 27.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.643                          
 Data arrival time                                                 -29.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L2
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.382
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.841 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.247      29.088         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A2                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.088         Logic Levels: 0  
                                                                                   Logic: 1.075ns(32.360%), Route: 2.247ns(67.640%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      25.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.382         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.932      27.450                          
 clock uncertainty                                       0.150      27.600                          

 Hold time                                              -0.256      27.344                          

 Data required time                                                 27.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.344                          
 Data arrival time                                                 -29.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L2
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.382
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459      25.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.841 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.247      29.088         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/A2                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.088         Logic Levels: 0  
                                                                                   Logic: 1.075ns(32.360%), Route: 2.247ns(67.640%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100      21.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261      25.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523      26.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      26.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.817      28.382         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.932      27.450                          
 clock uncertainty                                       0.150      27.600                          

 Hold time                                              -0.256      27.344                          

 Data required time                                                 27.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.344                          
 Data arrival time                                                 -29.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  8.393
  Clock Pessimism Removal :  1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.825       8.393         ntclkbufg_2      
 CLMS_78_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_169/Q2                    tco                   0.261       8.654 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.985      11.639         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush_done
 CLMA_86_168/Y2                    td                    0.389      12.028 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.355      12.383         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_78_168/Y2                    td                    0.284      12.667 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop/Z
                                   net (fanout=1)        0.497      13.164         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_70_177/Y3                    td                    0.169      13.333 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.423      13.756         u_integration_kit_dbg/_N26074
 CLMA_66_180/Y3                    td                    0.377      14.133 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=157)      1.063      15.196         HREADY           
 CLMS_86_153/Y3                    td                    0.169      15.365 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.260      15.625         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5475
 CLMA_86_152/Y0                    td                    0.164      15.789 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[1]/gateop_perm/Z
                                   net (fanout=5)        1.721      17.510         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [1]
 DRM_34_104/ADB0[6]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]

 Data arrival time                                                  17.510         Logic Levels: 6  
                                                                                   Logic: 1.813ns(19.886%), Route: 7.304ns(80.114%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.568      17.053         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.083      18.136                          
 clock uncertainty                                      -0.150      17.986                          

 Setup time                                              0.016      18.002                          

 Data required time                                                 18.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.002                          
 Data arrival time                                                 -17.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  8.393
  Clock Pessimism Removal :  1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.825       8.393         ntclkbufg_2      
 CLMS_78_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_169/Q2                    tco                   0.261       8.654 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.985      11.639         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush_done
 CLMA_86_168/Y2                    td                    0.389      12.028 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.355      12.383         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_78_168/Y2                    td                    0.284      12.667 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop/Z
                                   net (fanout=1)        0.497      13.164         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_70_177/Y3                    td                    0.169      13.333 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.423      13.756         u_integration_kit_dbg/_N26074
 CLMA_66_180/Y3                    td                    0.377      14.133 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=157)      1.064      15.197         HREADY           
 CLMS_86_153/Y2                    td                    0.165      15.362 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[6]/gateop_perm/Z
                                   net (fanout=1)        0.262      15.624         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5480
 CLMA_86_152/Y1                    td                    0.169      15.793 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[6]/gateop_perm/Z
                                   net (fanout=5)        1.684      17.477         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [6]
 DRM_34_104/ADB0[11]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]

 Data arrival time                                                  17.477         Logic Levels: 6  
                                                                                   Logic: 1.814ns(19.969%), Route: 7.270ns(80.031%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.568      17.053         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.083      18.136                          
 clock uncertainty                                      -0.150      17.986                          

 Setup time                                              0.016      18.002                          

 Data required time                                                 18.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.002                          
 Data arrival time                                                 -17.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  8.393
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.825       8.393         ntclkbufg_2      
 CLMS_78_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_169/Q2                    tco                   0.261       8.654 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.985      11.639         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush_done
 CLMA_86_168/Y2                    td                    0.389      12.028 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.355      12.383         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_78_168/Y2                    td                    0.284      12.667 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop/Z
                                   net (fanout=1)        0.497      13.164         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_70_177/Y3                    td                    0.169      13.333 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.423      13.756         u_integration_kit_dbg/_N26074
 CLMA_66_180/Y3                    td                    0.377      14.133 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=157)      1.064      15.197         HREADY           
 CLMS_86_153/Y2                    td                    0.165      15.362 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[6]/gateop_perm/Z
                                   net (fanout=1)        0.262      15.624         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5480
 CLMA_86_152/Y1                    td                    0.169      15.793 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[6]/gateop_perm/Z
                                   net (fanout=5)        1.509      17.302         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [6]
 DRM_34_124/ADB0[11]                                                       r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]

 Data arrival time                                                  17.302         Logic Levels: 6  
                                                                                   Logic: 1.814ns(20.361%), Route: 7.095ns(79.639%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.568      17.053         ntclkbufg_2      
 DRM_34_124/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM3/U_ipml_sdpram_DCACHE_SRAM3/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         1.309      18.362                          
 clock uncertainty                                      -0.150      18.212                          

 Setup time                                              0.016      18.228                          

 Data required time                                                 18.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.228                          
 Data arrival time                                                 -17.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.366
  Launch Clock Delay      :  7.010
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.525       7.010         ntclkbufg_2      
 CLMA_66_176/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_66_176/Y2                    tco                   0.281       7.291 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=67)       0.267       7.558         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_66_189/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0

 Data arrival time                                                   7.558         Logic Levels: 0  
                                                                                   Logic: 0.281ns(51.277%), Route: 0.267ns(48.723%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.798       8.366         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -1.309       7.057                          
 clock uncertainty                                       0.000       7.057                          

 Hold time                                               0.402       7.459                          

 Data required time                                                  7.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.459                          
 Data arrival time                                                  -7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.366
  Launch Clock Delay      :  7.010
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.525       7.010         ntclkbufg_2      
 CLMA_66_176/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_66_176/Y2                    tco                   0.281       7.291 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=67)       0.267       7.558         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_66_189/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0

 Data arrival time                                                   7.558         Logic Levels: 0  
                                                                                   Logic: 0.281ns(51.277%), Route: 0.267ns(48.723%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.798       8.366         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/WCLK
 clock pessimism                                        -1.309       7.057                          
 clock uncertainty                                       0.000       7.057                          

 Hold time                                               0.402       7.459                          

 Data required time                                                  7.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.459                          
 Data arrival time                                                  -7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M3
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.366
  Launch Clock Delay      :  7.020
  Clock Pessimism Removal :  -1.328

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.535       7.020         ntclkbufg_2      
 CLMA_66_168/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/CLK

 CLMA_66_168/Q0                    tco                   0.223       7.243 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[7]/opit_0_inv/Q
                                   net (fanout=68)       0.359       7.602         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [7]
 CLMS_66_181/M3                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M3

 Data arrival time                                                   7.602         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.316%), Route: 0.359ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.798       8.366         ntclkbufg_2      
 CLMS_66_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/WCLK
 clock pessimism                                        -1.328       7.038                          
 clock uncertainty                                       0.000       7.038                          

 Hold time                                               0.402       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                  -7.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.830
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.964         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.428         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.428         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       6.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.830         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.133       8.963                          
 clock uncertainty                                      -0.150       8.813                          

 Setup time                                             -0.120       8.693                          

 Data required time                                                  8.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.693                          
 Data arrival time                                                  -7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.830
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.964         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.428         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.428         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       6.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.830         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.133       8.963                          
 clock uncertainty                                      -0.150       8.813                          

 Setup time                                             -0.120       8.693                          

 Data required time                                                  8.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.693                          
 Data arrival time                                                  -7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.830
  Launch Clock Delay      :  6.964
  Clock Pessimism Removal :  1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.964         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.428 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.428         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.428         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       3.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       6.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.830         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.133       8.963                          
 clock uncertainty                                      -0.150       8.813                          

 Setup time                                             -0.120       8.693                          

 Data required time                                                  8.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.693                          
 Data arrival time                                                  -7.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  5.819
  Clock Pessimism Removal :  -1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       6.195 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.195         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.195         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.987         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.133       5.854                          
 clock uncertainty                                       0.000       5.854                          

 Hold time                                              -0.074       5.780                          

 Data required time                                                  5.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.780                          
 Data arrival time                                                  -6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  5.819
  Clock Pessimism Removal :  -1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       6.195 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.195         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.195         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.987         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.133       5.854                          
 clock uncertainty                                       0.000       5.854                          

 Hold time                                              -0.074       5.780                          

 Data required time                                                  5.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.780                          
 Data arrival time                                                  -6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.987
  Launch Clock Delay      :  5.819
  Clock Pessimism Removal :  -1.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       5.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.819         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       6.195 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.195         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.195         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.987         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.133       5.854                          
 clock uncertainty                                       0.000       5.854                          

 Hold time                                              -0.074       5.780                          

 Data required time                                                  5.780                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.780                          
 Data arrival time                                                  -6.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  8.377
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.377         ntclkbufg_1      
 CLMS_26_81/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_81/Q2                     tco                   0.261       8.638 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.221       9.859         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   9.859         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.611%), Route: 1.221ns(82.389%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       8.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.932      10.698                          
 clock uncertainty                                      -0.150      10.548                          

 Setup time                                              0.175      10.723                          

 Data required time                                                 10.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.723                          
 Data arrival time                                                  -9.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  8.377
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.812       8.377         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.261       8.638 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.459       9.097         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.097         Logic Levels: 0  
                                                                                   Logic: 0.261ns(36.250%), Route: 0.459ns(63.750%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       8.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.932      10.698                          
 clock uncertainty                                      -0.150      10.548                          

 Setup time                                             -0.564       9.984                          

 Data required time                                                  9.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.984                          
 Data arrival time                                                  -9.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.674  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  8.372
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.807       8.372         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.261       8.633 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.104       9.737         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   9.737         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.121%), Route: 1.104ns(80.879%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       5.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       5.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       8.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.092 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.506         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.766         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.766 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.766         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.932      10.698                          
 clock uncertainty                                      -0.150      10.548                          

 Setup time                                              0.079      10.627                          

 Data required time                                                 10.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.627                          
 Data arrival time                                                  -9.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.899
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.016         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.223       7.239 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.218       7.457         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.457         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.567%), Route: 0.218ns(49.433%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.932       5.967                          
 clock uncertainty                                       0.150       6.117                          

 Hold time                                               0.520       6.637                          

 Data required time                                                  6.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.637                          
 Data arrival time                                                  -7.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.899
  Launch Clock Delay      :  7.026
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.544       7.026         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.223       7.249 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.371       7.620         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.620         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.932       5.967                          
 clock uncertainty                                       0.150       6.117                          

 Hold time                                               0.681       6.798                          

 Data required time                                                  6.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.798                          
 Data arrival time                                                  -7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.899
  Launch Clock Delay      :  7.016
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.534       7.016         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.223       7.239 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.260       7.499         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.499         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.541       6.106 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.593         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.899         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.899 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.899         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.932       5.967                          
 clock uncertainty                                       0.150       6.117                          

 Hold time                                               0.532       6.649                          

 Data required time                                                  6.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.649                          
 Data arrival time                                                  -7.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.498
  Launch Clock Delay      :  6.438
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.818       6.438         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.261       6.699 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.169       7.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.164       8.032 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.346       8.378         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.282       8.660 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.921         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.165       9.086 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.267       9.353         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.284       9.637 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.663      10.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_112/Y1                   td                    0.377      10.677 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.437      11.114         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_120/Y1                   td                    0.276      11.390 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.890      12.280         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24488
 CLMA_130_100/Y2                   td                    0.216      12.496 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.450      12.946         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24491
 CLMA_126_108/D1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  12.946         Logic Levels: 7  
                                                                                   Logic: 2.025ns(31.116%), Route: 4.483ns(68.884%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.563    1005.498         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Setup time                                             -0.239    1006.120                          

 Data required time                                               1006.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.120                          
 Data arrival time                                                 -12.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.498
  Launch Clock Delay      :  6.438
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.818       6.438         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.261       6.699 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.169       7.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.164       8.032 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.346       8.378         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.282       8.660 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.921         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.165       9.086 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.267       9.353         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.284       9.637 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.663      10.300         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_112/Y1                   td                    0.377      10.677 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.441      11.118         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_108/Y1                   td                    0.382      11.500 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.930      12.430         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24485
 CLMS_126_109/Y3                   td                    0.169      12.599 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.262      12.861         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24492
 CLMA_126_108/D0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.861         Logic Levels: 7  
                                                                                   Logic: 2.084ns(32.446%), Route: 4.339ns(67.554%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.563    1005.498         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Setup time                                             -0.173    1006.186                          

 Data required time                                               1006.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.186                          
 Data arrival time                                                 -12.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.498
  Launch Clock Delay      :  6.438
  Clock Pessimism Removal :  0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.818       6.438         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.261       6.699 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       1.169       7.868         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.164       8.032 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.346       8.378         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.282       8.660 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.261       8.921         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.165       9.086 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.267       9.353         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.284       9.637 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.789      10.426         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_108/Y0                   td                    0.211      10.637 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_4/gateop/F
                                   net (fanout=2)        0.757      11.394         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [4]
 CLMA_126_100/COUT                 td                    0.326      11.720 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.720         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.060      11.780 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000      11.780         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_104/Y3                   td                    0.340      12.120 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.293      12.413         _N28             
 CLMA_126_108/D2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                  12.413         Logic Levels: 7  
                                                                                   Logic: 2.093ns(35.029%), Route: 3.882ns(64.971%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.563    1005.498         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.911    1006.409                          
 clock uncertainty                                      -0.050    1006.359                          

 Setup time                                             -0.344    1006.015                          

 Data required time                                               1006.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.015                          
 Data arrival time                                                 -12.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.408
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_114_40/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/CLK

 CLMA_114_40/Q3                    tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[0]/opit_0/Q
                                   net (fanout=1)        0.258       5.941         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [0]
 DRM_122_40/DA0[0]                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   5.941         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.788       6.408         rx_clki_clkbufg  
 DRM_122_40/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.497                          
 clock uncertainty                                       0.000       5.497                          

 Hold time                                               0.137       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -5.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.408
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_114_40/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/CLK

 CLMA_114_40/Q0                    tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[3]/opit_0/Q
                                   net (fanout=1)        0.259       5.942         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [3]
 DRM_122_40/DA0[3]                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   5.942         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.788       6.408         rx_clki_clkbufg  
 DRM_122_40/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.497                          
 clock uncertainty                                       0.000       5.497                          

 Hold time                                               0.137       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -5.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.408
  Launch Clock Delay      :  5.460
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.525       5.460         rx_clki_clkbufg  
 CLMA_114_40/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/CLK

 CLMA_114_40/Q1                    tco                   0.223       5.683 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d[7]/opit_0/Q
                                   net (fanout=1)        0.260       5.943         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/rpd_d [7]
 DRM_122_40/DA0[7]                                                         f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   5.943         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.170%), Route: 0.260ns(53.830%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.788       6.408         rx_clki_clkbufg  
 DRM_122_40/CLKA[0]                                                        r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/I_tsmac_data_ram_v1_1/U_ipml_sdpram_PGL_SDPRAM_11/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.911       5.497                          
 clock uncertainty                                       0.000       5.497                          

 Hold time                                               0.137       5.634                          

 Data required time                                                  5.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.634                          
 Data arrival time                                                  -5.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.041
  Launch Clock Delay      :  8.398
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.398         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.261       8.659 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.947      10.606         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/RS

 Data arrival time                                                  10.606         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.821%), Route: 1.947ns(88.179%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.559      27.041         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/CLK
 clock pessimism                                         1.309      28.350                          
 clock uncertainty                                      -0.150      28.200                          

 Recovery time                                          -0.277      27.923                          

 Data required time                                                 27.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.923                          
 Data arrival time                                                 -10.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.041
  Launch Clock Delay      :  8.398
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.398         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.261       8.659 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.947      10.606         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.606         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.821%), Route: 1.947ns(88.179%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.559      27.041         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.309      28.350                          
 clock uncertainty                                      -0.150      28.200                          

 Recovery time                                          -0.277      27.923                          

 Data required time                                                 27.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.923                          
 Data arrival time                                                 -10.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.041
  Launch Clock Delay      :  8.398
  Clock Pessimism Removal :  1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.833       8.398         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.261       8.659 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.947      10.606         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.606         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.821%), Route: 1.947ns(88.179%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      21.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      24.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444      25.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.559      27.041         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.309      28.350                          
 clock uncertainty                                      -0.150      28.200                          

 Recovery time                                          -0.277      27.923                          

 Data required time                                                 27.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.923                          
 Data arrival time                                                 -10.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.389
  Launch Clock Delay      :  7.022
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.540       7.022         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.223       7.245 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.509       7.754         u_DDR3/global_reset_n
 CLMA_30_25/RSCO                   td                    0.104       7.858 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.858         _N1025           
 CLMA_30_29/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.858         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.115%), Route: 0.509ns(60.885%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.824       8.389         ntclkbufg_1      
 CLMA_30_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.309       7.080                          
 clock uncertainty                                       0.000       7.080                          

 Removal time                                            0.000       7.080                          

 Data required time                                                  7.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.080                          
 Data arrival time                                                  -7.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.389
  Launch Clock Delay      :  7.022
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.540       7.022         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.223       7.245 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.509       7.754         u_DDR3/global_reset_n
 CLMA_30_25/RSCO                   td                    0.104       7.858 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.858         _N1025           
 CLMA_30_29/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.858         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.115%), Route: 0.509ns(60.885%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.824       8.389         ntclkbufg_1      
 CLMA_30_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.309       7.080                          
 clock uncertainty                                       0.000       7.080                          

 Removal time                                            0.000       7.080                          

 Data required time                                                  7.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.080                          
 Data arrival time                                                  -7.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.363
  Launch Clock Delay      :  7.022
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.540       7.022         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.223       7.245 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.487       7.732         u_DDR3/global_reset_n
 CLMA_38_40/RSCO                   td                    0.104       7.836 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.836         _N559            
 CLMA_38_44/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                   7.836         Logic Levels: 1  
                                                                                   Logic: 0.327ns(40.172%), Route: 0.487ns(59.828%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.798       8.363         ntclkbufg_1      
 CLMA_38_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -1.309       7.054                          
 clock uncertainty                                       0.000       7.054                          

 Removal time                                            0.000       7.054                          

 Data required time                                                  7.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.054                          
 Data arrival time                                                  -7.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  8.406
  Clock Pessimism Removal :  1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.838       8.406         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.261       8.667 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     2.376      11.043         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.169      11.212 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.886      13.098         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_142_232/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.098         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.165%), Route: 4.262ns(90.835%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.575      17.060         ntclkbufg_2      
 CLMA_142_232/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.083      18.143                          
 clock uncertainty                                      -0.150      17.993                          

 Recovery time                                          -0.277      17.716                          

 Data required time                                                 17.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.716                          
 Data arrival time                                                 -13.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  8.406
  Clock Pessimism Removal :  1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.838       8.406         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.261       8.667 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     2.376      11.043         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.169      11.212 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.886      13.098         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_142_232/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.098         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.165%), Route: 4.262ns(90.835%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.575      17.060         ntclkbufg_2      
 CLMA_142_232/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.083      18.143                          
 clock uncertainty                                      -0.150      17.993                          

 Recovery time                                          -0.277      17.716                          

 Data required time                                                 17.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.716                          
 Data arrival time                                                 -13.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[13]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.068
  Launch Clock Delay      :  8.406
  Clock Pessimism Removal :  1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.838       8.406         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.261       8.667 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     2.376      11.043         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.169      11.212 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.891      13.103         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_146_237/RS                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.103         Logic Levels: 1  
                                                                                   Logic: 0.430ns(9.155%), Route: 4.267ns(90.845%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.583      17.068         ntclkbufg_2      
 CLMA_146_237/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.083      18.151                          
 clock uncertainty                                      -0.150      18.001                          

 Recovery time                                          -0.277      17.724                          

 Data required time                                                 17.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.724                          
 Data arrival time                                                 -13.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.621                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.389
  Launch Clock Delay      :  7.045
  Clock Pessimism Removal :  -1.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.560       7.045         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.223       7.268 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.586       7.854         SYSRESETn        
 DRM_34_208/RSTB[0]                                                        f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   7.854         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.565%), Route: 0.586ns(72.435%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.821       8.389         ntclkbufg_2      
 DRM_34_208/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -1.309       7.080                          
 clock uncertainty                                       0.000       7.080                          

 Removal time                                            0.011       7.091                          

 Data required time                                                  7.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.091                          
 Data arrival time                                                  -7.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.431
  Launch Clock Delay      :  7.045
  Clock Pessimism Removal :  -1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.560       7.045         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.223       7.268 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.633       7.901         SYSRESETn        
 CLMS_54_261/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.901         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.051%), Route: 0.633ns(73.949%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.863       8.431         ntclkbufg_2      
 CLMS_54_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.083       7.348                          
 clock uncertainty                                       0.000       7.348                          

 Removal time                                           -0.211       7.137                          

 Data required time                                                  7.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.137                          
 Data arrival time                                                  -7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.431
  Launch Clock Delay      :  7.045
  Clock Pessimism Removal :  -1.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447       5.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.560       7.045         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.223       7.268 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.633       7.901         SYSRESETn        
 CLMS_54_261/RS                                                            f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.901         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.051%), Route: 0.633ns(73.949%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.863       8.431         ntclkbufg_2      
 CLMS_54_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.083       7.348                          
 clock uncertainty                                       0.000       7.348                          

 Removal time                                           -0.211       7.137                          

 Data required time                                                  7.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.137                          
 Data arrival time                                                  -7.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.055
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.362         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.723      11.346         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.164      11.510 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      12.036         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  12.036         Logic Levels: 1  
                                                                                   Logic: 0.425ns(11.568%), Route: 3.249ns(88.432%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.570      17.055         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.932      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.277      17.560                          

 Data required time                                                 17.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.560                          
 Data arrival time                                                 -12.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.055
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.362         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.723      11.346         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.164      11.510 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      12.036         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  12.036         Logic Levels: 1  
                                                                                   Logic: 0.425ns(11.568%), Route: 3.249ns(88.432%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.570      17.055         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.932      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.277      17.560                          

 Data required time                                                 17.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.560                          
 Data arrival time                                                 -12.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.370  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.060
  Launch Clock Delay      :  8.362
  Clock Pessimism Removal :  0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.523       6.088 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.565         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       6.565 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.797       8.362         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.261       8.623 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.723      11.346         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.164      11.510 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.526      12.036         u_rst_gen/N3     
 CLMS_46_241/RSCO                  td                    0.118      12.154 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      12.154         _N1005           
 CLMS_46_245/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  12.154         Logic Levels: 2  
                                                                                   Logic: 0.543ns(14.320%), Route: 3.249ns(85.680%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935      11.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511      14.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.447      15.080 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.485         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      15.485 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.575      17.060         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.932      17.992                          
 clock uncertainty                                      -0.150      17.842                          

 Recovery time                                           0.000      17.842                          

 Data required time                                                 17.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.842                          
 Data arrival time                                                 -12.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.421
  Launch Clock Delay      :  7.001
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       7.001         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.224       7.225 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.266       9.491         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.137       9.628 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.404      10.032         u_rst_gen/N3     
 CLMS_46_241/RSCO                  td                    0.104      10.136 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.136         _N1005           
 CLMS_46_245/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.136         Logic Levels: 2  
                                                                                   Logic: 0.465ns(14.833%), Route: 2.670ns(85.167%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.853       8.421         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.932       7.489                          
 clock uncertainty                                       0.150       7.639                          

 Removal time                                            0.000       7.639                          

 Data required time                                                  7.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.639                          
 Data arrival time                                                 -10.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.416
  Launch Clock Delay      :  7.001
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       7.001         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.224       7.225 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.266       9.491         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.152       9.643 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.389      10.032         u_rst_gen/N3     
 CLMS_46_241/RS                                                            f       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.032         Logic Levels: 1  
                                                                                   Logic: 0.376ns(12.405%), Route: 2.655ns(87.595%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.848       8.416         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.932       7.484                          
 clock uncertainty                                       0.150       7.634                          

 Removal time                                           -0.211       7.423                          

 Data required time                                                  7.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.423                          
 Data arrival time                                                 -10.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.416
  Launch Clock Delay      :  7.001
  Clock Pessimism Removal :  -0.932

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.935       1.028 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.511       4.633         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.444       5.077 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.482         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.482 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.519       7.001         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.224       7.225 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.266       9.491         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.152       9.643 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.389      10.032         u_rst_gen/N3     
 CLMS_46_241/RS                                                            f       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.032         Logic Levels: 1  
                                                                                   Logic: 0.376ns(12.405%), Route: 2.655ns(87.595%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.848       8.416         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.932       7.484                          
 clock uncertainty                                       0.150       7.634                          

 Removal time                                           -0.211       7.423                          

 Data required time                                                  7.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.423                          
 Data arrival time                                                 -10.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[3]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.261       6.729 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.614       7.343         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.276       7.619 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.896       9.515         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.118       9.633 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.633         _N1034           
 CLMA_126_36/RSCO                  td                    0.089       9.722 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.722         _N1033           
 CLMA_126_40/RSCO                  td                    0.089       9.811 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.811         _N1032           
 CLMA_126_44/RSCO                  td                    0.089       9.900 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.900         _N1031           
 CLMA_126_48/RSCO                  td                    0.089       9.989 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.989         _N1030           
 CLMA_126_52/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.989         Logic Levels: 6  
                                                                                   Logic: 1.011ns(28.713%), Route: 2.510ns(71.287%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.513    1005.448         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.133                          
 clock uncertainty                                      -0.050    1006.083                          

 Recovery time                                           0.000    1006.083                          

 Data required time                                               1006.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.083                          
 Data arrival time                                                  -9.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.261       6.729 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.614       7.343         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.276       7.619 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.896       9.515         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.118       9.633 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.633         _N1034           
 CLMA_126_36/RSCO                  td                    0.089       9.722 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.722         _N1033           
 CLMA_126_40/RSCO                  td                    0.089       9.811 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.811         _N1032           
 CLMA_126_44/RSCO                  td                    0.089       9.900 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.900         _N1031           
 CLMA_126_48/RSCO                  td                    0.089       9.989 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.989         _N1030           
 CLMA_126_52/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.989         Logic Levels: 6  
                                                                                   Logic: 1.011ns(28.713%), Route: 2.510ns(71.287%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.513    1005.448         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.133                          
 clock uncertainty                                      -0.050    1006.083                          

 Recovery time                                           0.000    1006.083                          

 Data required time                                               1006.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.083                          
 Data arrival time                                                  -9.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.468
  Clock Pessimism Removal :  0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.848       6.468         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.261       6.729 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.614       7.343         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.276       7.619 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.896       9.515         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.118       9.633 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.633         _N1034           
 CLMA_126_36/RSCO                  td                    0.089       9.722 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.722         _N1033           
 CLMA_126_40/RSCO                  td                    0.089       9.811 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.811         _N1032           
 CLMA_126_44/RSCO                  td                    0.089       9.900 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.900         _N1031           
 CLMA_126_48/RSCO                  td                    0.089       9.989 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.989         _N1030           
 CLMA_126_52/RSCI                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.989         Logic Levels: 6  
                                                                                   Logic: 1.011ns(28.713%), Route: 2.510ns(71.287%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935    1000.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056    1001.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1001.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775    1002.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105    1003.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.513    1005.448         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.685    1006.133                          
 clock uncertainty                                      -0.050    1006.083                          

 Recovery time                                           0.000    1006.083                          

 Data required time                                               1006.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.083                          
 Data arrival time                                                  -9.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.094                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[44]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.473
  Launch Clock Delay      :  5.505
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.570       5.505         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.223       5.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.388       6.116         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.226       6.342 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      0.275       6.617         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_114_121/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[44]/opit_0/RS

 Data arrival time                                                   6.617         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.853       6.473         rx_clki_clkbufg  
 CLMS_114_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[44]/opit_0/CLK
 clock pessimism                                        -0.685       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                           -0.211       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                  -6.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.473
  Launch Clock Delay      :  5.505
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.570       5.505         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.223       5.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.388       6.116         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.226       6.342 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      0.275       6.617         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_114_121/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/opit_0/RS

 Data arrival time                                                   6.617         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.853       6.473         rx_clki_clkbufg  
 CLMS_114_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[46]/opit_0/CLK
 clock pessimism                                        -0.685       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                           -0.211       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                  -6.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[45]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.473
  Launch Clock Delay      :  5.505
  Clock Pessimism Removal :  -0.685

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.935       0.999 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.056       1.055 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.055         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.775       2.830 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.105       3.935         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.935 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.570       5.505         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.223       5.728 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.388       6.116         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.226       6.342 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      0.275       6.617         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMS_114_121/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[45]/opit_0/RS

 Data arrival time                                                   6.617         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    1.100       1.164 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.164         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.067       1.231 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.231         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    2.089       3.320 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        1.300       4.620         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       4.620 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.853       6.473         rx_clki_clkbufg  
 CLMS_114_121/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/damac[45]/opit_0/CLK
 clock pessimism                                        -0.685       5.788                          
 clock uncertainty                                       0.000       5.788                          

 Removal time                                           -0.211       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                  -6.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.834       8.402         ntclkbufg_2      
 CLMA_10_212/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_212/Q0                    tco                   0.261       8.663 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.265       8.928         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send [0]
 CLMS_10_213/Y1                    td                    0.377       9.305 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.285       9.590         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23917
 CLMS_10_217/Y1                    td                    0.382       9.972 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=1)        0.419      10.391         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_10_213/Y3                    td                    0.209      10.600 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.435      11.035         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_10_220/Y1                    td                    0.271      11.306 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.494      12.800         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.122      12.922 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.922         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.720      15.642 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      15.732         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  15.732         Logic Levels: 6  
                                                                                   Logic: 4.342ns(59.236%), Route: 2.988ns(40.764%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.804       8.372         ntclkbufg_2      
 CLMS_10_189/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMS_10_189/Q0                    tco                   0.258       8.630 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        4.157      12.787         nt_TX            
 IOL_151_361/DO                    td                    0.122      12.909 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000      12.909         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.720      15.629 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      15.713         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  15.713         Logic Levels: 2  
                                                                                   Logic: 3.100ns(42.229%), Route: 4.241ns(57.771%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    1.100       1.193 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        4.261       5.565         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.526       6.091 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.568         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       6.568 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.821       8.389         ntclkbufg_2      
 CLMA_14_205/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_205/Q0                    tco                   0.261       8.650 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.423       9.073         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_18_204/Y1                    td                    0.276       9.349 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.569       9.918         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.438      10.356 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000      10.356         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_200/Y2                    td                    0.122      10.478 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.860      12.338         _N20             
 IOL_7_353/DO                      td                    0.122      12.460 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.460         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.720      15.180 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      15.278         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  15.278         Logic Levels: 4  
                                                                                   Logic: 3.939ns(57.178%), Route: 2.950ns(42.822%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.063
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.209       7.043 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.674       7.717         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.221       7.938 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.180         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.132       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.466       8.778         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.185       8.963 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.072      10.035         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_86_28/Y0                     td                    0.310      10.345 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[16]/gateop_perm/Z
                                   net (fanout=1)        1.327      11.672         u_DDR3/ddrc_pwdata [16]
 HMEMC_16_1/SRB_IOL3_TS_CTRL[0]                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[16]

 Data arrival time                                                  11.672         Logic Levels: 4  
                                                                                   Logic: 1.057ns(21.848%), Route: 3.781ns(78.152%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.063         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.782      26.845                          
 clock uncertainty                                      -0.150      26.695                          

 Setup time                                             -0.738      25.957                          

 Data required time                                                 25.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.957                          
 Data arrival time                                                 -11.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[25]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.063
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.209       7.043 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.674       7.717         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.221       7.938 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.180         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.132       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.466       8.778         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.185       8.963 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.216      10.179         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_78_28/Y0                     td                    0.281      10.460 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[25]/gateop_perm/Z
                                   net (fanout=1)        1.193      11.653         u_DDR3/ddrc_pwdata [25]
 HMEMC_16_1/SRB_IOL2_TX_DATA[7]                                            f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[25]

 Data arrival time                                                  11.653         Logic Levels: 4  
                                                                                   Logic: 1.028ns(21.332%), Route: 3.791ns(78.668%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.063         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.782      26.845                          
 clock uncertainty                                      -0.150      26.695                          

 Setup time                                             -0.596      26.099                          

 Data required time                                                 26.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.099                          
 Data arrival time                                                 -11.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[24]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.063
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_42_40/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_42_40/Q0                     tco                   0.209       7.043 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.674       7.717         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4]
 CLMA_26_28/Y1                     td                    0.221       7.938 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.242       8.180         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N25372
 CLMA_26_28/Y2                     td                    0.132       8.312 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.466       8.778         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_26_36/Y1                     td                    0.167       8.945 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_5/gateop_perm/Z
                                   net (fanout=40)       1.093      10.038         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N20070
 CLMA_86_44/Y0                     td                    0.308      10.346 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65[24]/gateop_perm/Z
                                   net (fanout=1)        1.488      11.834         u_DDR3/ddrc_pwdata [24]
 HMEMC_16_1/SRB_IOL3_IODLY_CTRL[2]                                         r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[24]

 Data arrival time                                                  11.834         Logic Levels: 4  
                                                                                   Logic: 1.037ns(20.740%), Route: 3.963ns(79.260%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.308      26.063         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.782      26.845                          
 clock uncertainty                                      -0.150      26.695                          

 Setup time                                             -0.412      26.283                          

 Data required time                                                 26.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.283                          
 Data arrival time                                                 -11.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.844
  Launch Clock Delay      :  6.032
  Clock Pessimism Removal :  -0.794

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277       6.032         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMS_26_85/Q1                     tco                   0.197       6.229 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.347       6.576         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3
 CLMA_26_76/B4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.576         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.213%), Route: 0.347ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.844         ntclkbufg_1      
 CLMA_26_76/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.794       6.050                          
 clock uncertainty                                       0.000       6.050                          

 Hold time                                              -0.057       5.993                          

 Data required time                                                  5.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.993                          
 Data arrival time                                                  -6.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  6.045
  Clock Pessimism Removal :  -0.794

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.290       6.045         ntclkbufg_1      
 CLMS_38_17/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_17/Q1                     tco                   0.197       6.242 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.139       6.381         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [4]
 CLMS_38_17/Y3                     td                    0.138       6.519 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104_5/gateop_perm/Z
                                   net (fanout=2)        0.139       6.658         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104
 CLMA_38_16/B4                                                             f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.658         Logic Levels: 1  
                                                                                   Logic: 0.335ns(54.649%), Route: 0.278ns(45.351%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.486       6.865         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.794       6.071                          
 clock uncertainty                                       0.000       6.071                          

 Hold time                                              -0.057       6.014                          

 Data required time                                                  6.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.014                          
 Data arrival time                                                  -6.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.830
  Launch Clock Delay      :  6.018
  Clock Pessimism Removal :  -0.794

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.263       6.018         ntclkbufg_1      
 CLMS_26_73/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK

 CLMS_26_73/Q2                     tco                   0.197       6.215 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.139       6.354         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [6]
 CLMA_26_72/Y3                     td                    0.169       6.523 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316_8/gateop_perm/Z
                                   net (fanout=2)        0.108       6.631         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N316
 CLMA_26_64/D4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.631         Logic Levels: 1  
                                                                                   Logic: 0.366ns(59.706%), Route: 0.247ns(40.294%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.451       6.830         ntclkbufg_1      
 CLMA_26_64/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.794       6.036                          
 clock uncertainty                                       0.000       6.036                          

 Hold time                                              -0.056       5.980                          

 Data required time                                                  5.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.980                          
 Data arrival time                                                  -6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.037
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      20.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      22.901 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.529      26.430         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_89/C4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.430         Logic Levels: 0  
                                                                                   Logic: 1.214ns(25.596%), Route: 3.529ns(74.404%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.037         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      26.562                          
 clock uncertainty                                      -0.150      26.412                          

 Setup time                                             -0.081      26.331                          

 Data required time                                                 26.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.331                          
 Data arrival time                                                 -26.430                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.037
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      20.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.214      22.901 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        3.529      26.430         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_88/A4                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.430         Logic Levels: 0  
                                                                                   Logic: 1.214ns(25.596%), Route: 3.529ns(74.404%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282      26.037         ntclkbufg_1      
 CLMA_26_88/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      26.562                          
 clock uncertainty                                      -0.150      26.412                          

 Setup time                                             -0.081      26.331                          

 Data required time                                                 26.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.331                          
 Data arrival time                                                 -26.430                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.870  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.032
  Launch Clock Delay      :  5.687
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        16.000      16.000 r                        
 B5                                                      0.000      16.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      16.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      16.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      17.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      20.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403      21.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      21.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      22.978 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.493      23.471         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/Y2                     td                    0.141      23.612 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        2.342      25.954         u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_85/CE                                                             f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.954         Logic Levels: 1  
                                                                                   Logic: 1.432ns(33.560%), Route: 2.835ns(66.440%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.277      26.032         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      26.557                          
 clock uncertainty                                      -0.150      26.407                          

 Setup time                                             -0.212      26.195                          

 Data required time                                                 26.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.195                          
 Data arrival time                                                 -25.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.862
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      26.069 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        2.117      28.186         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_92/CD                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  28.186         Logic Levels: 0  
                                                                                   Logic: 1.046ns(33.070%), Route: 2.117ns(66.930%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      24.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.483      26.862         ntclkbufg_1      
 CLMA_26_92/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.525      26.337                          
 clock uncertainty                                       0.150      26.487                          

 Hold time                                               0.026      26.513                          

 Data required time                                                 26.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.513                          
 Data arrival time                                                 -28.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L2
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.853
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.053 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.122      28.175         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMS_26_85/A2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  28.175         Logic Levels: 0  
                                                                                   Logic: 1.030ns(32.678%), Route: 2.122ns(67.322%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      24.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.853         ntclkbufg_1      
 CLMS_26_85/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525      26.328                          
 clock uncertainty                                       0.150      26.478                          

 Hold time                                              -0.186      26.292                          

 Data required time                                                 26.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.292                          
 Data arrival time                                                 -28.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L2
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.853
  Launch Clock Delay      :  5.023
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      26.053 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.122      28.175         u_DDR3/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_84/A2                                                             r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  28.175         Logic Levels: 0  
                                                                                   Logic: 1.030ns(32.678%), Route: 2.122ns(67.322%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898      20.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549      24.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390      25.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      25.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      25.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.474      26.853         ntclkbufg_1      
 CLMA_26_84/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525      26.328                          
 clock uncertainty                                       0.150      26.478                          

 Hold time                                              -0.186      26.292                          

 Data required time                                                 26.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.292                          
 Data arrival time                                                 -28.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.059
  Launch Clock Delay      :  6.867
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.485       6.867         ntclkbufg_2      
 CLMS_78_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_169/Q2                    tco                   0.206       7.073 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.396       9.469         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush_done
 CLMA_86_168/Y2                    td                    0.312       9.781 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.290      10.071         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_78_168/Y2                    td                    0.227      10.298 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop/Z
                                   net (fanout=1)        0.387      10.685         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_70_177/Y3                    td                    0.135      10.820 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.361      11.181         u_integration_kit_dbg/_N26074
 CLMA_66_180/Y3                    td                    0.302      11.483 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=157)      0.891      12.374         HREADY           
 CLMS_86_153/Y3                    td                    0.135      12.509 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[1]/gateop_perm/Z
                                   net (fanout=1)        0.239      12.748         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5475
 CLMA_86_152/Y0                    td                    0.139      12.887 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[1]/gateop_perm/Z
                                   net (fanout=5)        1.398      14.285         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [1]
 DRM_34_104/ADB0[6]                                                        f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[6]

 Data arrival time                                                  14.285         Logic Levels: 6  
                                                                                   Logic: 1.456ns(19.628%), Route: 5.962ns(80.372%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.302      16.059         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.625      16.684                          
 clock uncertainty                                      -0.150      16.534                          

 Setup time                                             -0.082      16.452                          

 Data required time                                                 16.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.452                          
 Data arrival time                                                 -14.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.059
  Launch Clock Delay      :  6.867
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.485       6.867         ntclkbufg_2      
 CLMS_78_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/CLK

 CLMS_78_169/Q2                    tco                   0.206       7.073 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/flush_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.396       9.469         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush_done
 CLMA_86_168/Y2                    td                    0.312       9.781 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush0/opit_0_inv_L5Q_perm/Z
                                   net (fanout=50)       0.290      10.071         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/flush
 CLMA_78_168/Y2                    td                    0.227      10.298 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53/gateop/Z
                                   net (fanout=1)        0.387      10.685         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N53
 CLMA_70_177/Y3                    td                    0.135      10.820 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/N57_4/gateop_perm/Z
                                   net (fanout=1)        0.361      11.181         u_integration_kit_dbg/_N26074
 CLMA_66_180/Y3                    td                    0.302      11.483 r       u_integration_kit_dbg/u_ahb_mux/N78_1_9/gateop_perm/Z
                                   net (fanout=157)      0.894      12.377         HREADY           
 CLMS_86_153/Y2                    td                    0.132      12.509 r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N68_5[6]/gateop_perm/Z
                                   net (fanout=1)        0.243      12.752         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/_N5480
 CLMA_86_152/Y1                    td                    0.143      12.895 f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/N69[6]/gateop_perm/Z
                                   net (fanout=5)        1.361      14.256         u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/read_addr [6]
 DRM_34_104/ADB0[11]                                                       f       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[11]

 Data arrival time                                                  14.256         Logic Levels: 6  
                                                                                   Logic: 1.457ns(19.719%), Route: 5.932ns(80.281%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.302      16.059         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_dcache.u_cmsdk_ahb_dcache/u_D_Cache/u_DCACHE_SRAM0/U_ipml_sdpram_DCACHE_SRAM0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.625      16.684                          
 clock uncertainty                                      -0.150      16.534                          

 Setup time                                             -0.082      16.452                          

 Data required time                                                 16.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.452                          
 Data arrival time                                                 -14.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.038
  Launch Clock Delay      :  6.896
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.514       6.896         ntclkbufg_2      
 CLMA_98_117/CLK                                                           r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q_perm/CLK

 CLMA_98_117/Q2                    tco                   0.209       7.105 r       u_integration_kit_dbg/gen_ahb_ethernet_dmac.u_cmsdk_ahb_ethernet_dmac/wvalid_dmac/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.752       7.857         u_integration_kit_dbg/wvalid_dmac
 CLMS_78_125/Y2                    td                    0.189       8.046 f       u_integration_kit_dbg/N64/gateop/F
                                   net (fanout=1)        1.069       9.115         wvalid_mux       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   9.115         Logic Levels: 1  
                                                                                   Logic: 0.398ns(17.936%), Route: 1.821ns(82.064%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.281      16.038         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.625      16.663                          
 clock uncertainty                                      -0.150      16.513                          

 Setup time                                             -5.195      11.318                          

 Data required time                                                 11.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.318                          
 Data arrival time                                                  -9.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.840
  Launch Clock Delay      :  6.023
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.266       6.023         ntclkbufg_2      
 CLMA_66_176/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_66_176/Y2                    tco                   0.281       6.304 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=67)       0.263       6.567         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_66_189/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/M0

 Data arrival time                                                   6.567         Logic Levels: 0  
                                                                                   Logic: 0.281ns(51.654%), Route: 0.263ns(48.346%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.458       6.840         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c0_9/gateop/WCLK
 clock pessimism                                        -0.783       6.057                          
 clock uncertainty                                       0.000       6.057                          

 Hold time                                               0.313       6.370                          

 Data required time                                                  6.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.370                          
 Data arrival time                                                  -6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.840
  Launch Clock Delay      :  6.023
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.266       6.023         ntclkbufg_2      
 CLMA_66_176/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/CLK

 CLMA_66_176/Y2                    tco                   0.281       6.304 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[4]/opit_0_inv/Q
                                   net (fanout=67)       0.263       6.567         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [4]
 CLMS_66_189/M0                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/M0

 Data arrival time                                                   6.567         Logic Levels: 0  
                                                                                   Logic: 0.281ns(51.654%), Route: 0.263ns(48.346%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.458       6.840         ntclkbufg_2      
 CLMS_66_189/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_9/gateop/WCLK
 clock pessimism                                        -0.783       6.057                          
 clock uncertainty                                       0.000       6.057                          

 Hold time                                               0.313       6.370                          

 Data required time                                                  6.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.370                          
 Data arrival time                                                  -6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M2
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.840
  Launch Clock Delay      :  6.032
  Clock Pessimism Removal :  -0.795

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.275       6.032         ntclkbufg_2      
 CLMS_66_169/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/CLK

 CLMS_66_169/Q2                    tco                   0.197       6.229 f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/cpu_addr_dly[6]/opit_0_inv/Q
                                   net (fanout=68)       0.354       6.583         u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/dram_req_addr [6]
 CLMS_66_181/M2                                                            f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/M2

 Data arrival time                                                   6.583         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.753%), Route: 0.354ns(64.247%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.458       6.840         ntclkbufg_2      
 CLMS_66_181/CLK                                                           r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/LRU_c1_0/gateop/WCLK
 clock pessimism                                        -0.795       6.045                          
 clock uncertainty                                       0.000       6.045                          

 Hold time                                               0.313       6.358                          

 Data required time                                                  6.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.358                          
 Data arrival time                                                  -6.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.746         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       6.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.182         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.182         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       6.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.083         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.664       7.747                          
 clock uncertainty                                      -0.150       7.597                          

 Setup time                                             -0.065       7.532                          

 Data required time                                                  7.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.532                          
 Data arrival time                                                  -6.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.746         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       6.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.182         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.182         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       6.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.083         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.664       7.747                          
 clock uncertainty                                      -0.150       7.597                          

 Setup time                                             -0.065       7.532                          

 Data required time                                                  7.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.532                          
 Data arrival time                                                  -6.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.746         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       6.182 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.182         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.182         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.000       2.000 r                        
 B5                                                      0.000       2.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       2.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       2.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       2.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       6.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.083         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.664       7.747                          
 clock uncertainty                                      -0.150       7.597                          

 Setup time                                             -0.065       7.532                          

 Data required time                                                  7.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.532                          
 Data arrival time                                                  -6.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.350                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.767
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.434 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.434         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.434         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.664       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.043       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                  -5.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.767
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.434 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.434         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.434         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.664       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.043       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                  -5.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.767
  Launch Clock Delay      :  5.073
  Clock Pessimism Removal :  -0.664

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       5.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       5.073         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.434 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.434         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.434         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.767         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.664       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.043       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                  -5.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.848         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.209       7.057 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       7.418         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.418         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.667%), Route: 0.361ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       8.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.525       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Setup time                                             -0.588       8.810                          

 Data required time                                                  8.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.810                          
 Data arrival time                                                  -7.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.469       6.848         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.209       7.057 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.362       7.419         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.419         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.602%), Route: 0.362ns(63.398%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       8.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.525       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Setup time                                             -0.541       8.857                          

 Data required time                                                  8.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.857                          
 Data arrival time                                                  -7.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.023
  Launch Clock Delay      :  6.844
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.465       6.844         ntclkbufg_1      
 CLMS_26_77/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q2                     tco                   0.206       7.050 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.870       7.920         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.920         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.145%), Route: 0.870ns(80.855%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         4.000       4.000 r                        
 B5                                                      0.000       4.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       4.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       4.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       4.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       4.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       8.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.446 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.810         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.023         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.023 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.023         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.525       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Setup time                                             -0.039       9.359                          

 Data required time                                                  9.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.359                          
 Data arrival time                                                  -7.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  6.028
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.028         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q1                     tco                   0.197       6.225 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.211       6.436         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.436         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.284%), Route: 0.211ns(51.716%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.525       5.162                          
 clock uncertainty                                       0.150       5.312                          

 Hold time                                               0.404       5.716                          

 Data required time                                                  5.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.716                          
 Data arrival time                                                  -6.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  6.028
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.273       6.028         ntclkbufg_1      
 CLMA_26_80/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.197       6.225 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.249       6.474         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.474         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.170%), Route: 0.249ns(55.830%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.525       5.162                          
 clock uncertainty                                       0.150       5.312                          

 Hold time                                               0.416       5.728                          

 Data required time                                                  5.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.728                          
 Data arrival time                                                  -6.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.875  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  6.037
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.282       6.037         ntclkbufg_1      
 CLMS_26_89/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMS_26_89/Q2                     tco                   0.197       6.234 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.357       6.591         u_DDR3/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.591         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.560%), Route: 0.357ns(64.440%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_50m|u_DDR3/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT0_WL             td                    0.403       5.024 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       5.443         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.687         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.687 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.687         u_DDR3/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.525       5.162                          
 clock uncertainty                                       0.150       5.312                          

 Hold time                                               0.529       5.841                          

 Data required time                                                  5.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.841                          
 Data arrival time                                                  -6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  5.062
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.473       5.062         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.209       5.271 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.886       6.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.131       6.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.279       6.567         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.226       6.793 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       7.033         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.132       7.165 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.248       7.413         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.227       7.640 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.487       8.127         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_112/Y1                   td                    0.302       8.429 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.346       8.775         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_120/Y1                   td                    0.221       8.996 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_6/gateop_perm/Z
                                   net (fanout=1)        0.700       9.696         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24488
 CLMA_130_100/Y2                   td                    0.173       9.869 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_9/gateop_perm/Z
                                   net (fanout=1)        0.351      10.220         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24491
 CLMA_126_108/D1                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I1

 Data arrival time                                                  10.220         Logic Levels: 7  
                                                                                   Logic: 1.621ns(31.427%), Route: 3.537ns(68.573%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.298    1004.427         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.045                          
 clock uncertainty                                      -0.050    1004.995                          

 Setup time                                             -0.143    1004.852                          

 Data required time                                               1004.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.852                          
 Data arrival time                                                 -10.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  5.062
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.473       5.062         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.209       5.271 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.886       6.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.131       6.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.279       6.567         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.226       6.793 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       7.033         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.132       7.165 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.248       7.413         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.227       7.640 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.487       8.127         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_112/Y1                   td                    0.302       8.429 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578/gateop_perm/Z
                                   net (fanout=5)        0.326       8.755         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N578
 CLMA_130_108/Y1                   td                    0.307       9.062 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.710       9.772         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24485
 CLMS_126_109/Y3                   td                    0.135       9.907 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N600_mux15_10/gateop_perm/Z
                                   net (fanout=1)        0.242      10.149         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24492
 CLMA_126_108/D0                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  10.149         Logic Levels: 7  
                                                                                   Logic: 1.669ns(32.809%), Route: 3.418ns(67.191%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.298    1004.427         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.045                          
 clock uncertainty                                      -0.050    1004.995                          

 Setup time                                             -0.103    1004.892                          

 Data required time                                               1004.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.892                          
 Data arrival time                                                 -10.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.743                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  5.062
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.473       5.062         rx_clki_clkbufg  
 CLMS_114_93/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/CLK

 CLMS_114_93/Q2                    tco                   0.209       5.271 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct[14]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       0.886       6.157         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rbct [14]
 CLMA_126_120/Y0                   td                    0.131       6.288 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15_3/gateop_perm/Z
                                   net (fanout=1)        0.279       6.567         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20186
 CLMA_118_121/Y0                   td                    0.226       6.793 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_13/gateop_perm/Z
                                   net (fanout=1)        0.240       7.033         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N24873
 CLMA_118_120/Y2                   td                    0.132       7.165 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux3_14/gateop_perm/Z
                                   net (fanout=28)       0.248       7.413         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/_N20540
 CLMA_118_121/Y2                   td                    0.227       7.640 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577_mux15/gateop_perm/Z
                                   net (fanout=18)       0.767       8.407         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N577
 CLMA_130_97/Y3                    td                    0.165       8.572 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N590_3/gateop/F
                                   net (fanout=1)        0.358       8.930         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/dfbc [3]
                                                         0.307       9.237 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_0/gateop_A2/Cout
                                                         0.000       9.237         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [2]
 CLMA_126_100/COUT                 td                    0.083       9.320 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.320         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [6]
                                                         0.055       9.375 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_4/gateop_A2/Cout
                                                         0.000       9.375         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.co [10]
 CLMA_126_104/Y3                   td                    0.272       9.647 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/N593.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.235       9.882         _N28             
 CLMA_126_108/D2                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/I2

 Data arrival time                                                   9.882         Logic Levels: 7  
                                                                                   Logic: 1.807ns(37.490%), Route: 3.013ns(62.510%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.298    1004.427         rx_clki_clkbufg  
 CLMA_126_108/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/irle/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.618    1005.045                          
 clock uncertainty                                      -0.050    1004.995                          

 Setup time                                             -0.219    1004.776                          

 Data required time                                               1004.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.776                          
 Data arrival time                                                  -9.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[24]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.040
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.254       4.383         rx_clki_clkbufg  
 CLMA_118_77/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[24]/opit_0_MUX4TO1Q/CLK

 CLMA_118_77/Q1                    tco                   0.198       4.581 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/rsv[24]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.141       4.722         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/irsv [24]
 CLMA_118_76/M0                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/D

 Data arrival time                                                   4.722         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_118_76/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/CLK
 clock pessimism                                        -0.630       4.410                          
 clock uncertainty                                       0.000       4.410                          

 Hold time                                              -0.003       4.407                          

 Data required time                                                  4.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.407                          
 Data arrival time                                                  -4.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.058
  Launch Clock Delay      :  4.402
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.273       4.402         rx_clki_clkbufg  
 CLMA_118_29/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMA_118_29/Q1                    tco                   0.198       4.600 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.143       4.743         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_addr [0]
 CLMA_118_28/M1                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/D

 Data arrival time                                                   4.743         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.469       5.058         rx_clki_clkbufg  
 CLMA_118_28/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pgs_tsmac_rx_sm_v1_1/wr_ptr_sta[0]/opit_0/CLK
 clock pessimism                                        -0.630       4.428                          
 clock uncertainty                                       0.000       4.428                          

 Hold time                                              -0.003       4.425                          

 Data required time                                                  4.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.425                          
 Data arrival time                                                  -4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[1]/opit_0_inv/CLK
Endpoint    : u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[1]/opit_0_inv/D
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.096
  Launch Clock Delay      :  4.435
  Clock Pessimism Removal :  -0.630

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.306       4.435         rx_clki_clkbufg  
 CLMA_106_132/CLK                                                          r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[1]/opit_0_inv/CLK

 CLMA_106_132/Q3                   tco                   0.198       4.633 r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1[1]/opit_0_inv/Q
                                   net (fanout=1)        0.157       4.790         u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_106_129/M3                                                           r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[1]/opit_0_inv/D

 Data arrival time                                                   4.790         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.775%), Route: 0.157ns(44.225%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.507       5.096         rx_clki_clkbufg  
 CLMA_106_129/CLK                                                          r       u_TSMAC_FIFO_RXCKLI/U_ipml_fifo_TSMAC_FIFO_RXCKLI/U_ipml_fifo_ctrl/wrptr2[1]/opit_0_inv/CLK
 clock pessimism                                        -0.630       4.466                          
 clock uncertainty                                       0.000       4.466                          

 Hold time                                              -0.003       4.463                          

 Data required time                                                  4.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.463                          
 Data arrival time                                                  -4.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  6.865
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.486       6.865         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.206       7.071 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.557       8.628         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/RS

 Data arrival time                                                   8.628         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.685%), Route: 1.557ns(88.315%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.296      26.051         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv/CLK
 clock pessimism                                         0.782      26.833                          
 clock uncertainty                                      -0.150      26.683                          

 Recovery time                                          -0.212      26.471                          

 Data required time                                                 26.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.471                          
 Data arrival time                                                  -8.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  6.865
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.486       6.865         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.206       7.071 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.557       8.628         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.628         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.685%), Route: 1.557ns(88.315%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.296      26.051         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.782      26.833                          
 clock uncertainty                                      -0.150      26.683                          

 Recovery time                                          -0.212      26.471                          

 Data required time                                                 26.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.471                          
 Data arrival time                                                  -8.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  6.865
  Clock Pessimism Removal :  0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.486       6.865         ntclkbufg_1      
 CLMA_38_16/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q1                     tco                   0.206       7.071 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.557       8.628         u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMA_26_100/RS                                                            f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.628         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.685%), Route: 1.557ns(88.315%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      20.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      20.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      24.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340      24.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000      24.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.296      26.051         ntclkbufg_1      
 CLMA_26_100/CLK                                                           r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.782      26.833                          
 clock uncertainty                                      -0.150      26.683                          

 Recovery time                                          -0.212      26.471                          

 Data required time                                                 26.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.471                          
 Data arrival time                                                  -8.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.833
  Launch Clock Delay      :  6.031
  Clock Pessimism Removal :  -0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.276       6.031         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.198       6.229 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.446       6.675         u_DDR3/global_reset_n
 CLMA_38_40/RSCO                   td                    0.100       6.775 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.775         _N559            
 CLMA_38_44/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/RS

 Data arrival time                                                   6.775         Logic Levels: 1  
                                                                                   Logic: 0.298ns(40.054%), Route: 0.446ns(59.946%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.833         ntclkbufg_1      
 CLMA_38_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                        -0.782       6.051                          
 clock uncertainty                                       0.000       6.051                          

 Removal time                                            0.000       6.051                          

 Data required time                                                  6.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.051                          
 Data arrival time                                                  -6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.833
  Launch Clock Delay      :  6.031
  Clock Pessimism Removal :  -0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.276       6.031         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.198       6.229 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.446       6.675         u_DDR3/global_reset_n
 CLMA_38_40/RSCO                   td                    0.100       6.775 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.775         _N559            
 CLMA_38_44/RSCI                                                           f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/RS

 Data arrival time                                                   6.775         Logic Levels: 1  
                                                                                   Logic: 0.298ns(40.054%), Route: 0.446ns(59.946%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.454       6.833         ntclkbufg_1      
 CLMA_38_44/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.782       6.051                          
 clock uncertainty                                       0.000       6.051                          

 Removal time                                            0.000       6.051                          

 Data required time                                                  6.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.051                          
 Data arrival time                                                  -6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.859
  Launch Clock Delay      :  6.031
  Clock Pessimism Removal :  -0.782

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.276       6.031         ntclkbufg_1      
 CLMA_46_28/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_46_28/Q0                     tco                   0.197       6.228 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.490       6.718         u_DDR3/global_reset_n
 CLMA_30_25/RSCO                   td                    0.092       6.810 r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.810         _N1025           
 CLMA_30_29/RSCI                                                           r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.810         Logic Levels: 1  
                                                                                   Logic: 0.289ns(37.099%), Route: 0.490ns(62.901%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.480       6.859         ntclkbufg_1      
 CLMA_30_29/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.782       6.077                          
 clock uncertainty                                       0.000       6.077                          

 Removal time                                            0.000       6.077                          

 Data required time                                                  6.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.077                          
 Data arrival time                                                  -6.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.069
  Launch Clock Delay      :  6.873
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.491       6.873         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.206       7.079 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     1.900       8.979         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.143       9.122 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.554      10.676         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_142_232/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.676         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.177%), Route: 3.454ns(90.823%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.312      16.069         ntclkbufg_2      
 CLMA_142_232/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      16.694                          
 clock uncertainty                                      -0.150      16.544                          

 Recovery time                                          -0.212      16.332                          

 Data required time                                                 16.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.332                          
 Data arrival time                                                 -10.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.069
  Launch Clock Delay      :  6.873
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.491       6.873         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.206       7.079 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     1.900       8.979         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.143       9.122 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.554      10.676         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_142_232/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.676         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.177%), Route: 3.454ns(90.823%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.312      16.069         ntclkbufg_2      
 CLMA_142_232/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/stct[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      16.694                          
 clock uncertainty                                      -0.150      16.544                          

 Recovery time                                          -0.212      16.332                          

 Data required time                                                 16.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.332                          
 Data arrival time                                                 -10.676                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[12]/opit_0_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.077
  Launch Clock Delay      :  6.873
  Clock Pessimism Removal :  0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.491       6.873         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.206       7.079 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     1.900       8.979         SYSRESETn        
 CLMA_114_136/Y1                   td                    0.143       9.122 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N12_1/gateop_perm/Z
                                   net (fanout=109)      1.527      10.649         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srtfn
 CLMA_146_237/RS                                                           f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.649         Logic Levels: 1  
                                                                                   Logic: 0.349ns(9.243%), Route: 3.427ns(90.757%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.320      16.077         ntclkbufg_2      
 CLMA_146_237/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/petfn_top_1/ttct[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.625      16.702                          
 clock uncertainty                                      -0.150      16.552                          

 Recovery time                                          -0.212      16.340                          

 Data required time                                                 16.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.340                          
 Data arrival time                                                 -10.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.858
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  -0.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.294       6.051         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.197       6.248 f       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.562       6.810         SYSRESETn        
 DRM_34_208/RSTB[0]                                                        f       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.810         Logic Levels: 0  
                                                                                   Logic: 0.197ns(25.955%), Route: 0.562ns(74.045%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.476       6.858         ntclkbufg_2      
 DRM_34_208/CLKB[0]                                                        r       u_integration_kit_dbg/gen_ahb_icache.u_cmsdk_ahb_icache/u_I_Cache/u_ICACHE_INS1/U_ipml_sdpram_ICACHE_INS1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.783       6.075                          
 clock uncertainty                                       0.000       6.075                          

 Removal time                                           -0.005       6.070                          

 Data required time                                                  6.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.070                          
 Data arrival time                                                  -6.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.905
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.294       6.051         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.198       6.249 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.589       6.838         SYSRESETn        
 CLMS_54_261/RS                                                            r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.838         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.159%), Route: 0.589ns(74.841%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.523       6.905         ntclkbufg_2      
 CLMS_54_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itop[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.625       6.280                          
 clock uncertainty                                       0.000       6.280                          

 Removal time                                           -0.195       6.085                          

 Data required time                                                  6.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.085                          
 Data arrival time                                                  -6.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK
Endpoint    : u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.905
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  -0.625

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342       4.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       4.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.294       6.051         ntclkbufg_2      
 CLMA_46_232/CLK                                                           r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/CLK

 CLMA_46_232/Q2                    tco                   0.198       6.249 r       u_rst_gen/sysreset_st_3/opit_0_L5Q_perm/Q
                                   net (fanout=1529)     0.589       6.838         SYSRESETn        
 CLMS_54_261/RS                                                            r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.838         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.159%), Route: 0.589ns(74.841%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.523       6.905         ntclkbufg_2      
 CLMS_54_261/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_watchdog.u_apb_watchdog/wdog_itcr/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.625       6.280                          
 clock uncertainty                                       0.000       6.280                          

 Removal time                                           -0.195       6.085                          

 Data required time                                                  6.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.085                          
 Data arrival time                                                  -6.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.061
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.206       7.040 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.557       9.597         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.131       9.728 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.427      10.155         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                  10.155         Logic Levels: 1  
                                                                                   Logic: 0.337ns(10.148%), Route: 2.984ns(89.852%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.304      16.061         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                         0.525      16.586                          
 clock uncertainty                                      -0.150      16.436                          

 Recovery time                                          -0.223      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                 -10.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.061
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.206       7.040 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.557       9.597         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.131       9.728 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.427      10.155         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                  10.155         Logic Levels: 1  
                                                                                   Logic: 0.337ns(10.148%), Route: 2.984ns(89.852%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.304      16.061         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.525      16.586                          
 clock uncertainty                                      -0.150      16.436                          

 Recovery time                                          -0.223      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                 -10.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.065
  Launch Clock Delay      :  6.834
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.390       5.011 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       5.379         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       5.379 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.455       6.834         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.206       7.040 f       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.557       9.597         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.139       9.736 f       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.416      10.152         u_rst_gen/N3     
 CLMS_46_241/RSCO                  td                    0.102      10.254 f       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.254         _N1005           
 CLMS_46_245/RSCI                                                          f       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                  10.254         Logic Levels: 2  
                                                                                   Logic: 0.447ns(13.070%), Route: 2.973ns(86.930%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093      10.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781      10.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151      14.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.342      14.438 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.757         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000      14.757 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.308      16.065         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.525      16.590                          
 clock uncertainty                                      -0.150      16.440                          

 Recovery time                                           0.000      16.440                          

 Data required time                                                 16.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.440                          
 Data arrival time                                                 -10.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[5]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.887
  Launch Clock Delay      :  6.014
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.014         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.198       6.212 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.015       8.227         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.121       8.348 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.347       8.695         u_rst_gen/N3     
 CLMS_46_241/RSCO                  td                    0.092       8.787 r       u_rst_gen/cnt[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.787         _N1005           
 CLMS_46_245/RSCI                                                          r       u_rst_gen/cnt[5]/opit_0_A2Q21/RS

 Data arrival time                                                   8.787         Logic Levels: 2  
                                                                                   Logic: 0.411ns(14.821%), Route: 2.362ns(85.179%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.505       6.887         ntclkbufg_2      
 CLMS_46_245/CLK                                                           r       u_rst_gen/cnt[5]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.525       6.362                          
 clock uncertainty                                       0.150       6.512                          

 Removal time                                            0.000       6.512                          

 Data required time                                                  6.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.512                          
 Data arrival time                                                  -8.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[1]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.882
  Launch Clock Delay      :  6.014
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.014         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.198       6.212 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.015       8.227         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.121       8.348 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.347       8.695         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[1]/opit_0_A2Q21/RS

 Data arrival time                                                   8.695         Logic Levels: 1  
                                                                                   Logic: 0.319ns(11.899%), Route: 2.362ns(88.101%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.500       6.882         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.525       6.357                          
 clock uncertainty                                       0.150       6.507                          

 Removal time                                           -0.195       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -8.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rst_gen/cnt[3]/opit_0_A2Q21/RS
Path Group  : axi_clk0
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.882
  Launch Clock Delay      :  6.014
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.781       0.874 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.151       4.096         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT1                td                    0.340       4.436 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.755         u_DDR3/pll_pclk  
 USCM_74_106/CLK_USCM              td                    0.000       4.755 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=159)      1.259       6.014         ntclkbufg_1      
 CLMA_26_68/CLK                                                            r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/CLK

 CLMA_26_68/Q0                     tco                   0.198       6.212 r       u_DDR3/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.015       8.227         nt_LED[2]        
 CLMA_54_248/Y0                    td                    0.121       8.348 r       u_rst_gen/N3/gateop_perm/Z
                                   net (fanout=2)        0.347       8.695         u_rst_gen/N3     
 CLMS_46_241/RS                                                            r       u_rst_gen/cnt[3]/opit_0_A2Q21/RS

 Data arrival time                                                   8.695         Logic Levels: 1  
                                                                                   Logic: 0.319ns(11.899%), Route: 2.362ns(88.101%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.500       6.882         ntclkbufg_2      
 CLMS_46_241/CLK                                                           r       u_rst_gen/cnt[3]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.525       6.357                          
 clock uncertainty                                       0.150       6.507                          

 Removal time                                           -0.195       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -8.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[6]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.381
  Launch Clock Delay      :  5.089
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.500       5.089         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.209       5.298 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.471       5.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.217       5.986 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.465       7.451         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.102       7.553 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       7.553         _N1034           
 CLMA_126_36/RSCO                  td                    0.074       7.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.627         _N1033           
 CLMA_126_40/RSCO                  td                    0.074       7.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       7.701         _N1032           
 CLMA_126_44/RSCO                  td                    0.074       7.775 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.775         _N1031           
 CLMA_126_48/RSCO                  td                    0.074       7.849 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.849         _N1030           
 CLMA_126_52/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.849         Logic Levels: 6  
                                                                                   Logic: 0.824ns(29.855%), Route: 1.936ns(70.145%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.252    1004.381         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.841                          
 clock uncertainty                                      -0.050    1004.791                          

 Recovery time                                           0.000    1004.791                          

 Data required time                                               1004.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.791                          
 Data arrival time                                                  -7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.381
  Launch Clock Delay      :  5.089
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.500       5.089         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.209       5.298 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.471       5.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.217       5.986 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.465       7.451         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.102       7.553 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       7.553         _N1034           
 CLMA_126_36/RSCO                  td                    0.074       7.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.627         _N1033           
 CLMA_126_40/RSCO                  td                    0.074       7.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       7.701         _N1032           
 CLMA_126_44/RSCO                  td                    0.074       7.775 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.775         _N1031           
 CLMA_126_48/RSCO                  td                    0.074       7.849 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.849         _N1030           
 CLMA_126_52/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.849         Logic Levels: 6  
                                                                                   Logic: 0.824ns(29.855%), Route: 1.936ns(70.145%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.252    1004.381         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.841                          
 clock uncertainty                                      -0.050    1004.791                          

 Recovery time                                           0.000    1004.791                          

 Data required time                                               1004.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.791                          
 Data arrival time                                                  -7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/RS
Path Group  : rx_clki_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.381
  Launch Clock Delay      :  5.089
  Clock Pessimism Removal :  0.460

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.500       5.089         rx_clki_clkbufg  
 CLMA_114_128/CLK                                                          r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/CLK

 CLMA_114_128/Q0                   tco                   0.209       5.298 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2/opit_0/Q
                                   net (fanout=1)        0.471       5.769         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrfn2
 CLMA_114_128/Y1                   td                    0.217       5.986 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N17_1/gateop_perm/Z
                                   net (fanout=137)      1.465       7.451         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrfn
 CLMA_126_32/RSCO                  td                    0.102       7.553 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[22]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       7.553         _N1034           
 CLMA_126_36/RSCO                  td                    0.074       7.627 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[17]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.627         _N1033           
 CLMA_126_40/RSCO                  td                    0.074       7.701 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[10]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       7.701         _N1032           
 CLMA_126_44/RSCO                  td                    0.074       7.775 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/pecrc_1/creg[23]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.775         _N1031           
 CLMA_126_48/RSCO                  td                    0.074       7.849 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.849         _N1030           
 CLMA_126_52/RSCI                                                          f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.849         Logic Levels: 6  
                                                                                   Logic: 0.824ns(29.855%), Route: 1.936ns(70.145%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H18                                                     0.000    1000.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064    1000.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781    1000.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041    1000.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000    1000.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383    1002.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860    1003.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000    1003.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.252    1004.381         rx_clki_clkbufg  
 CLMA_126_52/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/perfn_top_1/hashv[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.460    1004.841                          
 clock uncertainty                                      -0.050    1004.791                          

 Recovery time                                           0.000    1004.791                          

 Data required time                                               1004.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.791                          
 Data arrival time                                                  -7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[21]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.040
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.258       4.387         rx_clki_clkbufg  
 CLMS_114_77/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_77/Q1                    tco                   0.197       4.584 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.167       4.751         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_114_72/Y1                    td                    0.196       4.947 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=68)       0.257       5.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_76/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[21]/opit_0/RS

 Data arrival time                                                   5.204         Logic Levels: 1  
                                                                                   Logic: 0.393ns(48.103%), Route: 0.424ns(51.897%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_118_76/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[21]/opit_0/CLK
 clock pessimism                                        -0.618       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                           -0.195       4.227                          

 Data required time                                                  4.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.227                          
 Data arrival time                                                  -5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.040
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.258       4.387         rx_clki_clkbufg  
 CLMS_114_77/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_77/Q1                    tco                   0.197       4.584 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.167       4.751         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_114_72/Y1                    td                    0.196       4.947 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=68)       0.257       5.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_76/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/RS

 Data arrival time                                                   5.204         Logic Levels: 1  
                                                                                   Logic: 0.393ns(48.103%), Route: 0.424ns(51.897%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_118_76/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[24]/opit_0/CLK
 clock pessimism                                        -0.618       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                           -0.195       4.227                          

 Data required time                                                  4.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.227                          
 Data arrival time                                                  -5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK
Endpoint    : u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/RS
Path Group  : rx_clki_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.040
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.781       0.845 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.041       0.886 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       0.886         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.383       2.269 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.860       3.129         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.129 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.258       4.387         rx_clki_clkbufg  
 CLMS_114_77/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/CLK

 CLMS_114_77/Q1                    tco                   0.197       4.584 f       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2/opit_0/Q
                                   net (fanout=1)        0.167       4.751         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/rrmc2
 CLMA_114_72/Y1                    td                    0.196       4.947 r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pecar_1/N37_1/gateop_perm/Z
                                   net (fanout=68)       0.257       5.204         u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/srrmc
 CLMA_118_76/RS                                                            r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/RS

 Data arrival time                                                   5.204         Logic Levels: 1  
                                                                                   Logic: 0.393ns(48.103%), Route: 0.424ns(51.897%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H18                                                     0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.064       0.064         rx_clki          
 IOBD_152_198/DIN                  td                    0.898       0.962 r       rx_clki_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.962         rx_clki_ibuf/ntD 
 IOL_151_198/INCK                  td                    0.047       1.009 r       rx_clki_ibuf/opit_1/INCK
                                   net (fanout=1)        0.000       1.009         _N41             
 IOCKDLY_150_185/CLK_OUT           td                    1.590       2.599 r       u_GTP_IOCLKDELAY/opit_0/CLKOUT
                                   net (fanout=1)        0.990       3.589         rx_clki_shft_bufg
 USCM_74_105/CLK_USCM              td                    0.000       3.589 r       u_GTP_CLKBUFG/gopclkbufg/CLKOUT
                                   net (fanout=461)      1.451       5.040         rx_clki_clkbufg  
 CLMA_118_76/CLK                                                           r       u_tsmac_phy/U_pgs_tsmac_core_v1_1/U_pe_mcxmac/pe_mcxmac_core_1/permc_top_1/rsv[25]/opit_0/CLK
 clock pessimism                                        -0.618       4.422                          
 clock uncertainty                                       0.000       4.422                          

 Removal time                                           -0.195       4.227                          

 Data required time                                                  4.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.227                          
 Data arrival time                                                  -5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.977                          
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK
Endpoint    : TX (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.465       6.847         ntclkbufg_2      
 CLMS_10_189/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/CLK

 CLMS_10_189/Q0                    tco                   0.206       7.053 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_uart_0.u_apb_uart_0/reg_txd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        4.104      11.157         nt_TX            
 IOL_151_361/DO                    td                    0.081      11.238 f       TX_obuf/opit_1/O 
                                   net (fanout=1)        0.000      11.238         TX_obuf/ntO      
 IOBS_152_361/PAD                  td                    2.029      13.267 f       TX_obuf/opit_0/O 
                                   net (fanout=1)        0.084      13.351         TX               
 C10                                                                       f       TX (port)        

 Data arrival time                                                  13.351         Logic Levels: 2  
                                                                                   Logic: 2.316ns(35.609%), Route: 4.188ns(64.391%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : spi0_cs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.492       6.874         ntclkbufg_2      
 CLMA_10_212/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_10_212/Q0                    tco                   0.209       7.083 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.246       7.329         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/cnt_data_send [0]
 CLMS_10_213/Y1                    td                    0.302       7.631 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_4/gateop_perm/Z
                                   net (fanout=1)        0.233       7.864         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N23917
 CLMS_10_217/Y1                    td                    0.307       8.171 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112_8/gateop_perm/Z
                                   net (fanout=1)        0.358       8.529         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N112
 CLMS_10_213/Y3                    td                    0.167       8.696 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/spi_ss1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.371       9.067         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/_N1
 CLMA_10_220/Y1                    td                    0.217       9.284 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N262_0/gateop_perm/Z
                                   net (fanout=1)        1.374      10.658         nt_spi0_cs       
 IOL_7_350/DO                      td                    0.081      10.739 f       spi0_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.739         spi0_cs_obuf/ntO 
 IOBD_0_350/PAD                    td                    2.029      12.768 f       spi0_cs_obuf/opit_0/O
                                   net (fanout=1)        0.090      12.858         spi0_cs          
 B8                                                                        f       spi0_cs (port)   

 Data arrival time                                                  12.858         Logic Levels: 6  
                                                                                   Logic: 3.312ns(55.348%), Route: 2.672ns(44.652%)
====================================================================================================

====================================================================================================

Startpoint  : u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK
Endpoint    : spi0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       ex_clk_50m (port)
                                   net (fanout=1)        0.093       0.093         ex_clk_50m       
 IOBD_0_298/DIN                    td                    0.898       0.991 r       ex_clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         ex_clk_50m_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       ex_clk_50m_ibuf/opit_1/OUT
                                   net (fanout=1)        3.549       4.621         nt_ex_clk_50m    
 PLL_82_71/CLK_OUT2                td                    0.393       5.014 r       u_DDR3/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       5.382         HCLK             
 USCM_74_104/CLK_USCM              td                    0.000       5.382 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=4272)     1.480       6.862         ntclkbufg_2      
 CLMA_14_205/CLK                                                           r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/CLK

 CLMA_14_205/Q0                    tco                   0.209       7.071 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL[0]/opit_0_inv/Q
                                   net (fanout=10)       0.363       7.434         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/DIV_SEL [0]
 CLMA_18_204/Y1                    td                    0.221       7.655 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N270/gateop_perm/Z
                                   net (fanout=2)        0.447       8.102         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/CLKDIV [2]
                                                         0.351       8.453 r       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_0/gateop_A2/Cout
                                                         0.000       8.453         u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.co [2]
 CLMA_10_200/Y2                    td                    0.097       8.550 f       u_integration_kit_dbg/u_apb_subsystem/gen_apb_spi_0.u_apb_spi_0/N46.lt_2/gateop_perm/Y
                                   net (fanout=11)       1.711      10.261         _N20             
 IOL_7_353/DO                      td                    0.081      10.342 f       spi0_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.342         spi0_clk_obuf/ntO
 IOBS_0_353/PAD                    td                    2.029      12.371 f       spi0_clk_obuf/opit_0/O
                                   net (fanout=1)        0.098      12.469         spi0_clk         
 C9                                                                        f       spi0_clk (port)  

 Data arrival time                                                  12.469         Logic Levels: 4  
                                                                                   Logic: 2.988ns(53.291%), Route: 2.619ns(46.709%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_DDR3/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 26.000 sec
Action report_timing: CPU time elapsed is 24.000 sec
Current time: Thu Apr  8 08:49:11 2021
Action report_timing: Peak memory pool usage is 645,525,504 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Apr  8 08:49:16 2021
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.234375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/yangl/Documents/IC_competition/arm/M1_PGL22G_RTOS/PDS_project/pnr/generate_bitstream/m1_soc_top.sbit"
Generate programming file takes 25.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 32.000 sec
Action gen_bit_stream: CPU time elapsed is 29.922 sec
Current time: Thu Apr  8 08:49:47 2021
Action gen_bit_stream: Peak memory pool usage is 482,230,272 bytes
Process "Generate Bitstream" done.
