<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › fhc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>fhc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* fhc.h: FHC and Clock board register definitions.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997, 1999 David S. Miller (davem@redhat.com)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SPARC64_FHC_H</span>
<span class="cp">#define _SPARC64_FHC_H</span>

<span class="cm">/* Clock board register offsets. */</span>
<span class="cp">#define CLOCK_CTRL	0x00UL	</span><span class="cm">/* Main control */</span><span class="cp"></span>
<span class="cp">#define CLOCK_STAT1	0x10UL	</span><span class="cm">/* Status one */</span><span class="cp"></span>
<span class="cp">#define CLOCK_STAT2	0x20UL	</span><span class="cm">/* Status two */</span><span class="cp"></span>
<span class="cp">#define CLOCK_PWRSTAT	0x30UL	</span><span class="cm">/* Power status */</span><span class="cp"></span>
<span class="cp">#define CLOCK_PWRPRES	0x40UL	</span><span class="cm">/* Power presence */</span><span class="cp"></span>
<span class="cp">#define CLOCK_TEMP	0x50UL	</span><span class="cm">/* Temperature */</span><span class="cp"></span>
<span class="cp">#define CLOCK_IRQDIAG	0x60UL	</span><span class="cm">/* IRQ diagnostics */</span><span class="cp"></span>
<span class="cp">#define CLOCK_PWRSTAT2	0x70UL	</span><span class="cm">/* Power status two */</span><span class="cp"></span>

<span class="cp">#define CLOCK_CTRL_LLED		0x04	</span><span class="cm">/* Left LED, 0 == on */</span><span class="cp"></span>
<span class="cp">#define CLOCK_CTRL_MLED		0x02	</span><span class="cm">/* Mid LED, 1 == on */</span><span class="cp"></span>
<span class="cp">#define CLOCK_CTRL_RLED		0x01	</span><span class="cm">/* RIght LED, 1 == on */</span><span class="cp"></span>

<span class="cm">/* Firehose controller register offsets */</span>
<span class="cp">#define FHC_PREGS_ID	0x00UL	</span><span class="cm">/* FHC ID */</span><span class="cp"></span>
<span class="cp">#define  FHC_ID_VERS		0xf0000000 </span><span class="cm">/* Version of this FHC		*/</span><span class="cp"></span>
<span class="cp">#define  FHC_ID_PARTID		0x0ffff000 </span><span class="cm">/* Part ID code (0x0f9f == FHC)	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_ID_MANUF		0x0000007e </span><span class="cm">/* Manufacturer (0x3e == SUN&#39;s JEDEC)*/</span><span class="cp"></span>
<span class="cp">#define  FHC_ID_RESV		0x00000001 </span><span class="cm">/* Read as one			*/</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_RCS	0x10UL	</span><span class="cm">/* FHC Reset Control/Status Register */</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_POR		0x80000000 </span><span class="cm">/* Last reset was a power cycle	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_SPOR		0x40000000 </span><span class="cm">/* Last reset was sw power on reset	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_SXIR		0x20000000 </span><span class="cm">/* Last reset was sw XIR reset	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_BPOR		0x10000000 </span><span class="cm">/* Last reset was due to POR button	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_BXIR		0x08000000 </span><span class="cm">/* Last reset was due to XIR button	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_WEVENT		0x04000000 </span><span class="cm">/* CPU reset was due to wakeup event	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_CFATAL		0x02000000 </span><span class="cm">/* Centerplane Fatal Error signalled	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_RCS_FENAB		0x01000000 </span><span class="cm">/* Fatal errors elicit system reset	*/</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_CTRL	0x20UL	</span><span class="cm">/* FHC Control Register */</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_ICS	0x00100000 </span><span class="cm">/* Ignore Centerplane Signals	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_FRST	0x00080000 </span><span class="cm">/* Fatal Error Reset Enable		*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_LFAT	0x00040000 </span><span class="cm">/* AC/DC signalled a local error	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_SLINE	0x00010000 </span><span class="cm">/* Firmware Synchronization Line	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_DCD	0x00008000 </span><span class="cm">/* DC--&gt;DC Converter Disable		*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_POFF	0x00004000 </span><span class="cm">/* AC/DC Controller PLL Disable	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_FOFF	0x00002000 </span><span class="cm">/* FHC Controller PLL Disable	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_AOFF	0x00001000 </span><span class="cm">/* CPU A SRAM/SBD Low Power Mode	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_BOFF	0x00000800 </span><span class="cm">/* CPU B SRAM/SBD Low Power Mode	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_PSOFF	0x00000400 </span><span class="cm">/* Turns off this FHC&#39;s power supply	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_IXIST	0x00000200 </span><span class="cm">/* 0=FHC tells clock board it exists	*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_XMSTR	0x00000100 </span><span class="cm">/* 1=Causes this FHC to be XIR master*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_LLED	0x00000040 </span><span class="cm">/* 0=Left LED ON			*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_MLED	0x00000020 </span><span class="cm">/* 1=Middle LED ON			*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_RLED	0x00000010 </span><span class="cm">/* 1=Right LED			*/</span><span class="cp"></span>
<span class="cp">#define  FHC_CONTROL_BPINS	0x00000003 </span><span class="cm">/* Spare Bidirectional Pins		*/</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_BSR	0x30UL	</span><span class="cm">/* FHC Board Status Register */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_DA64		0x00040000 </span><span class="cm">/* Port A: 0=128bit 1=64bit data path */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_DB64		0x00020000 </span><span class="cm">/* Port B: 0=128bit 1=64bit data path */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_BID		0x0001e000 </span><span class="cm">/* Board ID                           */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_SA		0x00001c00 </span><span class="cm">/* Port A UPA Speed (from the pins)   */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_SB		0x00000380 </span><span class="cm">/* Port B UPA Speed (from the pins)   */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_NDIAG		0x00000040 </span><span class="cm">/* Not in Diag Mode                   */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_NTBED		0x00000020 </span><span class="cm">/* Not in TestBED Mode                */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_NIA		0x0000001c </span><span class="cm">/* Jumper, bit 18 in PROM space       */</span><span class="cp"></span>
<span class="cp">#define  FHC_BSR_SI		0x00000001 </span><span class="cm">/* Spare input pin value              */</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_ECC	0x40UL	</span><span class="cm">/* FHC ECC Control Register (16 bits) */</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_JCTRL	0xf0UL	</span><span class="cm">/* FHC JTAG Control Register */</span><span class="cp"></span>
<span class="cp">#define  FHC_JTAG_CTRL_MENAB	0x80000000 </span><span class="cm">/* Indicates this is JTAG Master	 */</span><span class="cp"></span>
<span class="cp">#define  FHC_JTAG_CTRL_MNONE	0x40000000 </span><span class="cm">/* Indicates no JTAG Master present	 */</span><span class="cp"></span>
<span class="cp">#define FHC_PREGS_JCMD	0x100UL	</span><span class="cm">/* FHC JTAG Command Register */</span><span class="cp"></span>
<span class="cp">#define FHC_IREG_IGN	0x00UL	</span><span class="cm">/* This FHC&#39;s IGN */</span><span class="cp"></span>
<span class="cp">#define FHC_FFREGS_IMAP	0x00UL	</span><span class="cm">/* FHC Fanfail IMAP */</span><span class="cp"></span>
<span class="cp">#define FHC_FFREGS_ICLR	0x10UL	</span><span class="cm">/* FHC Fanfail ICLR */</span><span class="cp"></span>
<span class="cp">#define FHC_SREGS_IMAP	0x00UL	</span><span class="cm">/* FHC System IMAP */</span><span class="cp"></span>
<span class="cp">#define FHC_SREGS_ICLR	0x10UL	</span><span class="cm">/* FHC System ICLR */</span><span class="cp"></span>
<span class="cp">#define FHC_UREGS_IMAP	0x00UL	</span><span class="cm">/* FHC Uart IMAP */</span><span class="cp"></span>
<span class="cp">#define FHC_UREGS_ICLR	0x10UL	</span><span class="cm">/* FHC Uart ICLR */</span><span class="cp"></span>
<span class="cp">#define FHC_TREGS_IMAP	0x00UL	</span><span class="cm">/* FHC TOD IMAP */</span><span class="cp"></span>
<span class="cp">#define FHC_TREGS_ICLR	0x10UL	</span><span class="cm">/* FHC TOD ICLR */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC64_FHC_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
