

================================================================
== Vitis HLS Report for 'decision_function_55'
================================================================
* Date:           Thu Jan 23 13:47:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_342 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_343 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_344 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_345 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_346 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read2130, i18 75432" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1267 = icmp_slt  i18 %p_read_344, i18 1174" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1267' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1268 = icmp_slt  i18 %p_read2231, i18 84737" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1268' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1269 = icmp_slt  i18 %p_read, i18 14" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1269' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1270 = icmp_slt  i18 %p_read110, i18 251871" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1270' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1271 = icmp_slt  i18 %p_read1322, i18 777" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1271' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1272 = icmp_slt  i18 %p_read615, i18 10" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1272' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1273 = icmp_slt  i18 %p_read2029, i18 200" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1273' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1274 = icmp_slt  i18 %p_read918, i18 240" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1274' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1275 = icmp_slt  i18 %p_read_344, i18 2316" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1275' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1276 = icmp_slt  i18 %p_read_346, i18 793" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1276' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1277 = icmp_slt  i18 %p_read514, i18 6" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1277' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1278 = icmp_slt  i18 %p_read1120, i18 9412" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1278' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1279 = icmp_slt  i18 %p_read_344, i18 957" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1279' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1280 = icmp_slt  i18 %p_read716, i18 1064" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1280' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1281 = icmp_slt  i18 %p_read2332, i18 31233" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1281' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1282 = icmp_slt  i18 %p_read514, i18 5" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1282' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1283 = icmp_slt  i18 %p_read_343, i18 397" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1283' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1284 = icmp_slt  i18 %p_read312, i18 1687" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1284' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1285 = icmp_slt  i18 %p_read211, i18 21852" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1285' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1286 = icmp_slt  i18 %p_read413, i18 50" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1286' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1287 = icmp_slt  i18 %p_read_345, i18 493" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1287' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1288 = icmp_slt  i18 %p_read_344, i18 1854" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1288' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %p_read, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.94ns)   --->   "%icmp_ln86_1289 = icmp_slt  i15 %tmp, i15 1" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1289' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1290 = icmp_slt  i18 %p_read110, i18 213139" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1290' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1291 = icmp_slt  i18 %p_read_342, i18 47" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1291' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %p_read1019, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 59 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.81ns)   --->   "%icmp_ln86_1292 = icmp_slt  i14 %tmp_18, i14 1" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_1292' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_1293 = icmp_slt  i18 %p_read514, i18 24" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_1293' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_1294 = icmp_slt  i18 %p_read1221, i18 721" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_1294' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.13ns)   --->   "%icmp_ln86_1295 = icmp_slt  i18 %p_read110, i18 202858" [firmware/BDT.h:86]   --->   Operation 63 'icmp' 'icmp_ln86_1295' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.13ns)   --->   "%icmp_ln86_1296 = icmp_slt  i18 %p_read817, i18 1104" [firmware/BDT.h:86]   --->   Operation 64 'icmp' 'icmp_ln86_1296' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1267, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_600 = xor i1 %icmp_ln86_1267, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_600' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_600" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_1417 = and i1 %icmp_ln86_1269, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1417' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_231)   --->   "%xor_ln104_602 = xor i1 %icmp_ln86_1269, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_602' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_231 = and i1 %and_ln102, i1 %xor_ln104_602" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_231' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1421 = and i1 %icmp_ln86_1273, i1 %and_ln102_1417" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1421' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_606 = xor i1 %icmp_ln86_1273, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_606' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_1422 = and i1 %icmp_ln86_1274, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1422' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1445 = and i1 %icmp_ln86_1282, i1 %xor_ln104_606" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1445' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1430 = and i1 %and_ln102_1445, i1 %and_ln102_1417" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1430' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1421, i1 %and_ln102_1430" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_1418 = and i1 %icmp_ln86_1270, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1418' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_232)   --->   "%xor_ln104_603 = xor i1 %icmp_ln86_1270, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_603' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_232 = and i1 %and_ln104, i1 %xor_ln104_603" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_232' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%xor_ln104_607 = xor i1 %icmp_ln86_1274, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_607' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1423 = and i1 %icmp_ln86_1275, i1 %and_ln102_1418" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1423' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%and_ln102_1429 = and i1 %icmp_ln86_1281, i1 %and_ln102_1421" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1429' <Predicate = (and_ln102_1421 & and_ln102_1417 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1228)   --->   "%and_ln102_1431 = and i1 %icmp_ln86_1283, i1 %and_ln102_1422" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1431' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%and_ln102_1446 = and i1 %icmp_ln86_1284, i1 %xor_ln104_607" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1446' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%and_ln102_1432 = and i1 %and_ln102_1446, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1432' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%xor_ln117 = xor i1 %and_ln102_1429, i1 1" [firmware/BDT.h:117]   --->   Operation 87 'xor' 'xor_ln117' <Predicate = (and_ln102_1421 & and_ln102_1417 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = (and_ln102_1421 & and_ln102_1417 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%select_ln117 = select i1 %and_ln102_1421, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117' <Predicate = (and_ln102_1417 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%select_ln117_1225 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1225' <Predicate = (and_ln102_1417 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1226)   --->   "%zext_ln117_133 = zext i2 %select_ln117_1225" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_133' <Predicate = (and_ln102_1417 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1228)   --->   "%or_ln117_1123 = or i1 %and_ln102_1417, i1 %and_ln102_1431" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1123' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1226 = select i1 %and_ln102_1417, i3 %zext_ln117_133, i3 4" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1226' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns)   --->   "%or_ln117_1124 = or i1 %and_ln102_1417, i1 %and_ln102_1422" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1124' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1228)   --->   "%select_ln117_1227 = select i1 %or_ln117_1123, i3 %select_ln117_1226, i3 5" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1227' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%or_ln117_1125 = or i1 %or_ln117_1124, i1 %and_ln102_1432" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1125' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1228 = select i1 %or_ln117_1124, i3 %select_ln117_1227, i3 6" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1228' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%select_ln117_1229 = select i1 %or_ln117_1125, i3 %select_ln117_1228, i3 7" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1229' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1230)   --->   "%zext_ln117_134 = zext i3 %select_ln117_1229" [firmware/BDT.h:117]   --->   Operation 99 'zext' 'zext_ln117_134' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1230 = select i1 %and_ln102, i4 %zext_ln117_134, i4 8" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1230' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_1127 = or i1 %and_ln102, i1 %and_ln102_1423" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1127' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln102_1416 = and i1 %icmp_ln86_1268, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1416' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_230)   --->   "%xor_ln104_601 = xor i1 %icmp_ln86_1268, i1 1" [firmware/BDT.h:104]   --->   Operation 103 'xor' 'xor_ln104_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_230 = and i1 %xor_ln104_601, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 104 'and' 'and_ln104_230' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln102_1419 = and i1 %icmp_ln86_1271, i1 %and_ln102_1416" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_1419' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1234)   --->   "%xor_ln104_608 = xor i1 %icmp_ln86_1275, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_608' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_1424 = and i1 %icmp_ln86_1276, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_1424' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_1425 = and i1 %icmp_ln86_1277, i1 %and_ln102_1419" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1425' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1232)   --->   "%and_ln102_1433 = and i1 %icmp_ln86_1285, i1 %and_ln102_1423" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1433' <Predicate = (icmp_ln86 & or_ln117_1127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1234)   --->   "%and_ln102_1447 = and i1 %icmp_ln86_1286, i1 %xor_ln104_608" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1447' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1234)   --->   "%and_ln102_1434 = and i1 %and_ln102_1447, i1 %and_ln102_1418" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1434' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1236)   --->   "%and_ln102_1435 = and i1 %icmp_ln86_1287, i1 %and_ln102_1424" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1435' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1232)   --->   "%or_ln117_1126 = or i1 %and_ln102, i1 %and_ln102_1433" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1126' <Predicate = (icmp_ln86 & or_ln117_1127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1232)   --->   "%select_ln117_1231 = select i1 %or_ln117_1126, i4 %select_ln117_1230, i4 9" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1231' <Predicate = (icmp_ln86 & or_ln117_1127)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1234)   --->   "%or_ln117_1128 = or i1 %or_ln117_1127, i1 %and_ln102_1434" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1128' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1232 = select i1 %or_ln117_1127, i4 %select_ln117_1231, i4 10" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1232' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_1129 = or i1 %and_ln102, i1 %and_ln102_1418" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1129' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1234)   --->   "%select_ln117_1233 = select i1 %or_ln117_1128, i4 %select_ln117_1232, i4 11" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1233' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1236)   --->   "%or_ln117_1130 = or i1 %or_ln117_1129, i1 %and_ln102_1435" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1130' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1234 = select i1 %or_ln117_1129, i4 %select_ln117_1233, i4 12" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1234' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.97ns)   --->   "%or_ln117_1131 = or i1 %or_ln117_1129, i1 %and_ln102_1424" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1131' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1236)   --->   "%select_ln117_1235 = select i1 %or_ln117_1130, i4 %select_ln117_1234, i4 13" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1235' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1236 = select i1 %or_ln117_1131, i4 %select_ln117_1235, i4 14" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_1236' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_233)   --->   "%xor_ln104_604 = xor i1 %icmp_ln86_1271, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_233 = and i1 %and_ln102_1416, i1 %xor_ln104_604" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_233' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%and_ln102_1420 = and i1 %icmp_ln86_1272, i1 %and_ln104_230" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1420' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_234)   --->   "%xor_ln104_605 = xor i1 %icmp_ln86_1272, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_234 = and i1 %and_ln104_230, i1 %xor_ln104_605" [firmware/BDT.h:104]   --->   Operation 128 'and' 'and_ln104_234' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%xor_ln104_609 = xor i1 %icmp_ln86_1276, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_609' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1242)   --->   "%xor_ln104_610 = xor i1 %icmp_ln86_1277, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%and_ln102_1426 = and i1 %icmp_ln86_1278, i1 %and_ln104_233" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1426' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%and_ln102_1448 = and i1 %icmp_ln86_1288, i1 %xor_ln104_609" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1448' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%and_ln102_1436 = and i1 %and_ln102_1448, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1436' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1240)   --->   "%and_ln102_1437 = and i1 %icmp_ln86_1289, i1 %and_ln102_1425" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1242)   --->   "%and_ln102_1449 = and i1 %icmp_ln86_1290, i1 %xor_ln104_610" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1242)   --->   "%and_ln102_1438 = and i1 %and_ln102_1449, i1 %and_ln102_1419" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%or_ln117_1132 = or i1 %or_ln117_1131, i1 %and_ln102_1436" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1132' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%select_ln117_1237 = select i1 %or_ln117_1132, i4 %select_ln117_1236, i4 15" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1237' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1238)   --->   "%zext_ln117_135 = zext i4 %select_ln117_1237" [firmware/BDT.h:117]   --->   Operation 139 'zext' 'zext_ln117_135' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1240)   --->   "%or_ln117_1133 = or i1 %icmp_ln86, i1 %and_ln102_1437" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1238 = select i1 %icmp_ln86, i5 %zext_ln117_135, i5 16" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1238' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_1134 = or i1 %icmp_ln86, i1 %and_ln102_1425" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1240)   --->   "%select_ln117_1239 = select i1 %or_ln117_1133, i5 %select_ln117_1238, i5 17" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1242)   --->   "%or_ln117_1135 = or i1 %or_ln117_1134, i1 %and_ln102_1438" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1240 = select i1 %or_ln117_1134, i5 %select_ln117_1239, i5 18" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1240' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_1136 = or i1 %icmp_ln86, i1 %and_ln102_1419" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1242)   --->   "%select_ln117_1241 = select i1 %or_ln117_1135, i5 %select_ln117_1240, i5 19" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1242 = select i1 %or_ln117_1136, i5 %select_ln117_1241, i5 20" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1242' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_1138 = or i1 %or_ln117_1136, i1 %and_ln102_1426" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_1140 = or i1 %icmp_ln86, i1 %and_ln102_1416" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1140' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1246)   --->   "%xor_ln104_611 = xor i1 %icmp_ln86_1278, i1 1" [firmware/BDT.h:104]   --->   Operation 151 'xor' 'xor_ln104_611' <Predicate = (or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.97ns)   --->   "%and_ln102_1427 = and i1 %icmp_ln86_1279, i1 %and_ln102_1420" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_1427' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1244)   --->   "%and_ln102_1439 = and i1 %icmp_ln86_1291, i1 %and_ln102_1426" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1439' <Predicate = (or_ln117_1138 & or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1246)   --->   "%and_ln102_1450 = and i1 %icmp_ln86_1292, i1 %xor_ln104_611" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1450' <Predicate = (or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1246)   --->   "%and_ln102_1440 = and i1 %and_ln102_1450, i1 %and_ln104_233" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1440' <Predicate = (or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1248)   --->   "%and_ln102_1441 = and i1 %icmp_ln86_1293, i1 %and_ln102_1427" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1244)   --->   "%or_ln117_1137 = or i1 %or_ln117_1136, i1 %and_ln102_1439" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1137' <Predicate = (or_ln117_1138 & or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1244)   --->   "%select_ln117_1243 = select i1 %or_ln117_1137, i5 %select_ln117_1242, i5 21" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1243' <Predicate = (or_ln117_1138 & or_ln117_1140)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1246)   --->   "%or_ln117_1139 = or i1 %or_ln117_1138, i1 %and_ln102_1440" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1139' <Predicate = (or_ln117_1140)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1244 = select i1 %or_ln117_1138, i5 %select_ln117_1243, i5 22" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1244' <Predicate = (or_ln117_1140)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1246)   --->   "%select_ln117_1245 = select i1 %or_ln117_1139, i5 %select_ln117_1244, i5 23" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1245' <Predicate = (or_ln117_1140)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1248)   --->   "%or_ln117_1141 = or i1 %or_ln117_1140, i1 %and_ln102_1441" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1246 = select i1 %or_ln117_1140, i5 %select_ln117_1245, i5 24" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1246' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_1142 = or i1 %or_ln117_1140, i1 %and_ln102_1427" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1248)   --->   "%select_ln117_1247 = select i1 %or_ln117_1141, i5 %select_ln117_1246, i5 25" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1248 = select i1 %or_ln117_1142, i5 %select_ln117_1247, i5 26" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1248' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1250)   --->   "%xor_ln104_612 = xor i1 %icmp_ln86_1279, i1 1" [firmware/BDT.h:104]   --->   Operation 167 'xor' 'xor_ln104_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.97ns)   --->   "%and_ln102_1428 = and i1 %icmp_ln86_1280, i1 %and_ln104_234" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_1428' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1250)   --->   "%and_ln102_1451 = and i1 %icmp_ln86_1294, i1 %xor_ln104_612" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_1451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1250)   --->   "%and_ln102_1442 = and i1 %and_ln102_1451, i1 %and_ln102_1420" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1252)   --->   "%and_ln102_1443 = and i1 %icmp_ln86_1295, i1 %and_ln102_1428" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1250)   --->   "%or_ln117_1143 = or i1 %or_ln117_1142, i1 %and_ln102_1442" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.97ns)   --->   "%or_ln117_1144 = or i1 %or_ln117_1140, i1 %and_ln102_1420" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1250)   --->   "%select_ln117_1249 = select i1 %or_ln117_1143, i5 %select_ln117_1248, i5 27" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1252)   --->   "%or_ln117_1145 = or i1 %or_ln117_1144, i1 %and_ln102_1443" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1250 = select i1 %or_ln117_1144, i5 %select_ln117_1249, i5 28" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_1250' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.97ns)   --->   "%or_ln117_1146 = or i1 %or_ln117_1144, i1 %and_ln102_1428" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_1146' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1252)   --->   "%select_ln117_1251 = select i1 %or_ln117_1145, i5 %select_ln117_1250, i5 29" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1252 = select i1 %or_ln117_1146, i5 %select_ln117_1251, i5 30" [firmware/BDT.h:117]   --->   Operation 179 'select' 'select_ln117_1252' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 180 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_613 = xor i1 %icmp_ln86_1280, i1 1" [firmware/BDT.h:104]   --->   Operation 181 'xor' 'xor_ln104_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1452 = and i1 %icmp_ln86_1296, i1 %xor_ln104_613" [firmware/BDT.h:102]   --->   Operation 182 'and' 'and_ln102_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1444 = and i1 %and_ln102_1452, i1 %and_ln104_234" [firmware/BDT.h:102]   --->   Operation 183 'and' 'and_ln102_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1147 = or i1 %or_ln117_1146, i1 %and_ln102_1444" [firmware/BDT.h:117]   --->   Operation 184 'or' 'or_ln117_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1253 = select i1 %or_ln117_1147, i5 %select_ln117_1252, i5 31" [firmware/BDT.h:117]   --->   Operation 185 'select' 'select_ln117_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 7829, i5 1, i13 226, i5 2, i13 2393, i5 3, i13 756, i5 4, i13 7834, i5 5, i13 8105, i5 6, i13 7783, i5 7, i13 8028, i5 8, i13 94, i5 9, i13 8169, i5 10, i13 7924, i5 11, i13 396, i5 12, i13 8029, i5 13, i13 340, i5 14, i13 227, i5 15, i13 8002, i5 16, i13 1279, i5 17, i13 7984, i5 18, i13 84, i5 19, i13 256, i5 20, i13 136, i5 21, i13 699, i5 22, i13 8019, i5 23, i13 51, i5 24, i13 8175, i5 25, i13 7942, i5 26, i13 8006, i5 27, i13 7773, i5 28, i13 112, i5 29, i13 7871, i5 30, i13 8097, i5 31, i13 6, i13 0, i5 %select_ln117_1253" [firmware/BDT.h:118]   --->   Operation 186 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 187 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read2130', firmware/BDT.h:86) on port 'p_read21' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [82]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1417', firmware/BDT.h:102) [88]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1421', firmware/BDT.h:102) [100]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [142]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1429', firmware/BDT.h:102) [116]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1225', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1226', firmware/BDT.h:117) [147]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1227', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1228', firmware/BDT.h:117) [151]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1229', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1230', firmware/BDT.h:117) [155]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1433', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1126', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1231', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1232', firmware/BDT.h:117) [159]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1233', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1234', firmware/BDT.h:117) [163]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1235', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1236', firmware/BDT.h:117) [167]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_609', firmware/BDT.h:104) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1448', firmware/BDT.h:102) [126]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1436', firmware/BDT.h:102) [127]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1132', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1237', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1238', firmware/BDT.h:117) [171]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1239', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1240', firmware/BDT.h:117) [175]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1241', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1242', firmware/BDT.h:117) [179]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1439', firmware/BDT.h:102) [131]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1137', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1243', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1244', firmware/BDT.h:117) [183]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1245', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1246', firmware/BDT.h:117) [187]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1247', firmware/BDT.h:117) [189]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1248', firmware/BDT.h:117) [191]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1144', firmware/BDT.h:117) [192]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1250', firmware/BDT.h:117) [195]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1251', firmware/BDT.h:117) [197]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1252', firmware/BDT.h:117) [199]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_613', firmware/BDT.h:104) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1452', firmware/BDT.h:102) [138]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1444', firmware/BDT.h:102) [139]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1147', firmware/BDT.h:117) [198]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1253', firmware/BDT.h:117) [200]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [201]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
