TimeQuest Timing Analyzer report for BumperCar
Wed Jun 06 17:11:53 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 13. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 14. Slow Model Setup: 'clk100m'
 15. Slow Model Hold: 'clk100m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 17. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 18. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 19. Slow Model Minimum Pulse Width: 'clk100m'
 20. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 21. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 22. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 37. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 38. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 39. Fast Model Setup: 'clk100m'
 40. Fast Model Hold: 'clk100m'
 41. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 42. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 43. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 44. Fast Model Minimum Pulse Width: 'clk100m'
 45. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 46. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'
 47. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+
; clk100m                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                                                                                             ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m }                                                                ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m }                                                                ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk } ;
+-----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 91.32 MHz ; 91.32 MHz       ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -9.951 ; -1126.874     ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.247 ; -216.200      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1.092  ; 0.000         ;
; clk100m                                                                                             ; 3.127  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -3.137 ; -6.030        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.858 ; -0.858        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.499  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.743  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.941 ; -4.909        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.742 ; -240.408      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.742 ; -175.112      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.742 ; -1.484        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -9.951 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.936     ;
; -9.870 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.855     ;
; -9.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.764     ;
; -9.771 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.756     ;
; -9.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.728     ;
; -9.722 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.707     ;
; -9.698 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.683     ;
; -9.690 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.675     ;
; -9.669 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.654     ;
; -9.662 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.647     ;
; -9.599 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.584     ;
; -9.588 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.573     ;
; -9.581 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.566     ;
; -9.550 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.535     ;
; -9.549 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.534     ;
; -9.542 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.527     ;
; -9.518 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.503     ;
; -9.514 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.499     ;
; -9.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 10.513     ;
; -9.484 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.469     ;
; -9.440 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.425     ;
; -9.425 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 10.432     ;
; -9.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.396     ;
; -9.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.394     ;
; -9.403 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.388     ;
; -9.401 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.386     ;
; -9.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.363     ;
; -9.377 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.362     ;
; -9.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.358     ;
; -9.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.358     ;
; -9.370 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.355     ;
; -9.369 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.354     ;
; -9.341 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.326     ;
; -9.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.285     ;
; -9.299 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.284     ;
; -9.294 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.279     ;
; -9.292 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.277     ;
; -9.277 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 10.284     ;
; -9.267 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.252     ;
; -9.255 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 10.245     ;
; -9.255 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.240     ;
; -9.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.224     ;
; -9.231 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.216     ;
; -9.229 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.214     ;
; -9.219 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.204     ;
; -9.206 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.191     ;
; -9.203 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.188     ;
; -9.198 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.183     ;
; -9.197 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.182     ;
; -9.190 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.044     ; 10.186     ;
; -9.170 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.155     ;
; -9.152 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.137     ;
; -9.144 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.129     ;
; -9.136 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 10.143     ;
; -9.129 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.114     ;
; -9.128 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 10.118     ;
; -9.122 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.107     ;
; -9.114 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.099     ;
; -9.114 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.099     ;
; -9.109 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.044     ; 10.105     ;
; -9.104 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 10.111     ;
; -9.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.081     ;
; -9.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.077     ;
; -9.086 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.071     ;
; -9.083 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 10.073     ;
; -9.082 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.067     ;
; -9.075 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 10.065     ;
; -9.071 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.056     ;
; -9.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.044     ;
; -9.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 10.037     ;
; -9.026 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 10.011     ;
; -9.012 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.997      ;
; -9.003 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.988      ;
; -8.980 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.965      ;
; -8.973 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 9.963      ;
; -8.972 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.957      ;
; -8.971 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.956      ;
; -8.966 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 9.973      ;
; -8.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.044     ; 9.957      ;
; -8.959 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.962      ;
; -8.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.961      ;
; -8.958 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.961      ;
; -8.956 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.959      ;
; -8.956 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 9.946      ;
; -8.948 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 9.938      ;
; -8.944 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.929      ;
; -8.944 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.929      ;
; -8.942 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.927      ;
; -8.941 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.047     ; 9.934      ;
; -8.933 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 9.940      ;
; -8.930 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.915      ;
; -8.920 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.905      ;
; -8.920 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 9.910      ;
; -8.912 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.897      ;
; -8.911 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.896      ;
; -8.903 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.050     ; 9.893      ;
; -8.898 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.883      ;
; -8.884 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.055     ; 9.869      ;
; -8.878 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.881      ;
; -8.877 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.037     ; 9.880      ;
+--------+-----------------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.247 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.058     ; 4.229      ;
; -2.944 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.058     ; 3.926      ;
; -2.675 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.076     ; 3.639      ;
; -2.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.608      ;
; -2.604 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.608      ;
; -2.603 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.607      ;
; -2.603 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.607      ;
; -2.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.605      ;
; -2.599 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.603      ;
; -2.597 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.601      ;
; -2.597 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.601      ;
; -2.594 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.598      ;
; -2.594 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.598      ;
; -2.591 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.595      ;
; -2.591 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.595      ;
; -2.591 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.595      ;
; -2.478 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.491      ;
; -2.478 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.491      ;
; -2.475 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.488      ;
; -2.475 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.488      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.305      ;
; -2.301 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.305      ;
; -2.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.342      ;
; -2.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.342      ;
; -2.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.304      ;
; -2.300 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.304      ;
; -2.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.340      ;
; -2.298 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.302      ;
; -2.297 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.339      ;
; -2.296 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.300      ;
; -2.294 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.298      ;
; -2.294 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.298      ;
; -2.291 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.295      ;
; -2.291 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.295      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.292      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.292      ;
; -2.288 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.036     ; 3.292      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.053     ; 3.214      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.227 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 3.239      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.196 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 3.222      ;
; -2.185 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 3.216      ;
; -2.185 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 3.216      ;
; -2.185 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 3.216      ;
; -2.175 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.188      ;
; -2.175 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.188      ;
; -2.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.185      ;
; -2.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 3.185      ;
; -2.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.034      ; 3.135      ;
; -2.020 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.027      ; 3.087      ;
; -2.003 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 3.034      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.999 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.031     ; 3.008      ;
; -1.997 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.039      ;
; -1.997 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.039      ;
; -1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.037      ;
; -1.994 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.002      ; 3.036      ;
; -1.947 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.034      ; 3.021      ;
; -1.930 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.035      ; 3.005      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.924 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.028     ; 2.936      ;
; -1.916 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.034      ; 2.990      ;
; -1.906 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.034      ; 2.980      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.893 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.014     ; 2.919      ;
; -1.882 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.913      ;
; -1.882 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.913      ;
; -1.882 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.913      ;
; -1.814 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.042      ; 2.896      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
; -1.779 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.009     ; 2.810      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.092 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.053      ; 0.805      ;
; 1.592 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.053      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 3.127 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 3.332      ; 1.049      ;
; 3.371 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.332      ; 0.805      ;
; 3.627 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 3.332      ; 1.049      ;
; 3.871 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.332      ; 0.805      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.137 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.332      ; 0.805      ;
; -2.893 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 3.332      ; 1.049      ;
; -2.637 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.332      ; 0.805      ;
; -2.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 3.332      ; 1.049      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.858 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.053      ; 0.805      ;
; -0.358 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.053      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                    ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.724 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.039      ;
; 0.725 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.040      ;
; 0.725 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.040      ;
; 0.725 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.040      ;
; 0.726 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.041      ;
; 0.727 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.042      ;
; 0.728 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.043      ;
; 0.733 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.048      ;
; 0.734 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.049      ;
; 0.734 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.049      ;
; 0.736 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.051      ;
; 0.738 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.053      ;
; 0.748 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.054      ;
; 0.799 ; vga_ctrl:vga_ctrl_realization|vx[8]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.105      ;
; 0.887 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.202      ;
; 0.889 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.204      ;
; 0.890 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.205      ;
; 0.891 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.206      ;
; 0.895 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.210      ;
; 0.954 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.269      ;
; 1.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.339      ;
; 1.026 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.341      ;
; 1.033 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.348      ;
; 1.033 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.348      ;
; 1.037 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.352      ;
; 1.044 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.358      ;
; 1.101 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.416      ;
; 1.112 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.426      ;
; 1.166 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.179 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.485      ;
; 1.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.496      ;
; 1.184 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.490      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.191 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.497      ;
; 1.194 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.500      ;
; 1.197 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.503      ;
; 1.198 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.504      ;
; 1.202 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.009      ; 1.517      ;
; 1.212 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.518      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.532      ;
; 1.230 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.536      ;
; 1.234 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.237 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.543      ;
; 1.242 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.548      ;
; 1.247 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.553      ;
; 1.253 ; vga_ctrl:vga_ctrl_realization|vx[9]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.559      ;
; 1.382 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.688      ;
; 1.427 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.004      ; 1.737      ;
; 1.444 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.004      ; 1.754      ;
; 1.466 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.772      ;
; 1.466 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.772      ;
; 1.473 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.779      ;
; 1.512 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.818      ;
; 1.536 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.008      ; 1.850      ;
; 1.542 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.848      ;
; 1.550 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.856      ;
; 1.645 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.951      ;
; 1.651 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.957      ;
; 1.653 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.959      ;
; 1.654 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.658 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.964      ;
; 1.659 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.965      ;
; 1.660 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.014     ; 1.952      ;
; 1.660 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.966      ;
; 1.663 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.970      ;
; 1.664 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.970      ;
; 1.665 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.971      ;
; 1.671 ; vga_ctrl:vga_ctrl_realization|vx[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.977      ;
; 1.673 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.979      ;
; 1.692 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.998      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.040      ;
; 0.745 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.042      ;
; 0.907 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.204      ;
; 0.910 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.207      ;
; 0.910 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.207      ;
; 0.961 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.258      ;
; 0.968 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.266      ;
; 0.968 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.265      ;
; 1.042 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.340      ;
; 1.044 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.341      ;
; 1.045 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.342      ;
; 1.053 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.351      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.352      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.351      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.351      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.351      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.351      ;
; 1.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.351      ;
; 1.055 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.353      ;
; 1.061 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.358      ;
; 1.201 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.498      ;
; 1.202 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.008     ; 1.500      ;
; 1.212 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.509      ;
; 1.385 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.682      ;
; 1.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 1.686      ;
; 1.463 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.767      ;
; 1.465 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.769      ;
; 1.470 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.774      ;
; 1.483 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.022     ; 1.767      ;
; 1.493 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.797      ;
; 1.500 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 1.770      ;
; 1.505 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 1.775      ;
; 1.563 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 1.842      ;
; 1.563 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 1.842      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.576 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.873      ;
; 1.592 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 1.862      ;
; 1.624 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 1.928      ;
; 1.688 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.009     ; 1.985      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.931 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.014     ; 2.223      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.938 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.010     ; 2.234      ;
; 1.974 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.253      ;
; 1.975 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.005     ; 2.276      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 1.995 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.002      ; 2.303      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.047 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.036     ; 2.317      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
; 2.059 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 2.338      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.568 ; 5.568 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.585 ; 4.585 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.525 ; 4.525 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.537 ; 4.537 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.573 ; 4.573 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.965 ; 4.965 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.723 ; 4.723 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.238 ; 4.238 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.543 ; 4.543 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.576 ; 4.576 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.383 ; 4.383 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.545 ; 4.545 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.791 ; 3.791 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.813 ; 3.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.149 ; 4.149 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.947 ; 3.947 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766 ; 3.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.779 ; 3.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.711 ; 3.711 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.509 ; 3.509 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.130 ; 4.130 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.274 ; 4.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ; 3.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.568 ; 5.568 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.644 ; 4.644 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.651 ; 4.651 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.047 ; 5.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.307 ; 5.307 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.881 ; 4.881 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.795 ; 4.795 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.116 ; 5.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.716 ; 4.716 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.555 ; 4.555 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.243 ; -3.243 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.319 ; -4.319 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.259 ; -4.259 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.271 ; -4.271 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.307 ; -4.307 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.699 ; -4.699 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.457 ; -4.457 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.972 ; -3.972 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.277 ; -4.277 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.310 ; -4.310 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.117 ; -4.117 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.279 ; -4.279 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.525 ; -3.525 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.547 ; -3.547 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.883 ; -3.883 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.681 ; -3.681 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.500 ; -3.500 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.513 ; -3.513 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.445 ; -3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.243 ; -3.243 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.864 ; -3.864 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.008 ; -4.008 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.671 ; -3.671 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.302 ; -5.302 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.378 ; -4.378 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.385 ; -4.385 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.781 ; -4.781 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -5.041 ; -5.041 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.615 ; -4.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.529 ; -4.529 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.850 ; -4.850 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.450 ; -4.450 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -4.289 ; -4.289 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.911 ; 16.911 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.198 ; 15.198 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.814 ; 14.814 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.911 ; 16.911 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.376 ; 16.376 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.376 ; 16.376 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.308 ; 14.308 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.937 ; 12.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.553 ; 13.553 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.982 ; 15.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.276 ; 12.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.982 ; 15.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.561 ; 12.561 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.592 ; 12.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.165 ; 10.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.628  ; 8.628  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.638  ; 8.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.570  ; 9.570  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.051  ; 9.051  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.165 ; 10.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.817  ; 8.817  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.097  ; 9.097  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.408  ; 8.408  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.877  ; 8.877  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.082  ; 9.082  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.224  ; 9.224  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.388  ; 8.388  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.104  ; 9.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.712  ; 8.712  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.060  ; 9.060  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.348  ; 8.348  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.660  ; 8.660  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.944  ; 9.944  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.234  ; 9.234  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.605  ; 9.605  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958  ; 7.958  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.259  ; 8.259  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.956  ; 7.956  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.588  ; 8.588  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.970  ; 7.970  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.554  ; 7.554  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.961  ; 7.961  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.519  ; 7.519  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.564  ; 7.564  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.575  ; 7.575  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.093  ; 7.093  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.594  ; 7.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.546  ; 7.546  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.498  ; 7.498  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.157  ; 7.157  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.443  ; 7.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.571  ; 7.571  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.566  ; 7.566  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.143  ; 7.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.423  ; 8.423  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.436  ; 8.436  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.605  ; 9.605  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.126  ; 9.126  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951  ; 7.951  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.743  ; 8.743  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.017  ; 8.017  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.332  ; 8.332  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.880  ; 8.880  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.411  ; 8.411  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.740 ; 13.740 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.132 ; 14.132 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.740 ; 13.740 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.072 ; 15.072 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.418 ; 12.418 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.356 ; 15.356 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.023 ; 14.023 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.418 ; 12.418 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.553 ; 13.553 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.202 ; 11.202 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.202 ; 11.202 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.161 ; 15.161 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 11.537 ; 11.537 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.592 ; 12.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.348  ; 8.348  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.628  ; 8.628  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.638  ; 8.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.570  ; 9.570  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.051  ; 9.051  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.165 ; 10.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.817  ; 8.817  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.097  ; 9.097  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.408  ; 8.408  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.877  ; 8.877  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.082  ; 9.082  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.224  ; 9.224  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.388  ; 8.388  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.104  ; 9.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.712  ; 8.712  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.060  ; 9.060  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.348  ; 8.348  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.660  ; 8.660  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.944  ; 9.944  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.234  ; 9.234  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.093  ; 7.093  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958  ; 7.958  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.259  ; 8.259  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.956  ; 7.956  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.588  ; 8.588  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.970  ; 7.970  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.554  ; 7.554  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.961  ; 7.961  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.519  ; 7.519  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.564  ; 7.564  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.575  ; 7.575  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.093  ; 7.093  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.594  ; 7.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.546  ; 7.546  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.498  ; 7.498  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.157  ; 7.157  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.443  ; 7.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.571  ; 7.571  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.566  ; 7.566  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.143  ; 7.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.423  ; 8.423  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.436  ; 8.436  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.605  ; 9.605  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.126  ; 9.126  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951  ; 7.951  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.743  ; 8.743  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.017  ; 8.017  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.332  ; 8.332  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.880  ; 8.880  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.411  ; 8.411  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.927 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.160 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.874 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.921 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.156 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.881 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.696 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.450 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.422 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.454 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.384 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.026 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.463 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.431 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.054 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.695 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.472 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.994 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.048 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.328 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.322 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.163 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.750 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.263 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.347 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.162 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.927 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.160 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.874 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.921 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.156 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.881 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.696 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.450 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.422 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.454 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.384 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.026 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.463 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.431 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.054 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.695 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.472 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.994 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.048 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.328 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.322 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.163 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.750 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.263 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.347 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.162 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.927     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.160     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.874     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.921     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.156     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.881     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.696     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.450     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.422     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.454     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.384     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.026     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.463     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.431     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.054     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.695     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.472     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.994     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.048     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.328     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.322     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.163     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.750     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.263     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.347     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.162     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.927     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.160     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.874     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.921     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.156     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.806     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.881     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.696     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.450     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.422     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.454     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.384     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.026     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.983     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.463     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.431     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.054     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.695     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.472     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 6.994     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.048     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.328     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.322     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.325     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.163     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.750     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.263     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.347     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.162     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.914     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -2.649 ; -271.393      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.559 ; -9.997        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.774  ; 0.000         ;
; clk100m                                                                                             ; 2.070  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.714 ; -3.404        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.394 ; -0.394        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 0.215  ; 0.000         ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.238  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                       ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; clk100m                                                                                             ; -1.380 ; -3.380        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -0.500 ; -162.000      ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -0.500 ; -118.000      ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; -0.500 ; -1.000        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.649 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.627      ;
; -2.609 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.587      ;
; -2.575 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.553      ;
; -2.568 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.546      ;
; -2.565 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.543      ;
; -2.561 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.539      ;
; -2.547 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.525      ;
; -2.535 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.513      ;
; -2.532 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.510      ;
; -2.528 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.506      ;
; -2.525 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.503      ;
; -2.521 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.499      ;
; -2.507 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.485      ;
; -2.497 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.475      ;
; -2.495 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 3.495      ;
; -2.481 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.459      ;
; -2.461 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.439      ;
; -2.458 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.436      ;
; -2.457 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.435      ;
; -2.455 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 3.455      ;
; -2.451 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.429      ;
; -2.449 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.427      ;
; -2.448 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.426      ;
; -2.444 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.422      ;
; -2.432 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.410      ;
; -2.430 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.408      ;
; -2.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.389      ;
; -2.409 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.387      ;
; -2.407 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.385      ;
; -2.400 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.378      ;
; -2.397 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.375      ;
; -2.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.047     ; 3.380      ;
; -2.395 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.047     ; 3.380      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.390      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.390      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.390      ;
; -2.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.390      ;
; -2.393 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.371      ;
; -2.392 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.370      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.381      ;
; -2.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.368      ;
; -2.387 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.365      ;
; -2.385 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.044     ; 3.373      ;
; -2.380 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.358      ;
; -2.380 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.358      ;
; -2.379 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.357      ;
; -2.378 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.032     ; 3.378      ;
; -2.377 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.355      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.373      ;
; -2.373 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.351      ;
; -2.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.337      ;
; -2.357 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.335      ;
; -2.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.047     ; 3.340      ;
; -2.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.047     ; 3.340      ;
; -2.354 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.350      ;
; -2.354 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.350      ;
; -2.354 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.350      ;
; -2.354 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.036     ; 3.350      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.350 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.041     ; 3.341      ;
; -2.345 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.044     ; 3.333      ;
; -2.337 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.054     ; 3.315      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[2] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[3] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[4] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[5] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[6] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[7] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[8] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.336 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[0] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[9] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 3.368      ;
; -2.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.333      ;
; -2.334 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count_self[1] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; -0.033     ; 3.333      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                     ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.559 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.047     ; 1.544      ;
; -0.454 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[22]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.047     ; 1.439      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.065     ; 1.357      ;
; -0.295 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.300      ;
; -0.295 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.300      ;
; -0.294 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.299      ;
; -0.293 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.298      ;
; -0.292 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.297      ;
; -0.290 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.295      ;
; -0.287 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.292      ;
; -0.287 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.292      ;
; -0.285 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.290      ;
; -0.285 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.290      ;
; -0.281 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.286      ;
; -0.281 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.286      ;
; -0.281 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.286      ;
; -0.218 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.042     ; 1.208      ;
; -0.211 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.224      ;
; -0.210 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.223      ;
; -0.208 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.221      ;
; -0.207 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.220      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.193 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.206      ;
; -0.190 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.195      ;
; -0.190 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.195      ;
; -0.189 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.194      ;
; -0.188 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.193      ;
; -0.187 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.192      ;
; -0.185 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.190      ;
; -0.182 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.187      ;
; -0.182 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.187      ;
; -0.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.185      ;
; -0.180 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.185      ;
; -0.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.181      ;
; -0.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.181      ;
; -0.176 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.027     ; 1.181      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.159 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.185      ;
; -0.155 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.185      ;
; -0.155 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.185      ;
; -0.155 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.185      ;
; -0.106 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.119      ;
; -0.105 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_oe          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.118      ;
; -0.103 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.116      ;
; -0.102 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~en  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.115      ;
; -0.099 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.033      ; 1.164      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.096 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.022     ; 1.106      ;
; -0.095 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.009      ; 1.136      ;
; -0.095 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.009      ; 1.136      ;
; -0.093 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.009      ; 1.134      ;
; -0.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.009      ; 1.133      ;
; -0.092 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.039      ; 1.163      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.088 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.019     ; 1.101      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.054 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.006     ; 1.080      ;
; -0.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.080      ;
; -0.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.080      ;
; -0.050 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.002     ; 1.080      ;
; -0.028 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.059      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.025 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.001     ; 1.056      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.018 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21]         ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; 0.003      ; 1.053      ;
; -0.003 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]     ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.020     ; 1.015      ;
; -0.003 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]    ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.000        ; -0.020     ; 1.015      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.774 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.468      ; 0.367      ;
; 1.274 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.468      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                                                                                      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.070 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.500        ; 1.788      ; 0.391      ;
; 2.094 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.788      ; 0.367      ;
; 2.570 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 1.000        ; 1.788      ; 0.391      ;
; 2.594 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.788      ; 0.367      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.714 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.788      ; 0.367      ;
; -1.690 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; 0.000        ; 1.788      ; 0.391      ;
; -1.214 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.788      ; 0.367      ;
; -1.190 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; clk100m     ; -0.500       ; 1.788      ; 0.391      ;
+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.394 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.468      ; 0.367      ;
; 0.106  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.468      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                    ; Launch Clock                                                                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                                                   ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.388      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.390      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.391      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.392      ;
; 0.240 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.392      ;
; 0.267 ; vga_ctrl:vga_ctrl_realization|vx[8]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.419      ;
; 0.313 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.466      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.469      ;
; 0.316 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.469      ;
; 0.319 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.472      ;
; 0.321 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.474      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.475      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.477      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.479      ;
; 0.355 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[17]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|vx[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|vy[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[5]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[2]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|vx[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[7]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|vy[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|vy[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[16]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|vx[3]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.529      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx[6]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; vga_ctrl:vga_ctrl_realization|vy[4]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[4]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; vga_ctrl:vga_ctrl_realization|vx[9]                                                                 ; vga_ctrl:vga_ctrl_realization|hst                                          ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.536      ;
; 0.394 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.547      ;
; 0.399 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.552      ;
; 0.402 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.555      ;
; 0.413 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.566      ;
; 0.416 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.568      ;
; 0.438 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; vga_ctrl:vga_ctrl_realization|vy[8]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.592      ;
; 0.445 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.004     ; 0.593      ;
; 0.448 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.600      ;
; 0.453 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.004     ; 0.601      ;
; 0.486 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[1]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.638      ;
; 0.488 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|state.p2                                      ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_state[0]       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.640      ;
; 0.493 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[10]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[5]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[6]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[11]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[12]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[13]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[9]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|vx[1]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[2]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[3]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[4]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[14]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[15]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18]                          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; vga_ctrl:vga_ctrl_realization|vy[0]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[1]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; vga_ctrl:vga_ctrl_realization|vy[7]                                                                 ; vga_ctrl:vga_ctrl_realization|vy[8]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[7]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[8]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]                           ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[18]                              ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[19]     ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vga_ctrl:vga_ctrl_realization|vx[2]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[3]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; vga_ctrl:vga_ctrl_realization|vx[5]                                                                 ; vga_ctrl:vga_ctrl_realization|vx[6]                                        ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[0]                               ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|p_addr_count[1]      ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.662      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                       ; Launch Clock                         ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.238 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.389      ;
; 0.239 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.390      ;
; 0.309 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.460      ;
; 0.311 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.462      ;
; 0.313 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.464      ;
; 0.318 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.469      ;
; 0.319 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.470      ;
; 0.320 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.471      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[7]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.474      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[3]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.475      ;
; 0.324 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[5]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.475      ;
; 0.326 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.478      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.480      ;
; 0.329 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.480      ;
; 0.405 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.556      ;
; 0.406 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[2]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.557      ;
; 0.411 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.562      ;
; 0.417 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.567      ;
; 0.459 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.610      ;
; 0.459 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.616      ;
; 0.460 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.617      ;
; 0.464 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.621      ;
; 0.473 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.013     ; 0.612      ;
; 0.475 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.632      ;
; 0.494 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[8]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.619      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.623      ;
; 0.519 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.652      ;
; 0.520 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.653      ;
; 0.546 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.005      ; 0.703      ;
; 0.564 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.715      ;
; 0.577 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|write_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.027     ; 0.702      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[30]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.601 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.752      ;
; 0.618 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_we            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.751      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.709 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[4]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.002     ; 0.859      ;
; 0.711 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.900      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.901      ;
; 0.712 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.901      ;
; 0.714 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.903      ;
; 0.723 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.003      ; 0.878      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[6]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[9]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.731 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.006     ; 0.877      ;
; 0.735 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.924      ;
; 0.741 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.037      ; 0.930      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[24]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[25]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.743 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.009      ; 0.904      ;
; 0.754 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; 0.027      ; 0.933      ;
; 0.763 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[28]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.914      ;
; 0.763 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.914      ;
; 0.765 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[26]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.916      ;
; 0.765 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[23]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.916      ;
; 0.768 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[29]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.919      ;
; 0.770 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[31]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.921      ;
; 0.771 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.922      ;
; 0.772 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[27]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.923      ;
; 0.772 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.923      ;
; 0.773 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.001     ; 0.924      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
; 0.785 ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[1]          ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 0.000        ; -0.019     ; 0.918      ;
+-------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|paint_realization|sram_ctrl_realization|distilled_clk|clk                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|cur_frame_buffer_id                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[18]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[19]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[5]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[6]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[7]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[8]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|addr[9]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|bt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|cur_f_addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|gt[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|io[0]                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_addr[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_ce            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[0]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[10]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[11]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[12]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[13]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[14]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[15]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[16]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[17]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[18]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[19]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~en    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[1]~reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[20]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~en   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[21]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|base_sram_data[22]~en   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.515 ; 2.515 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.108 ; 2.108 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.104 ; 2.104 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.061 ; 2.061 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.093 ; 2.093 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.206 ; 2.206 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.172 ; 2.172 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.995 ; 1.995 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.064 ; 2.064 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.086 ; 2.086 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.076 ; 2.076 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.071 ; 2.071 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.833 ; 1.833 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.848 ; 1.848 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.939 ; 1.939 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.922 ; 1.922 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.808 ; 1.808 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.811 ; 1.811 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.786 ; 1.786 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.754 ; 1.754 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.924 ; 1.924 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.002 ; 2.002 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 1.903 ; 1.903 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.515 ; 2.515 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.119 ; 2.119 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.126 ; 2.126 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.247 ; 2.247 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.378 ; 2.378 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.226 ; 2.226 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.197 ; 2.197 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.287 ; 2.287 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.161 ; 2.161 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 2.070 ; 2.070 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.634 ; -1.634 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.988 ; -1.988 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.984 ; -1.984 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.941 ; -1.941 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.973 ; -1.973 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.086 ; -2.086 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.052 ; -2.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.875 ; -1.875 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.944 ; -1.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.966 ; -1.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.956 ; -1.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.951 ; -1.951 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.713 ; -1.713 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.728 ; -1.728 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.819 ; -1.819 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.802 ; -1.802 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.688 ; -1.688 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.691 ; -1.691 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.666 ; -1.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.634 ; -1.634 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.804 ; -1.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.882 ; -1.882 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.783 ; -1.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.395 ; -2.395 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.999 ; -1.999 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.006 ; -2.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.127 ; -2.127 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.258 ; -2.258 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.106 ; -2.106 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.077 ; -2.077 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.167 ; -2.167 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.041 ; -2.041 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.950 ; -1.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                        ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.305 ; 6.305 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.832 ; 5.832 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.800 ; 5.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.305 ; 6.305 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.124 ; 6.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 6.124 ; 6.124 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.585 ; 5.585 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.260 ; 5.260 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.325 ; 5.325 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.985 ; 5.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.125 ; 5.125 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.985 ; 5.985 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.170 ; 5.170 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.074 ; 5.074 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.420 ; 4.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.035 ; 4.035 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.420 ; 4.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.924 ; 3.924 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.063 ; 4.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.779 ; 3.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.940 ; 3.940 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.964 ; 3.964 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.054 ; 4.054 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.982 ; 3.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.858 ; 3.858 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.956 ; 3.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.955 ; 3.955 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.316 ; 4.316 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.179 ; 4.179 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.625 ; 3.625 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.706 ; 3.706 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ; 3.606 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.639 ; 3.639 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.860 ; 3.860 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.637 ; 3.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.616 ; 3.616 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.477 ; 3.477 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626 ; 3.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.492 ; 3.492 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.502 ; 3.502 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.313 ; 3.313 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.509 ; 3.509 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.473 ; 3.473 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.360 ; 3.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.425 ; 3.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.493 ; 3.493 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.349 ; 3.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.654 ; 3.654 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.179 ; 4.179 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.994 ; 3.994 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.615 ; 3.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.872 ; 3.872 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.738 ; 3.738 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.961 ; 3.961 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.792 ; 3.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.449 ; 5.449 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.484 ; 5.484 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.449 ; 5.449 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.745 ; 5.745 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.080 ; 5.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.787 ; 5.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.080 ; 5.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.325 ; 5.325 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.775 ; 4.775 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.775 ; 4.775 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.714 ; 5.714 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.832 ; 4.832 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.074 ; 5.074 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.035 ; 4.035 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.420 ; 4.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.924 ; 3.924 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.063 ; 4.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.779 ; 3.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.940 ; 3.940 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.964 ; 3.964 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.054 ; 4.054 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.982 ; 3.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.858 ; 3.858 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.956 ; 3.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.955 ; 3.955 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.316 ; 4.316 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.313 ; 3.313 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.625 ; 3.625 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.706 ; 3.706 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ; 3.606 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.639 ; 3.639 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.860 ; 3.860 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.637 ; 3.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.616 ; 3.616 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.477 ; 3.477 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626 ; 3.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.492 ; 3.492 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.502 ; 3.502 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.313 ; 3.313 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.509 ; 3.509 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.473 ; 3.473 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.360 ; 3.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.425 ; 3.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.493 ; 3.493 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.349 ; 3.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.654 ; 3.654 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.179 ; 4.179 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.994 ; 3.994 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.615 ; 3.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.872 ; 3.872 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.738 ; 3.738 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.961 ; 3.961 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.792 ; 3.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.599 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.521 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.568 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.467 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.406 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.375 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.273 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.435 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.404 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.300 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.462 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.410 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.443 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.265 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.027 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.882 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.744 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.646 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.599 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.521 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.568 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.467 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.406 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.375 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.273 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.435 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.404 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.300 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.462 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.410 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.443 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.265 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.027 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.882 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.744 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.646 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602 ;      ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                 ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.599     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.521     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.568     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.467     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.406     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.375     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.273     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.435     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.404     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.300     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.462     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.410     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.443     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.265     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.027     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.882     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.744     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.646     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                         ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.604     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.644     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.558     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.599     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.636     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.521     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.568     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.467     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.421     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.406     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.428     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.453     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.375     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.273     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.251     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.435     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.404     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.300     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.462     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.410     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.443     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.265     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.293     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.740     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.737     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.027     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.882     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.692     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.744     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.646     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.602     ;           ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -9.951    ; -3.137 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                                                                                             ; 2.070     ; -3.137 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -9.951    ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.774     ; -0.858 ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -3.247    ; 0.238  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                                                                                      ; -1343.074 ; -6.888 ; 0.0      ; 0.0     ; -421.913            ;
;  clk100m                                                                                             ; 0.000     ; -6.030 ; N/A      ; N/A     ; -4.909              ;
;  vga_ctrl:vga_ctrl_realization|clk25m                                                                ; -1126.874 ; 0.000  ; N/A      ; N/A     ; -240.408            ;
;  vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 0.000     ; -0.858 ; N/A      ; N/A     ; -1.484              ;
;  vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -216.200  ; 0.000  ; N/A      ; N/A     ; -175.112            ;
+------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                  ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.568 ; 5.568 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.585 ; 4.585 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.525 ; 4.525 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.537 ; 4.537 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.573 ; 4.573 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.965 ; 4.965 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.723 ; 4.723 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.238 ; 4.238 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.543 ; 4.543 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.576 ; 4.576 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.383 ; 4.383 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.545 ; 4.545 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.791 ; 3.791 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.813 ; 3.813 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.149 ; 4.149 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.947 ; 3.947 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.766 ; 3.766 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.779 ; 3.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.711 ; 3.711 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.509 ; 3.509 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.130 ; 4.130 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.274 ; 4.274 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.937 ; 3.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.568 ; 5.568 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.644 ; 4.644 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.651 ; 4.651 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.047 ; 5.047 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.307 ; 5.307 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.881 ; 4.881 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.795 ; 4.795 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 5.116 ; 5.116 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.716 ; 4.716 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.555 ; 4.555 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.634 ; -1.634 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.988 ; -1.988 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.984 ; -1.984 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.941 ; -1.941 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.973 ; -1.973 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.086 ; -2.086 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.052 ; -2.052 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.875 ; -1.875 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.944 ; -1.944 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.966 ; -1.966 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.956 ; -1.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.951 ; -1.951 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.713 ; -1.713 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.728 ; -1.728 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.819 ; -1.819 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.802 ; -1.802 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.688 ; -1.688 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.691 ; -1.691 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.666 ; -1.666 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.634 ; -1.634 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.804 ; -1.804 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.882 ; -1.882 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.783 ; -1.783 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[22] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.395 ; -2.395 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.999 ; -1.999 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.006 ; -2.006 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.127 ; -2.127 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.258 ; -2.258 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.106 ; -2.106 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.077 ; -2.077 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.167 ; -2.167 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -2.041 ; -2.041 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; -1.950 ; -1.950 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                          ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.911 ; 16.911 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.198 ; 15.198 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.814 ; 14.814 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.911 ; 16.911 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.376 ; 16.376 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 16.376 ; 16.376 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 14.308 ; 14.308 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.937 ; 12.937 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 13.553 ; 13.553 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.982 ; 15.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.276 ; 12.276 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 15.982 ; 15.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.561 ; 12.561 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 12.592 ; 12.592 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.165 ; 10.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.628  ; 8.628  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.638  ; 8.638  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.570  ; 9.570  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.051  ; 9.051  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 10.165 ; 10.165 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.817  ; 8.817  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.097  ; 9.097  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.319  ; 9.319  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.408  ; 8.408  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.888  ; 8.888  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.877  ; 8.877  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.082  ; 9.082  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.224  ; 9.224  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.388  ; 8.388  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.104  ; 9.104  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.712  ; 8.712  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.060  ; 9.060  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.348  ; 8.348  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.660  ; 8.660  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.944  ; 9.944  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.234  ; 9.234  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.605  ; 9.605  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.958  ; 7.958  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.259  ; 8.259  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.956  ; 7.956  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.588  ; 8.588  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.993  ; 7.993  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.970  ; 7.970  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.554  ; 7.554  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.961  ; 7.961  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.519  ; 7.519  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.564  ; 7.564  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.575  ; 7.575  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.093  ; 7.093  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.594  ; 7.594  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.546  ; 7.546  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.498  ; 7.498  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.157  ; 7.157  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.443  ; 7.443  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.571  ; 7.571  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.566  ; 7.566  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.143  ; 7.143  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.010  ; 8.010  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.423  ; 8.423  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.436  ; 8.436  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.605  ; 9.605  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 9.126  ; 9.126  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 7.951  ; 7.951  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.743  ; 8.743  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.017  ; 8.017  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.332  ; 8.332  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.880  ; 8.880  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 8.411  ; 8.411  ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.449 ; 5.449 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.484 ; 5.484 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.449 ; 5.449 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.745 ; 5.745 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.080 ; 5.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.787 ; 5.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.496 ; 5.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.080 ; 5.080 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.325 ; 5.325 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.775 ; 4.775 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.775 ; 4.775 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.714 ; 5.714 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 4.832 ; 4.832 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 5.074 ; 5.074 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.809 ; 3.809 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.164 ; 4.164 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.035 ; 4.035 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.420 ; 4.420 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.924 ; 3.924 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.063 ; 4.063 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.779 ; 3.779 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.940 ; 3.940 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.964 ; 3.964 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.971 ; 3.971 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.054 ; 4.054 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.758 ; 3.758 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.982 ; 3.982 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.858 ; 3.858 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.956 ; 3.956 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.746 ; 3.746 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.955 ; 3.955 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.316 ; 4.316 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_ce        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.094 ; 4.094 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_data[*]   ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.313 ; 3.313 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[0]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.625 ; 3.625 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[1]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.706 ; 3.706 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[2]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.606 ; 3.606 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[3]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.639 ; 3.639 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[4]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.860 ; 3.860 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[5]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.637 ; 3.637 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[6]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[7]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.616 ; 3.616 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[8]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.477 ; 3.477 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[9]  ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.626 ; 3.626 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[10] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[11] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.492 ; 3.492 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[12] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.502 ; 3.502 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[13] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.313 ; 3.313 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[14] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.509 ; 3.509 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[15] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.473 ; 3.473 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[16] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[17] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.360 ; 3.360 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[18] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.425 ; 3.425 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[19] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[20] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.493 ; 3.493 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[21] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.349 ; 3.349 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[23] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.654 ; 3.654 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[24] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.787 ; 3.787 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[25] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.800 ; 3.800 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[26] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 4.179 ; 4.179 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[27] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.994 ; 3.994 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[28] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.615 ; 3.615 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[29] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.872 ; 3.872 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[30] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.655 ; 3.655 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
;  base_sram_data[31] ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.738 ; 3.738 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_oe        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.961 ; 3.961 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
; base_sram_we        ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 3.792 ; 3.792 ; Rise       ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ;
+---------------------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 59243    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 172      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 267      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; clk100m                                                                                             ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 59243    ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; 172      ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|clk50m                                                                ; 1        ; 1        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m                                                                ; vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk ; 267      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 06 17:11:51 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.951
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.951     -1126.874 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -3.247      -216.200 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     1.092         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     3.127         0.000 clk100m 
Info (332146): Worst-case hold slack is -3.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.137        -6.030 clk100m 
    Info (332119):    -0.858        -0.858 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.743         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941        -4.909 clk100m 
    Info (332119):    -0.742      -240.408 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742      -175.112 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.649
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.649      -271.393 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.559        -9.997 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):     0.774         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     2.070         0.000 clk100m 
Info (332146): Worst-case hold slack is -1.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.714        -3.404 clk100m 
    Info (332119):    -0.394        -0.394 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.238         0.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk100m 
    Info (332119):    -0.500      -162.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500      -118.000 vga_ctrl:vga_ctrl_realization|paint:paint_realization|sram_ctrl:sram_ctrl_realization|distilled_clk 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Wed Jun 06 17:11:53 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


