#pragma once
#include <cstdint>
#define INTEL_X86_EDGE_BIT	18
#define INTEL_X86_ANY_BIT	21
#define INTEL_X86_INV_BIT	23
#define INTEL_X86_CMASK_BIT 24
#define INTEL_X86_MOD_EDGE	(1 << INTEL_X86_EDGE_BIT)
#define INTEL_X86_MOD_ANY	(1 << INTEL_X86_ANY_BIT)
#define INTEL_X86_MOD_INV	(1 << INTEL_X86_INV_BIT)
namespace optkit::intel::icx_unc_m3upi{
	enum icx_unc_m3upi : uint64_t {
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0 = 0x0080, // CMS Agent0 AD Credits Acquired
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED1 = 0x0081, // CMS Agent0 AD Credits Acquired
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0 = 0x0082, // CMS Agent0 AD Credits Occupancy
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1 = 0x0083, // CMS Agent0 AD Credits Occupancy
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0 = 0x0088, // CMS Agent0 BL Credits Acquired
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED1 = 0x0089, // CMS Agent0 BL Credits Acquired
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0 = 0x008a, // CMS Agent0 BL Credits Occupancy
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1 = 0x008b, // CMS Agent0 BL Credits Occupancy
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0 = 0x0084, // CMS Agent1 AD Credits Acquired
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED1 = 0x0085, // CMS Agent1 AD Credits Acquired
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0 = 0x0086, // CMS Agent1 AD Credits Occupancy
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1 = 0x0087, // CMS Agent1 AD Credits Occupancy
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0 = 0x008c, // CMS Agent1 BL Credits Acquired
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR6 = 0x4000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_ACQUIRED0__TGR7 = 0x8000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED1 = 0x008d, // CMS Agent1 BL Credits Acquired
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0 = 0x008e, // CMS Agent1 BL Credits Occupancy
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1 = 0x008f, // CMS Agent1 BL Credits Occupancy
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M3UPI_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_CHA_AD_CREDITS_EMPTY = 0x0022, // CBox AD Credits Empty
		UNC_M3UPI_CHA_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_CHA_AD_CREDITS_EMPTY__REQ = 0x0400ull, // Requests (experimental)
		UNC_M3UPI_CHA_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_CHA_AD_CREDITS_EMPTY__SNP = 0x0800ull, // Snoops (experimental)
		UNC_M3UPI_CHA_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_CHA_AD_CREDITS_EMPTY__VNA = 0x0100ull, // VNA Messages (experimental)
		UNC_M3UPI_CHA_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_CHA_AD_CREDITS_EMPTY__WB = 0x0200ull, // Writebacks (experimental)
		UNC_M3UPI_CLOCKTICKS = 0x0001, // Clockticks of the mesh to UPI (M3UPI)
		UNC_M3UPI_CMS_CLOCKTICKS = 0x00c0, // CMS Clockticks (experimental)
		UNC_M3UPI_D2C_SENT = 0x002b, // D2C Sent (experimental)
		UNC_M3UPI_D2U_SENT = 0x002a, // D2U Sent (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED = 0x00af, // Distress signal asserted
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__DPT_LOCAL = 0x0400ull, // DPT Local (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__DPT_NONLOCAL = 0x0800ull, // DPT Remote (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__DPT_STALL_IV = 0x4000ull, // DPT Stalled - IV (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__DPT_STALL_NOCRD = 0x8000ull, // DPT Stalled -  No Credit (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__HORZ = 0x0200ull, // Horizontal (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__PMM_LOCAL = 0x1000ull, // PMM Local (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__PMM_NONLOCAL = 0x2000ull, // PMM Remote (experimental)
		UNC_M3UPI_DISTRESS_ASSERTED__MASK__ICX_UNC_M3UPI_DISTRESS_ASSERTED__VERT = 0x0100ull, // Vertical (experimental)
		UNC_M3UPI_EGRESS_ORDERING = 0x00ba, // Egress Blocking due to Ordering requirements
		UNC_M3UPI_EGRESS_ORDERING__MASK__ICX_UNC_M3UPI_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x0400ull, // Down (experimental)
		UNC_M3UPI_EGRESS_ORDERING__MASK__ICX_UNC_M3UPI_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x0100ull, // Up (experimental)
		UNC_M3UPI_HORZ_RING_AD_IN_USE = 0x00b6, // Horizontal AD Ring In Use
		UNC_M3UPI_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M3UPI_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M3UPI_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M3UPI_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M3UPI_HORZ_RING_AKC_IN_USE = 0x00bb, // Horizontal AK Ring In Use
		UNC_M3UPI_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M3UPI_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M3UPI_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M3UPI_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M3UPI_HORZ_RING_AK_IN_USE = 0x00b7, // Horizontal AK Ring In Use
		UNC_M3UPI_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M3UPI_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M3UPI_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M3UPI_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M3UPI_HORZ_RING_BL_IN_USE = 0x00b8, // Horizontal BL Ring in Use
		UNC_M3UPI_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M3UPI_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M3UPI_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M3UPI_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M3UPI_HORZ_RING_IV_IN_USE = 0x00b9, // Horizontal IV Ring in Use
		UNC_M3UPI_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_IV_IN_USE__LEFT = 0x0100ull, // Left (experimental)
		UNC_M3UPI_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M3UPI_HORZ_RING_IV_IN_USE__RIGHT = 0x0400ull, // Right (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY = 0x0023, // M2 BL Credits Empty
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__IIO1_NCB = 0x0100ull, // IIO0 and IIO1 share the same ring destination. (1 VN0 credit only) (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__IIO2_NCB = 0x0200ull, // IIO2 (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__IIO3_NCB = 0x0400ull, // IIO3 (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__IIO4_NCB = 0x0800ull, // IIO4 (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__IIO5_NCB = 0x1000ull, // IIO5 (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__NCS = 0x4000ull, // All IIO targets for NCS are in single mask. ORs them together (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__NCS_SEL = 0x8000ull, // Selected M2p BL NCS credits (experimental)
		UNC_M3UPI_M2_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_M2_BL_CREDITS_EMPTY__UBOX_NCB = 0x2000ull, // IIO5 (experimental)
		UNC_M3UPI_MISC_EXTERNAL = 0x00e6, // Miscellaneous Events (mostly from MS2IDI)
		UNC_M3UPI_MISC_EXTERNAL__MASK__ICX_UNC_M3UPI_MISC_EXTERNAL__MBE_INST0 = 0x0100ull, // Number of cycles MBE is high for MS2IDI0 (experimental)
		UNC_M3UPI_MISC_EXTERNAL__MASK__ICX_UNC_M3UPI_MISC_EXTERNAL__MBE_INST1 = 0x0200ull, // Number of cycles MBE is high for MS2IDI1 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD = 0x003e, // Multi Slot Flit Received
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__AD_SLOT0 = 0x0100ull, // AD - Slot 0 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__AD_SLOT1 = 0x0200ull, // AD - Slot 1 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__AD_SLOT2 = 0x0400ull, // AD - Slot 2 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__AK_SLOT0 = 0x1000ull, // AK - Slot 0 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__AK_SLOT2 = 0x2000ull, // AK - Slot 2 (experimental)
		UNC_M3UPI_MULTI_SLOT_RCVD__MASK__ICX_UNC_M3UPI_MULTI_SLOT_RCVD__BL_SLOT0 = 0x0800ull, // BL - Slot 0 (experimental)
		UNC_M3UPI_RING_BOUNCES_HORZ = 0x00ac, // Messages that bounced on the Horizontal Ring.
		UNC_M3UPI_RING_BOUNCES_HORZ__MASK__ICX_UNC_M3UPI_RING_BOUNCES_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M3UPI_RING_BOUNCES_HORZ__MASK__ICX_UNC_M3UPI_RING_BOUNCES_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RING_BOUNCES_HORZ__MASK__ICX_UNC_M3UPI_RING_BOUNCES_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M3UPI_RING_BOUNCES_HORZ__MASK__ICX_UNC_M3UPI_RING_BOUNCES_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_RING_BOUNCES_VERT = 0x00aa, // Messages that bounced on the Vertical Ring.
		UNC_M3UPI_RING_BOUNCES_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M3UPI_RING_BOUNCES_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M3UPI_RING_BOUNCES_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_RING_BOUNCES_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M3UPI_RING_BOUNCES_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M3UPI_RING_SINK_STARVED_HORZ = 0x00ad, // Sink Starvation on Horizontal Ring
		UNC_M3UPI_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M3UPI_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000ull, // Acknowledgements to Agent 1 (experimental)
		UNC_M3UPI_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M3UPI_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_RING_SINK_STARVED_VERT = 0x00ab, // Sink Starvation on Vertical Ring
		UNC_M3UPI_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M3UPI_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M3UPI_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M3UPI_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M3UPI_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M3UPI_RING_SRC_THRTL = 0x00ae, // Source Throttle (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0 = 0x004b, // Lost Arb for VN0
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1 = 0x004c, // Lost Arb for VN1
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_LOST_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_LOST_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_ARB_MISC = 0x004d, // Arb Miscellaneous
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__ADBL_PARALLEL_WIN_VN0 = 0x1000ull, // AD
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__ADBL_PARALLEL_WIN_VN1 = 0x2000ull, // AD
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__ALL_PARALLEL_WIN = 0x8000ull, // Max Parallel Win (experimental)
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__NO_PROG_AD_VN0 = 0x0100ull, // No Progress on Pending AD VN0 (experimental)
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__NO_PROG_AD_VN1 = 0x0200ull, // No Progress on Pending AD VN1 (experimental)
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__NO_PROG_BL_VN0 = 0x0400ull, // No Progress on Pending BL VN0 (experimental)
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__NO_PROG_BL_VN1 = 0x0800ull, // No Progress on Pending BL VN1 (experimental)
		UNC_M3UPI_RxC_ARB_MISC__MASK__ICX_UNC_M3UPI_RXC_ARB_MISC__VN01_PARALLEL_WIN = 0x4000ull, // VN0
		UNC_M3UPI_RxC_ARB_NOCRD_VN0 = 0x0047, // No Credits to Arb for VN0
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1 = 0x0048, // No Credits to Arb for VN1
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOCRD_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOCRD_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0 = 0x0049, // Can't Arb for VN0
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN0__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1 = 0x004a, // Can't Arb for VN1
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_ARB_NOREQ_VN1__MASK__ICX_UNC_M3UPI_RXC_ARB_NOREQ_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_BYPASSED = 0x0040, // Ingress Queue Bypasses
		UNC_M3UPI_RxC_BYPASSED__MASK__ICX_UNC_M3UPI_RXC_BYPASSED__AD_S0_BL_ARB = 0x0200ull, // AD to Slot 0 on BL Arb (experimental)
		UNC_M3UPI_RxC_BYPASSED__MASK__ICX_UNC_M3UPI_RXC_BYPASSED__AD_S0_IDLE = 0x0100ull, // AD to Slot 0 on Idle (experimental)
		UNC_M3UPI_RxC_BYPASSED__MASK__ICX_UNC_M3UPI_RXC_BYPASSED__AD_S1_BL_SLOT = 0x0400ull, // AD + BL to Slot 1 (experimental)
		UNC_M3UPI_RxC_BYPASSED__MASK__ICX_UNC_M3UPI_RXC_BYPASSED__AD_S2_BL_SLOT = 0x0800ull, // AD + BL to Slot 2 (experimental)
		UNC_M3UPI_RxC_CRD_MISC = 0x005f, // Miscellaneous Credit Events
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__ANY_BGF_FIFO = 0x0100ull, // Any In BGF FIFO (experimental)
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__ANY_BGF_PATH = 0x0200ull, // Any in BGF Path (experimental)
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__LT1_FOR_D2K = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__LT2_FOR_D2K = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__VN0_NO_D2K_FOR_ARB = 0x0400ull, // No D2K For Arb (experimental)
		UNC_M3UPI_RxC_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_CRD_MISC__VN1_NO_D2K_FOR_ARB = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_RxC_CRD_OCC = 0x0060, // Credit Occupancy
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__CONSUMED = 0x8000ull, // Credits Consumed (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__D2K_CRD = 0x1000ull, // D2K Credits (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__FLITS_IN_FIFO = 0x0200ull, // Packets in BGF FIFO (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__FLITS_IN_PATH = 0x0400ull, // Packets in BGF Path (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__P1P_FIFO = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__P1P_TOTAL = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__TxQ_CRD = 0x0800ull, // Transmit Credits (experimental)
		UNC_M3UPI_RxC_CRD_OCC__MASK__ICX_UNC_M3UPI_RXC_CRD_OCC__VNA_IN_USE = 0x0100ull, // VNA In Use (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0 = 0x0043, // VN0 Ingress (from CMS) Queue - Cycles Not Empty
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN0__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1 = 0x0044, // VN1 Ingress (from CMS) Queue - Cycles Not Empty
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_CYCLES_NE_VN1__MASK__ICX_UNC_M3UPI_RXC_CYCLES_NE_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT = 0x0055, // Data Flit Not Sent
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_DATA_FLITS_NOT_SENT__ALL = 0x0100ull, // All (experimental)
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_DATA_FLITS_NOT_SENT__NO_BGF = 0x0800ull, // No BGF Credits (experimental)
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_DATA_FLITS_NOT_SENT__NO_TXQ = 0x1000ull, // No TxQ Credits (experimental)
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_DATA_FLITS_NOT_SENT__TSV_HI = 0x0200ull, // TSV High (experimental)
		UNC_M3UPI_RxC_DATA_FLITS_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_DATA_FLITS_NOT_SENT__VALID_FOR_FLIT = 0x0400ull, // Cycle valid for Flit (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL = 0x0057, // Generating BL Data Flit Sequence
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P0_WAIT = 0x0100ull, // Wait on Pump 0 (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1P_AT_LIMIT = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1P_BUSY = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1P_FIFO_FULL = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1P_HOLD_P0 = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1P_TO_LIMBO = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_GEN_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_GEN_BL__P1_WAIT = 0x0200ull, // Wait on Pump 1 (experimental)
		UNC_M3UPI_RxC_FLITS_MISC = 0x0058, // UNC_M3UPI_RxC_FLITS_MISC.S2REQ_RECEIVED
		UNC_M3UPI_RxC_FLITS_MISC__MASK__ICX_UNC_M3UPI_RXC_FLITS_MISC__S2REQ_IN_HOLDOFF = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_MISC__MASK__ICX_UNC_M3UPI_RXC_FLITS_MISC__S2REQ_IN_SERVICE = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_MISC__MASK__ICX_UNC_M3UPI_RXC_FLITS_MISC__S2REQ_RECEIVED = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_MISC__MASK__ICX_UNC_M3UPI_RXC_FLITS_MISC__S2REQ_WITHDRAWN = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL = 0x0056, // Slotting BL Message Into Header Flit
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__ALL = 0x0100ull, // All (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__NEED_DATA = 0x0200ull, // Needs Data Flit (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__P0_WAIT = 0x0400ull, // Wait on Pump 0 (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__P1_NOT_REQ = 0x1000ull, // Don't Need Pump 1 (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__P1_NOT_REQ_BUT_BUBBLE = 0x2000ull, // Don't Need Pump 1 - Bubble (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__P1_NOT_REQ_NOT_AVAIL = 0x4000ull, // Don't Need Pump 1 - Not Avail (experimental)
		UNC_M3UPI_RxC_FLITS_SLOT_BL__MASK__ICX_UNC_M3UPI_RXC_FLITS_SLOT_BL__P1_WAIT = 0x0800ull, // Wait on Pump 1 (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1 = 0x0051, // Flit Gen - Header 1
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__ACCUM = 0x0100ull, // Accumulate (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__ACCUM_READ = 0x0200ull, // Accumulate Ready (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__ACCUM_WASTED = 0x0400ull, // Accumulate Wasted (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__AHEAD_BLOCKED = 0x0800ull, // Run-Ahead - Blocked (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__AHEAD_MSG1_AFTER = 0x8000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__AHEAD_MSG1_DURING = 0x1000ull, // Run-Ahead - Message (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__AHEAD_MSG2_AFTER = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR1__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR1__AHEAD_MSG2_SENT = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR2 = 0x0052, // Flit Gen - Header 2
		UNC_M3UPI_RxC_FLIT_GEN_HDR2__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR2__PAR = 0x0400ull, // Parallel Ok (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR2__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR2__PAR_FLIT = 0x1000ull, // Parallel Flit Finished (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR2__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR2__PAR_MSG = 0x0800ull, // Parallel Message (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR2__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR2__RMSTALL = 0x0100ull, // Rate-matching Stall (experimental)
		UNC_M3UPI_RxC_FLIT_GEN_HDR2__MASK__ICX_UNC_M3UPI_RXC_FLIT_GEN_HDR2__RMSTALL_NOMSG = 0x0200ull, // Rate-matching Stall - No Message (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT = 0x0054, // Sent Header Flit
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__1_MSG = 0x0100ull, // One Message (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__1_MSG_VNX = 0x0800ull, // One Message in non-VNA (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__2_MSGS = 0x0200ull, // Two Messages (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__3_MSGS = 0x0400ull, // Three Messages (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__SLOTS_1 = 0x1000ull, // One Slot Taken (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__SLOTS_2 = 0x2000ull, // Two Slots Taken (experimental)
		UNC_M3UPI_RxC_HDR_FLITS_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLITS_SENT__SLOTS_3 = 0x4000ull, // All Slots Taken (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT = 0x0053, // Header Not Sent
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__ALL = 0x0100ull, // All (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__NO_BGF_CRD = 0x0800ull, // No BGF Credits (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__NO_BGF_NO_MSG = 0x2000ull, // No BGF Credits + No Extra Message Slotted (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__NO_TXQ_CRD = 0x1000ull, // No TxQ Credits (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__NO_TXQ_NO_MSG = 0x4000ull, // No TxQ Credits + No Extra Message Slotted (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__TSV_HI = 0x0200ull, // TSV High (experimental)
		UNC_M3UPI_RxC_HDR_FLIT_NOT_SENT__MASK__ICX_UNC_M3UPI_RXC_HDR_FLIT_NOT_SENT__VALID_FOR_FLIT = 0x0400ull, // Cycle valid for Flit (experimental)
		UNC_M3UPI_RxC_HELD = 0x0050, // Message Held
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__CANT_SLOT_AD = 0x1000ull, // Can't Slot AD (experimental)
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__CANT_SLOT_BL = 0x2000ull, // Can't Slot BL (experimental)
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__PARALLEL_ATTEMPT = 0x0400ull, // Parallel Attempt (experimental)
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__PARALLEL_SUCCESS = 0x0800ull, // Parallel Success (experimental)
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__VN0 = 0x0100ull, // VN0 (experimental)
		UNC_M3UPI_RxC_HELD__MASK__ICX_UNC_M3UPI_RXC_HELD__VN1 = 0x0200ull, // VN1 (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0 = 0x0041, // VN0 Ingress (from CMS) Queue - Inserts
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN0__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1 = 0x0042, // VN1 Ingress (from CMS) Queue - Inserts
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_INSERTS_VN1__MASK__ICX_UNC_M3UPI_RXC_INSERTS_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0 = 0x0045, // VN0 Ingress (from CMS) Queue - Occupancy
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN0__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1 = 0x0046, // VN1 Ingress (from CMS) Queue - Occupancy
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_OCCUPANCY_VN1__MASK__ICX_UNC_M3UPI_RXC_OCCUPANCY_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0 = 0x004e, // VN0 message can't slot into flit
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN0__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1 = 0x004f, // VN1 message can't slot into flit
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__AD_SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_NCB = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_NCS = 0x4000ull, // NCS on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_RSP = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_RxC_PACKING_MISS_VN1__MASK__ICX_UNC_M3UPI_RXC_PACKING_MISS_VN1__BL_WB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_RxC_VNA_CRD = 0x005a, // Remote VNA Credits
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__ANY_IN_USE = 0x2000ull, // Any In Use (experimental)
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__CORRECTED = 0x0100ull, // Corrected (experimental)
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__LT1 = 0x0200ull, // Level < 1 (experimental)
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__LT10 = 0x1000ull, // Level < 10 (experimental)
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__LT4 = 0x0400ull, // Level < 4 (experimental)
		UNC_M3UPI_RxC_VNA_CRD__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD__LT5 = 0x0800ull, // Level < 5 (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC = 0x0059, // UNC_M3UPI_RxC_VNA_CRD_MISC.REQ_VN01_ALLOC_LT10
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__REQ_ADBL_ALLOC_L5 = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__REQ_VN01_ALLOC_LT10 = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN0_JUST_AD = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN0_JUST_BL = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN0_ONLY = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN1_JUST_AD = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN1_JUST_BL = 0x8000ull, // TBD (experimental)
		UNC_M3UPI_RxC_VNA_CRD_MISC__MASK__ICX_UNC_M3UPI_RXC_VNA_CRD_MISC__VN1_ONLY = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED = 0x00e5, // Transgress Injection Starvation
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_RxR_BUSY_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_RxR_BYPASS = 0x00e2, // Transgress Ingress Bypass
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_RxR_BYPASS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_RxR_CRD_STARVED = 0x00e3, // Transgress Injection Starvation
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__IFV = 0x8000ull, // IFV - Credited (experimental)
		UNC_M3UPI_RxR_CRD_STARVED__MASK__ICX_UNC_M3UPI_RXR_CRD_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_RxR_CRD_STARVED_1 = 0x00e4, // Transgress Injection Starvation (experimental)
		UNC_M3UPI_RxR_INSERTS = 0x00e1, // Transgress Ingress Allocations
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_RxR_INSERTS__MASK__ICX_UNC_M3UPI_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_RxR_OCCUPANCY = 0x00e0, // Transgress Ingress Occupancy
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__BL_CRD = 0x2000ull, // BL - Credited (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_RxR_OCCUPANCY__MASK__ICX_UNC_M3UPI_RXR_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d0, // Stall on No AD Agent0 Transgress Credits
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1 = 0x00d2, // Stall on No AD Agent1 Transgress Credits
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0 = 0x00d4, // Stall on No BL Agent0 Transgress Credits
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1 = 0x00d6, // Stall on No BL Agent1 Transgress Credits
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M3UPI_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M3UPI_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d1, // Stall on No AD Agent0 Transgress Credits
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1 = 0x00d3, // Stall on No AD Agent1 Transgress Credits
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1 = 0x00d5, // Stall on No BL Agent0 Transgress Credits
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1 = 0x00d7, // Stall on No BL Agent1 Transgress Credits
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M3UPI_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M3UPI_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL = 0x0030, // Failed ARB for AD
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_REQ = 0x0100ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_RSP = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_SNP = 0x0200ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_WB = 0x0800ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_WB = 0x8000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_BYPASS = 0x002c, // AD FlowQ Bypass
		UNC_M3UPI_TxC_AD_FLQ_BYPASS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_BYPASS__AD_SLOT0 = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_TxC_AD_FLQ_BYPASS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_BYPASS__AD_SLOT1 = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_TxC_AD_FLQ_BYPASS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_BYPASS__AD_SLOT2 = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_TxC_AD_FLQ_BYPASS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_BYPASS__BL_EARLY_RSP = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE = 0x0027, // AD Flow Q Not Empty
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_REQ = 0x0100ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_RSP = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_SNP = 0x0200ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN0_WB = 0x0800ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_CYCLES_NE__VN1_WB = 0x8000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS = 0x002d, // AD Flow Q Inserts
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN0_REQ = 0x0100ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN0_RSP = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN0_SNP = 0x0200ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN0_WB = 0x0800ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_INSERTS__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY = 0x001c, // AD Flow Q Occupancy
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN0_REQ = 0x0100ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN0_RSP = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN0_SNP = 0x0200ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN0_WB = 0x0800ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_AD_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_AD_FLQ_OCCUPANCY__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_TxC_AK_FLQ_INSERTS = 0x002f, // AK Flow Q Inserts (experimental)
		UNC_M3UPI_TxC_AK_FLQ_OCCUPANCY = 0x001e, // AK Flow Q Occupancy (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL = 0x0035, // Failed ARB for BL
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN0_NCB = 0x0400ull, // VN0 NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN0_NCS = 0x0800ull, // VN0 NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN0_RSP = 0x0100ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN0_WB = 0x0200ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN1_NCB = 0x4000ull, // VN1 NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN1_NCS = 0x8000ull, // VN1 NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN1_RSP = 0x1000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_ARB_FAIL__MASK__ICX_UNC_M3UPI_TXC_BL_ARB_FAIL__VN1_WB = 0x2000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE = 0x0028, // BL Flow Q Not Empty
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN0_REQ = 0x0100ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN0_RSP = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN0_SNP = 0x0200ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN0_WB = 0x0800ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_CYCLES_NE__VN1_WB = 0x8000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS = 0x002e, // BL Flow Q Inserts
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN0_NCB = 0x0100ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN0_NCS = 0x0200ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN0_RSP = 0x0800ull, // VN0 NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN0_WB = 0x0400ull, // VN0 NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN1_NCB = 0x1000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN1_NCS = 0x2000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN1_RSP = 0x8000ull, // VN1_NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_INSERTS__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_INSERTS__VN1_WB = 0x4000ull, // VN1_NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY = 0x001d, // BL Flow Q Occupancy
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN0_NCB = 0x0400ull, // VN0 NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN0_NCS = 0x0800ull, // VN0 NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN0_RSP = 0x0100ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN0_WB = 0x0200ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN1_NCB = 0x4000ull, // VN1_NCS Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN1_NCS = 0x8000ull, // VN1_NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN1_RSP = 0x1000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_FLQ_OCCUPANCY__VN1_WB = 0x2000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY = 0x001f, // BL Flow Q Occupancy
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN0_LOCAL = 0x0100ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN0_THROUGH = 0x0200ull, // VN0 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN0_WRPULL = 0x0400ull, // VN0 NCB Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN1_LOCAL = 0x1000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN1_THROUGH = 0x2000ull, // VN1 WB Messages (experimental)
		UNC_M3UPI_TxC_BL_WB_FLQ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXC_BL_WB_FLQ_OCCUPANCY__VN1_WRPULL = 0x4000ull, // VN1_NCS Messages (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED = 0x00a6, // CMS Horizontal ADS Used
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS = 0x00a7, // CMS Horizontal Bypass Used
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_BYPASS__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL = 0x00a2, // Cycles CMS Horizontal Egress Queue is Full
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M3UPI_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE = 0x00a3, // Cycles CMS Horizontal Egress Queue is Not Empty
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS = 0x00a1, // CMS Horizontal Egress Inserts
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_INSERTS__MASK__ICX_UNC_M3UPI_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_NACK = 0x00a4, // CMS Horizontal Egress NACKs
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_NACK__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY = 0x00a0, // CMS Horizontal Egress Occupancy
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M3UPI_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED = 0x00a5, // CMS Horizontal Egress Injection Starvation
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__AD_ALL = 0x0100ull, // AD - All (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__BL_ALL = 0x0400ull, // BL - All (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M3UPI_TxR_HORZ_STARVED__MASK__ICX_UNC_M3UPI_TXR_HORZ_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_VERT_ADS_USED = 0x009c, // CMS Vertical ADS Used
		UNC_M3UPI_TxR_VERT_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_VERT_ADS_USED__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_VERT_ADS_USED__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_VERT_ADS_USED__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_ADS_USED__MASK__ICX_UNC_M3UPI_TXR_VERT_ADS_USED__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS = 0x009d, // CMS Vertical ADS Used
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS__MASK__ICX_UNC_M3UPI_TXR_VERT_BYPASS__IV_AG1 = 0x0800ull, // IV - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS_1 = 0x009e, // CMS Vertical ADS Used
		UNC_M3UPI_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0 = 0x0094, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL1 = 0x0095, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M3UPI_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0 = 0x0096, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M3UPI_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE1 = 0x0097, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M3UPI_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M3UPI_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M3UPI_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0 = 0x0092, // CMS Vert Egress Allocations
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS1 = 0x0093, // CMS Vert Egress Allocations
		UNC_M3UPI_TxR_VERT_INSERTS1__MASK__ICX_UNC_M3UPI_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_INSERTS1__MASK__ICX_UNC_M3UPI_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0 = 0x0098, // CMS Vertical Egress NACKs
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_NACK0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_VERT_NACK1 = 0x0099, // CMS Vertical Egress NACKs
		UNC_M3UPI_TxR_VERT_NACK1__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_NACK1__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0 = 0x0090, // CMS Vert Egress Occupancy
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY1 = 0x0091, // CMS Vert Egress Occupancy
		UNC_M3UPI_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M3UPI_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0 = 0x009a, // CMS Vertical Egress Injection Starvation
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED0__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M3UPI_TxR_VERT_STARVED1 = 0x009b, // CMS Vertical Egress Injection Starvation
		UNC_M3UPI_TxR_VERT_STARVED1__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED1__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M3UPI_TxR_VERT_STARVED1__MASK__ICX_UNC_M3UPI_TXR_VERT_STARVED1__TGC = 0x0400ull, // AKC - Agent 0 (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY = 0x0020, // UPI0 AD Credits Empty
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN0_REQ = 0x0200ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN0_RSP = 0x0800ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN0_SNP = 0x0400ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN1_REQ = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN1_RSP = 0x4000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VN1_SNP = 0x2000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_AD_CREDITS_EMPTY__VNA = 0x0100ull, // VNA (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY = 0x0021, // UPI0 BL Credits Empty
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN0_NCS_NCB = 0x0400ull, // VN0 RSP Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN0_RSP = 0x0200ull, // VN0 REQ Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN0_WB = 0x0800ull, // VN0 SNP Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN1_NCS_NCB = 0x2000ull, // VN1 RSP Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN1_RSP = 0x1000ull, // VN1 REQ Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VN1_WB = 0x4000ull, // VN1 SNP Messages (experimental)
		UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__MASK__ICX_UNC_M3UPI_UPI_PEER_BL_CREDITS_EMPTY__VNA = 0x0100ull, // VNA (experimental)
		UNC_M3UPI_UPI_PREFETCH_SPAWN = 0x0029, // FlowQ Generated Prefetch (experimental)
		UNC_M3UPI_VERT_RING_AD_IN_USE = 0x00b0, // Vertical AD Ring In Use
		UNC_M3UPI_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M3UPI_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M3UPI_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M3UPI_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M3UPI_VERT_RING_AKC_IN_USE = 0x00b4, // Vertical AKC Ring In Use
		UNC_M3UPI_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M3UPI_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M3UPI_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M3UPI_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M3UPI_VERT_RING_AK_IN_USE = 0x00b1, // Vertical AK Ring In Use
		UNC_M3UPI_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M3UPI_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M3UPI_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M3UPI_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M3UPI_VERT_RING_BL_IN_USE = 0x00b2, // Vertical BL Ring in Use
		UNC_M3UPI_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M3UPI_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M3UPI_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M3UPI_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M3UPI_VERT_RING_IV_IN_USE = 0x00b3, // Vertical IV Ring in Use
		UNC_M3UPI_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_IV_IN_USE__DN = 0x0400ull, // Down (experimental)
		UNC_M3UPI_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_IV_IN_USE__UP = 0x0100ull, // Up (experimental)
		UNC_M3UPI_VERT_RING_TGC_IN_USE = 0x00b5, // Vertical TGC Ring In Use
		UNC_M3UPI_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_TGC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M3UPI_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_TGC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M3UPI_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_TGC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M3UPI_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M3UPI_VERT_RING_TGC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M3UPI_VN0_CREDITS_USED = 0x005b, // VN0 Credit Used
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__NCB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__NCS = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_VN0_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__WB = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_VN0_NO_CREDITS = 0x005d, // VN0 No Credits
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__NCB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__NCS = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_VN0_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN0_NO_CREDITS__WB = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_VN1_CREDITS_USED = 0x005c, // VN1 Credit Used
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__NCB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__NCS = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_VN1_CREDITS_USED__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__WB = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_VN1_NO_CREDITS = 0x005e, // VN1 No Credits
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__NCB = 0x1000ull, // WB on BL (experimental)
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__NCS = 0x2000ull, // NCB on BL (experimental)
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__REQ = 0x0100ull, // REQ on AD (experimental)
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__RSP = 0x0400ull, // RSP on AD (experimental)
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__SNP = 0x0200ull, // SNP on AD (experimental)
		UNC_M3UPI_VN1_NO_CREDITS__MASK__ICX_UNC_M3UPI_VN1_NO_CREDITS__WB = 0x0800ull, // RSP on BL (experimental)
		UNC_M3UPI_WB_OCC_COMPARE = 0x007e, // UNC_M3UPI_WB_OCC_COMPARE.RT_GT_LOCALDEST_VN0
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_EQ_LOCALDEST_VN0 = 0x8200ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_EQ_LOCALDEST_VN1 = 0xa000ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_GT_LOCALDEST_VN0 = 0x8100ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_GT_LOCALDEST_VN1 = 0x9000ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_LT_LOCALDEST_VN0 = 0x8400ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__BOTHNONZERO_RT_LT_LOCALDEST_VN1 = 0xc000ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_EQ_LOCALDEST_VN0 = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_EQ_LOCALDEST_VN1 = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_GT_LOCALDEST_VN0 = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_GT_LOCALDEST_VN1 = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_LT_LOCALDEST_VN0 = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_WB_OCC_COMPARE__MASK__ICX_UNC_M3UPI_WB_OCC_COMPARE__RT_LT_LOCALDEST_VN1 = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING = 0x007d, // UNC_M3UPI_WB_PENDING.LOCALDEST_VN0
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__LOCALDEST_VN0 = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__LOCALDEST_VN1 = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__LOCAL_AND_RT_VN0 = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__LOCAL_AND_RT_VN1 = 0x4000ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__ROUTETHRU_VN0 = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__ROUTETHRU_VN1 = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__WAITING4PULL_VN0 = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_WB_PENDING__MASK__ICX_UNC_M3UPI_WB_PENDING__WAITING4PULL_VN1 = 0x8000ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH = 0x0061, // UNC_M3UPI_XPT_PFTCH.ARRIVED
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__ARB = 0x0400ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__ARRIVED = 0x0100ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__BYPASS = 0x0200ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__FLITTED = 0x1000ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__LOST_ARB = 0x0800ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__LOST_OLD = 0x2000ull, // TBD (experimental)
		UNC_M3UPI_XPT_PFTCH__MASK__ICX_UNC_M3UPI_XPT_PFTCH__LOST_QFULL = 0x2000ull, // TBD (experimental)
		
	};
};

namespace icx_unc_m3upi = optkit::intel::icx_unc_m3upi;

#undef INTEL_X86_EDGE_BIT
#undef INTEL_X86_ANY_BIT
#undef INTEL_X86_INV_BIT
#undef INTEL_X86_CMASK_BIT
#undef INTEL_X86_MOD_EDGE
#undef INTEL_X86_MOD_ANY
#undef INTEL_X86_MOD_INV
