;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30-Apr-16 03:42:18 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x7FFC2001  	536969212
0x0004	0x1CD10000  	7377
0x0008	0x1C790000  	7289
0x000C	0x1C790000  	7289
0x0010	0x1C790000  	7289
0x0014	0x1C790000  	7289
0x0018	0x1C790000  	7289
0x001C	0x1C790000  	7289
0x0020	0x1C790000  	7289
0x0024	0x1C790000  	7289
0x0028	0x1C790000  	7289
0x002C	0x1C790000  	7289
0x0030	0x1C790000  	7289
0x0034	0x1C790000  	7289
0x0038	0x1C790000  	7289
0x003C	0x1C790000  	7289
0x0040	0x1C790000  	7289
0x0044	0x1C790000  	7289
0x0048	0x1C790000  	7289
0x004C	0x1C790000  	7289
0x0050	0x1C790000  	7289
0x0054	0x1C790000  	7289
0x0058	0x1C790000  	7289
0x005C	0x1C790000  	7289
0x0060	0x1C790000  	7289
0x0064	0x1C790000  	7289
0x0068	0x1C790000  	7289
0x006C	0x1C790000  	7289
0x0070	0x1C790000  	7289
0x0074	0x1C790000  	7289
0x0078	0x1C790000  	7289
0x007C	0x1C790000  	7289
0x0080	0x1C790000  	7289
0x0084	0x1C790000  	7289
0x0088	0x1C790000  	7289
0x008C	0x1C790000  	7289
0x0090	0x1C790000  	7289
0x0094	0x1C790000  	7289
0x0098	0x1C790000  	7289
0x009C	0x1C790000  	7289
0x00A0	0x1C790000  	7289
0x00A4	0x1C790000  	7289
0x00A8	0x1C790000  	7289
0x00AC	0x1C790000  	7289
0x00B0	0x1C790000  	7289
0x00B4	0x1C790000  	7289
0x00B8	0x1C790000  	7289
0x00BC	0x1C790000  	7289
0x00C0	0x1C790000  	7289
0x00C4	0x1C790000  	7289
0x00C8	0x1C790000  	7289
0x00CC	0x1C790000  	7289
0x00D0	0x1C790000  	7289
0x00D4	0x1C790000  	7289
0x00D8	0x1C790000  	7289
0x00DC	0x1C790000  	7289
0x00E0	0x1C790000  	7289
0x00E4	0x1C790000  	7289
0x00E8	0x1C790000  	7289
0x00EC	0x1C790000  	7289
0x00F0	0x1C790000  	7289
0x00F4	0x1C790000  	7289
0x00F8	0x1C790000  	7289
0x00FC	0x1C790000  	7289
0x0100	0x1C790000  	7289
0x0104	0x1C790000  	7289
0x0108	0x1C790000  	7289
0x010C	0x1C790000  	7289
0x0110	0x1C790000  	7289
0x0114	0x1C790000  	7289
0x0118	0x1C790000  	7289
0x011C	0x1C790000  	7289
0x0120	0x1C790000  	7289
0x0124	0x1C790000  	7289
0x0128	0x1C790000  	7289
0x012C	0x1C790000  	7289
0x0130	0x1C790000  	7289
0x0134	0x1C790000  	7289
0x0138	0x1C790000  	7289
0x013C	0x1C790000  	7289
0x0140	0x1C790000  	7289
0x0144	0x1C790000  	7289
0x0148	0x1C790000  	7289
0x014C	0x1C790000  	7289
0x0150	0x1C790000  	7289
0x0154	0x1C790000  	7289
0x0158	0x1C790000  	7289
0x015C	0x1C790000  	7289
0x0160	0x1C790000  	7289
0x0164	0x1C790000  	7289
0x0168	0x1C790000  	7289
0x016C	0x1C790000  	7289
0x0170	0x1C790000  	7289
0x0174	0x1C790000  	7289
0x0178	0x1C790000  	7289
0x017C	0x1C790000  	7289
0x0180	0x1C790000  	7289
0x0184	0x1C790000  	7289
0x0188	0x1C790000  	7289
0x018C	0x1C790000  	7289
0x0190	0x1C790000  	7289
; end of ____SysVT
_main:
;Temp.c, 13 :: 		void main()
0x1CD0	0xB083    SUB	SP, SP, #12
0x1CD2	0xF000F8FB  BL	7884
0x1CD6	0xF7FFFFD3  BL	7296
0x1CDA	0xF000FE47  BL	10604
0x1CDE	0xF7FFFFE5  BL	7340
0x1CE2	0xF000FE03  BL	10476
;Temp.c, 15 :: 		float t_diff = 0.0;
;Temp.c, 16 :: 		float t_new = 0.0;
;Temp.c, 17 :: 		float t_old = 0.0;
; t_old start address is: 8 (S2)
0x1CE6	0xF04F0000  MOV	R0, #0
0x1CEA	0xEE010A10  VMOV	S2, R0
;Temp.c, 19 :: 		setup_mcu();
0x1CEE	0xF7FFFED1  BL	_setup_mcu+0
;Temp.c, 20 :: 		background_layer();
0x1CF2	0xF7FFFE2D  BL	_background_layer+0
; t_old end address is: 8 (S2)
;Temp.c, 22 :: 		while(1)
L_main134:
;Temp.c, 24 :: 		t_new = get_temp();
; t_old start address is: 8 (S2)
0x1CF6	0xF7FFFEB7  BL	_get_temp+0
; t_new start address is: 12 (S3)
0x1CFA	0xEEF01A40  VMOV.F32	S3, S0
;Temp.c, 26 :: 		if((t_new != t_old) && ((t_new >= 0) && (t_new <= 100)))
0x1CFE	0xEEB40AC1  VCMPE.F32	S0, S2
0x1D02	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D06	0xF00080D0  BEQ	L__main188
0x1D0A	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x1D0E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D12	0xF2C080C2  BLT	L__main186
0x1D16	0x486B    LDR	R0, [PC, #428]
0x1D18	0xEE000A10  VMOV	S0, R0
0x1D1C	0xEEF41AC0  VCMPE.F32	S3, S0
0x1D20	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D24	0xF30080BC  BGT	L__main187
L__main182:
L__main181:
;Temp.c, 28 :: 		t_diff = (t_new - t_old);
0x1D28	0xEE310AC1  VSUB.F32	S0, S3, S2
; t_diff start address is: 16 (S4)
0x1D2C	0xEEB02A40  VMOV.F32	S4, S0
;Temp.c, 29 :: 		Draw_Line(20, 25, 122, 25, ON);
0x1D30	0x2001    MOVS	R0, #1
0x1D32	0xB401    PUSH	(R0)
0x1D34	0x2319    MOVS	R3, #25
0x1D36	0xB21B    SXTH	R3, R3
0x1D38	0x227A    MOVS	R2, #122
0x1D3A	0xB212    SXTH	R2, R2
0x1D3C	0x2119    MOVS	R1, #25
0x1D3E	0xB209    SXTH	R1, R1
0x1D40	0x2014    MOVS	R0, #20
0x1D42	0xB200    SXTH	R0, R0
0x1D44	0xF7FFFEC4  BL	_Draw_Line+0
0x1D48	0xB001    ADD	SP, SP, #4
;Temp.c, 30 :: 		Draw_Line(20, 32, 122, 32, ON);
0x1D4A	0x2001    MOVS	R0, #1
0x1D4C	0xB401    PUSH	(R0)
0x1D4E	0x2320    MOVS	R3, #32
0x1D50	0xB21B    SXTH	R3, R3
0x1D52	0x227A    MOVS	R2, #122
0x1D54	0xB212    SXTH	R2, R2
0x1D56	0x2120    MOVS	R1, #32
0x1D58	0xB209    SXTH	R1, R1
0x1D5A	0x2014    MOVS	R0, #20
0x1D5C	0xB200    SXTH	R0, R0
0x1D5E	0xF7FFFEB7  BL	_Draw_Line+0
0x1D62	0xB001    ADD	SP, SP, #4
;Temp.c, 32 :: 		if(t_old <= t_new)
0x1D64	0xEEB41AE1  VCMPE.F32	S2, S3
0x1D68	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D6C	0xDC3D    BGT	L_main141
;Temp.c, 34 :: 		Draw_Rectangle(bar_offset, 27, (t_old + t_diff + bar_offset - 1), 30, YES, ON, SQUARE);
0x1D6E	0x2300    MOVS	R3, #0
0x1D70	0x2201    MOVS	R2, #1
0x1D72	0x2101    MOVS	R1, #1
0x1D74	0xEE710A02  VADD.F32	S1, S2, S4
0x1D78	0xEEB30A04  VMOV.F32	S0, #20
0x1D7C	0xEE700A80  VADD.F32	S1, S1, S0
0x1D80	0xEEB70A00  VMOV.F32	S0, #1
0x1D84	0xEE300AC0  VSUB.F32	S0, S1, S0
0x1D88	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1D8C	0xEE100A10  VMOV	R0, S0
0x1D90	0xB200    SXTH	R0, R0
0x1D92	0xB408    PUSH	(R3)
0x1D94	0xB404    PUSH	(R2)
0x1D96	0xB402    PUSH	(R1)
0x1D98	0x231E    MOVS	R3, #30
0x1D9A	0xB21B    SXTH	R3, R3
0x1D9C	0xB202    SXTH	R2, R0
0x1D9E	0x211B    MOVS	R1, #27
0x1DA0	0xB209    SXTH	R1, R1
0x1DA2	0x2014    MOVS	R0, #20
0x1DA4	0xB200    SXTH	R0, R0
0x1DA6	0xF7FFFD05  BL	_Draw_Rectangle+0
0x1DAA	0xB003    ADD	SP, SP, #12
;Temp.c, 35 :: 		Draw_Line((t_old + t_diff + bar_offset), 28, (t_old + t_diff + bar_offset), 29, ON);
0x1DAC	0x2201    MOVS	R2, #1
0x1DAE	0xEE710A02  VADD.F32	S1, S2, S4
; t_diff end address is: 16 (S4)
; t_old end address is: 8 (S2)
0x1DB2	0xEEB30A04  VMOV.F32	S0, #20
0x1DB6	0xEE300A80  VADD.F32	S0, S1, S0
0x1DBA	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1DBE	0xEE101A10  VMOV	R1, S0
0x1DC2	0xB209    SXTH	R1, R1
0x1DC4	0xEEB30A04  VMOV.F32	S0, #20
0x1DC8	0xEE300A80  VADD.F32	S0, S1, S0
0x1DCC	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1DD0	0xEE100A10  VMOV	R0, S0
0x1DD4	0xB200    SXTH	R0, R0
0x1DD6	0xB404    PUSH	(R2)
0x1DD8	0x231D    MOVS	R3, #29
0x1DDA	0xB21B    SXTH	R3, R3
0x1DDC	0xB20A    SXTH	R2, R1
0x1DDE	0x211C    MOVS	R1, #28
0x1DE0	0xB209    SXTH	R1, R1
0x1DE2	0xF7FFFE75  BL	_Draw_Line+0
0x1DE6	0xB001    ADD	SP, SP, #4
;Temp.c, 36 :: 		}
0x1DE8	0xE03F    B	L_main142
L_main141:
;Temp.c, 39 :: 		Draw_Rectangle((t_new + bar_offset), 27, (t_old + bar_offset + 2), 30, YES, OFF, SQUARE);
; t_old start address is: 8 (S2)
0x1DEA	0x2400    MOVS	R4, #0
0x1DEC	0x2300    MOVS	R3, #0
0x1DEE	0x2201    MOVS	R2, #1
0x1DF0	0xEEB30A04  VMOV.F32	S0, #20
0x1DF4	0xEE710A00  VADD.F32	S1, S2, S0
; t_old end address is: 8 (S2)
0x1DF8	0xEEB00A00  VMOV.F32	S0, #2
0x1DFC	0xEE300A80  VADD.F32	S0, S1, S0
0x1E00	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1E04	0xEE101A10  VMOV	R1, S0
0x1E08	0xB209    SXTH	R1, R1
0x1E0A	0xEEB30A04  VMOV.F32	S0, #20
0x1E0E	0xEE310A80  VADD.F32	S0, S3, S0
0x1E12	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1E16	0xEE100A10  VMOV	R0, S0
0x1E1A	0xB200    SXTH	R0, R0
0x1E1C	0xB410    PUSH	(R4)
0x1E1E	0xB408    PUSH	(R3)
0x1E20	0xB404    PUSH	(R2)
0x1E22	0x231E    MOVS	R3, #30
0x1E24	0xB21B    SXTH	R3, R3
0x1E26	0xB20A    SXTH	R2, R1
0x1E28	0x211B    MOVS	R1, #27
0x1E2A	0xB209    SXTH	R1, R1
0x1E2C	0xF7FFFCC2  BL	_Draw_Rectangle+0
0x1E30	0xB003    ADD	SP, SP, #12
;Temp.c, 40 :: 		Draw_Line((t_new + bar_offset), 28, (t_new + bar_offset), 29, ON);
0x1E32	0x2201    MOVS	R2, #1
0x1E34	0xEEB30A04  VMOV.F32	S0, #20
0x1E38	0xEE310A80  VADD.F32	S0, S3, S0
0x1E3C	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1E40	0xEE101A10  VMOV	R1, S0
0x1E44	0xB209    SXTH	R1, R1
0x1E46	0xEEB30A04  VMOV.F32	S0, #20
0x1E4A	0xEE310A80  VADD.F32	S0, S3, S0
0x1E4E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x1E52	0xEE100A10  VMOV	R0, S0
0x1E56	0xB200    SXTH	R0, R0
0x1E58	0xB404    PUSH	(R2)
0x1E5A	0x231D    MOVS	R3, #29
0x1E5C	0xB21B    SXTH	R3, R3
0x1E5E	0xB20A    SXTH	R2, R1
0x1E60	0x211C    MOVS	R1, #28
0x1E62	0xB209    SXTH	R1, R1
0x1E64	0xF7FFFE34  BL	_Draw_Line+0
0x1E68	0xB001    ADD	SP, SP, #4
;Temp.c, 41 :: 		}
L_main142:
;Temp.c, 43 :: 		OLED_print_string(56, 7, "          ");
0x1E6A	0xF10D0B00  ADD	R11, SP, #0
0x1E6E	0xF10B0A0B  ADD	R10, R11, #11
0x1E72	0xF8DFC054  LDR	R12, [PC, #84]
0x1E76	0xF7FFFDCF  BL	___CC2DW+0
0x1E7A	0xA800    ADD	R0, SP, #0
0x1E7C	0x4602    MOV	R2, R0
0x1E7E	0x2107    MOVS	R1, #7
0x1E80	0x2038    MOVS	R0, #56
0x1E82	0xF7FEFE4F  BL	_OLED_print_string+0
;Temp.c, 44 :: 		OLED_print_float(56, 7, t_new, 3);
0x1E86	0x2203    MOVS	R2, #3
0x1E88	0xEEB00A61  VMOV.F32	S0, S3
0x1E8C	0x2107    MOVS	R1, #7
0x1E8E	0x2038    MOVS	R0, #56
0x1E90	0xF7FFFBD4  BL	_OLED_print_float+0
;Temp.c, 45 :: 		t_old = t_new;
; t_old start address is: 0 (S0)
0x1E94	0xEEB00A61  VMOV.F32	S0, S3
; t_new end address is: 12 (S3)
; t_old end address is: 0 (S0)
;Temp.c, 26 :: 		if((t_new != t_old) && ((t_new >= 0) && (t_new <= 100)))
0x1E98	0xE001    B	L__main185
L__main186:
0x1E9A	0xEEB00A41  VMOV.F32	S0, S2
L__main185:
; t_old start address is: 0 (S0)
; t_old end address is: 0 (S0)
0x1E9E	0xE001    B	L__main184
L__main187:
0x1EA0	0xEEB00A41  VMOV.F32	S0, S2
L__main184:
; t_old start address is: 0 (S0)
0x1EA4	0xEEB01A40  VMOV.F32	S2, S0
; t_old end address is: 0 (S0)
0x1EA8	0xE7FF    B	L__main183
L__main188:
L__main183:
;Temp.c, 48 :: 		delay_ms(600);
; t_old start address is: 8 (S2)
0x1EAA	0xF64507FE  MOVW	R7, #22782
0x1EAE	0xF2C01700  MOVT	R7, #256
L_main143:
0x1EB2	0x1E7F    SUBS	R7, R7, #1
0x1EB4	0xD1FD    BNE	L_main143
0x1EB6	0xBF00    NOP
0x1EB8	0xBF00    NOP
0x1EBA	0xBF00    NOP
0x1EBC	0xBF00    NOP
0x1EBE	0xBF00    NOP
;Temp.c, 49 :: 		};
; t_old end address is: 8 (S2)
0x1EC0	0xE719    B	L_main134
;Temp.c, 50 :: 		}
L_end_main:
L__main_end_loop:
0x1EC2	0xE7FE    B	L__main_end_loop
0x1EC4	0x000042C8  	#1120403456
0x1EC8	0x28E10000  	?ICS?lstr1_Temp+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x1A18	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x1A1A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x1A1E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x1A22	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x1A26	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1A28	0xB001    ADD	SP, SP, #4
0x1A2A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1A2C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x1A2E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1A32	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x1A36	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x1A3A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1A3C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1A40	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1A42	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1A44	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x1A46	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x1A4A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x1A4E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1A50	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1A54	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x1A56	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1A58	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1A5C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1A60	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x1A62	0xB001    ADD	SP, SP, #4
0x1A64	0x4770    BX	LR
; end of ___FillZeros
_setup_mcu:
;Temp.c, 53 :: 		void setup_mcu()
0x1A94	0xB081    SUB	SP, SP, #4
0x1A96	0xF8CDE000  STR	LR, [SP, #0]
;Temp.c, 55 :: 		GPIO_Clk_Enable(&GPIOA_BASE);
0x1A9A	0x480A    LDR	R0, [PC, #40]
0x1A9C	0xF7FFFB5E  BL	_GPIO_Clk_Enable+0
;Temp.c, 56 :: 		GPIO_Clk_Enable(&GPIOB_BASE);
0x1AA0	0x4809    LDR	R0, [PC, #36]
0x1AA2	0xF7FFFB5B  BL	_GPIO_Clk_Enable+0
;Temp.c, 60 :: 		(_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_MAX | _GPIO_CFG_OTYPE_PP));
0x1AA6	0x4A09    LDR	R2, [PC, #36]
;Temp.c, 59 :: 		_GPIO_PINMASK_5,
0x1AA8	0xF2400120  MOVW	R1, #32
;Temp.c, 58 :: 		GPIO_Config(&GPIOA_BASE,
0x1AAC	0x4805    LDR	R0, [PC, #20]
;Temp.c, 60 :: 		(_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_MAX | _GPIO_CFG_OTYPE_PP));
0x1AAE	0xF7FFFBB1  BL	_GPIO_Config+0
;Temp.c, 62 :: 		OLED_init();
0x1AB2	0xF7FFFCE1  BL	_OLED_init+0
;Temp.c, 63 :: 		LM75_init();
0x1AB6	0xF7FFFD97  BL	_LM75_init+0
;Temp.c, 64 :: 		}
L_end_setup_mcu:
0x1ABA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ABE	0xB001    ADD	SP, SP, #4
0x1AC0	0x4770    BX	LR
0x1AC2	0xBF00    NOP
0x1AC4	0x00004002  	GPIOA_BASE+0
0x1AC8	0x04004002  	GPIOB_BASE+0
0x1ACC	0x00140008  	#524308
; end of _setup_mcu
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4x1.c, 167 :: 		
; port start address is: 0 (R0)
0x115C	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 174 :: 		
0x115E	0x4922    LDR	R1, [PC, #136]
0x1160	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; portBase start address is: 0 (R0)
0x1164	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4x1.c, 176 :: 		
; pos start address is: 8 (R2)
0x1166	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4x1.c, 177 :: 		
0x1168	0xE01A    B	L_GPIO_Clk_Enable12
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4x1.c, 179 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_32F4x1.c, 181 :: 		
; pos start address is: 0 (R0)
0x116A	0xF04F0001  MOV	R0, #1
;__Lib_GPIO_32F4x1.c, 182 :: 		
; pos end address is: 0 (R0)
0x116E	0xE033    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 184 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_32F4x1.c, 186 :: 		
; pos start address is: 0 (R0)
0x1170	0xF04F0002  MOV	R0, #2
;__Lib_GPIO_32F4x1.c, 187 :: 		
; pos end address is: 0 (R0)
0x1174	0xE030    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 189 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_32F4x1.c, 191 :: 		
; pos start address is: 0 (R0)
0x1176	0xF04F0004  MOV	R0, #4
;__Lib_GPIO_32F4x1.c, 192 :: 		
; pos end address is: 0 (R0)
0x117A	0xE02D    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 194 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_32F4x1.c, 196 :: 		
; pos start address is: 0 (R0)
0x117C	0xF04F0008  MOV	R0, #8
;__Lib_GPIO_32F4x1.c, 197 :: 		
; pos end address is: 0 (R0)
0x1180	0xE02A    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 199 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_32F4x1.c, 201 :: 		
; pos start address is: 0 (R0)
0x1182	0xF04F0010  MOV	R0, #16
;__Lib_GPIO_32F4x1.c, 202 :: 		
; pos end address is: 0 (R0)
0x1186	0xE027    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 204 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_32F4x1.c, 206 :: 		
; pos start address is: 0 (R0)
0x1188	0xF04F0020  MOV	R0, #32
;__Lib_GPIO_32F4x1.c, 207 :: 		
; pos end address is: 0 (R0)
0x118C	0xE024    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 209 :: 		
L_GPIO_Clk_Enable20:
;__Lib_GPIO_32F4x1.c, 211 :: 		
; pos start address is: 0 (R0)
0x118E	0xF04F0040  MOV	R0, #64
;__Lib_GPIO_32F4x1.c, 212 :: 		
; pos end address is: 0 (R0)
0x1192	0xE021    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 214 :: 		
L_GPIO_Clk_Enable21:
;__Lib_GPIO_32F4x1.c, 216 :: 		
; pos start address is: 0 (R0)
0x1194	0xF04F0080  MOV	R0, #128
;__Lib_GPIO_32F4x1.c, 217 :: 		
; pos end address is: 0 (R0)
0x1198	0xE01E    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 219 :: 		
L_GPIO_Clk_Enable22:
;__Lib_GPIO_32F4x1.c, 221 :: 		
; pos start address is: 0 (R0)
0x119A	0xF44F7080  MOV	R0, #256
;__Lib_GPIO_32F4x1.c, 222 :: 		
; pos end address is: 0 (R0)
0x119E	0xE01B    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 224 :: 		
L_GPIO_Clk_Enable12:
; pos start address is: 8 (R2)
; portBase start address is: 0 (R0)
0x11A0	0x4912    LDR	R1, [PC, #72]
0x11A2	0x4288    CMP	R0, R1
0x11A4	0xD0E1    BEQ	L_GPIO_Clk_Enable14
0x11A6	0x4912    LDR	R1, [PC, #72]
0x11A8	0x4288    CMP	R0, R1
0x11AA	0xD0E1    BEQ	L_GPIO_Clk_Enable15
0x11AC	0x4911    LDR	R1, [PC, #68]
0x11AE	0x4288    CMP	R0, R1
0x11B0	0xD0E1    BEQ	L_GPIO_Clk_Enable16
0x11B2	0x4911    LDR	R1, [PC, #68]
0x11B4	0x4288    CMP	R0, R1
0x11B6	0xD0E1    BEQ	L_GPIO_Clk_Enable17
0x11B8	0x4910    LDR	R1, [PC, #64]
0x11BA	0x4288    CMP	R0, R1
0x11BC	0xD0E1    BEQ	L_GPIO_Clk_Enable18
0x11BE	0x4910    LDR	R1, [PC, #64]
0x11C0	0x4288    CMP	R0, R1
0x11C2	0xD0E1    BEQ	L_GPIO_Clk_Enable19
0x11C4	0x490F    LDR	R1, [PC, #60]
0x11C6	0x4288    CMP	R0, R1
0x11C8	0xD0E1    BEQ	L_GPIO_Clk_Enable20
0x11CA	0x490F    LDR	R1, [PC, #60]
0x11CC	0x4288    CMP	R0, R1
0x11CE	0xD0E1    BEQ	L_GPIO_Clk_Enable21
0x11D0	0x490E    LDR	R1, [PC, #56]
0x11D2	0x4288    CMP	R0, R1
0x11D4	0xD0E1    BEQ	L_GPIO_Clk_Enable22
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
0x11D6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable13:
;__Lib_GPIO_32F4x1.c, 227 :: 		
; pos start address is: 0 (R0)
0x11D8	0x490D    LDR	R1, [PC, #52]
0x11DA	0x6809    LDR	R1, [R1, #0]
0x11DC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x11E0	0x490B    LDR	R1, [PC, #44]
0x11E2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4x1.c, 228 :: 		
L_end_GPIO_Clk_Enable:
0x11E4	0xB001    ADD	SP, SP, #4
0x11E6	0x4770    BX	LR
0x11E8	0xFC00FFFF  	#-1024
0x11EC	0x00004002  	#1073872896
0x11F0	0x04004002  	#1073873920
0x11F4	0x08004002  	#1073874944
0x11F8	0x0C004002  	#1073875968
0x11FC	0x10004002  	#1073876992
0x1200	0x14004002  	#1073878016
0x1204	0x18004002  	#1073879040
0x1208	0x1C004002  	#1073880064
0x120C	0x20004002  	#1073881088
0x1210	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F4x1.c, 302 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1214	0xB082    SUB	SP, SP, #8
0x1216	0xF8CDE000  STR	LR, [SP, #0]
0x121A	0xB28D    UXTH	R5, R1
0x121C	0x4617    MOV	R7, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 20 (R5)
; config start address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 305 :: 		
;__Lib_GPIO_32F4x1.c, 306 :: 		
;__Lib_GPIO_32F4x1.c, 307 :: 		
;__Lib_GPIO_32F4x1.c, 309 :: 		
;__Lib_GPIO_32F4x1.c, 310 :: 		
;__Lib_GPIO_32F4x1.c, 311 :: 		
;__Lib_GPIO_32F4x1.c, 312 :: 		
;__Lib_GPIO_32F4x1.c, 314 :: 		
;__Lib_GPIO_32F4x1.c, 315 :: 		
;__Lib_GPIO_32F4x1.c, 316 :: 		
;__Lib_GPIO_32F4x1.c, 321 :: 		
0x121E	0x4B91    LDR	R3, [PC, #580]
0x1220	0xEA000303  AND	R3, R0, R3, LSL #0
; portBase start address is: 24 (R6)
0x1224	0x461E    MOV	R6, R3
;__Lib_GPIO_32F4x1.c, 323 :: 		
; port end address is: 0 (R0)
0x1226	0xF7FFFF99  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4x1.c, 326 :: 		
0x122A	0xF1B50FFF  CMP	R5, #255
0x122E	0xD11F    BNE	L_GPIO_Config34
;__Lib_GPIO_32F4x1.c, 328 :: 		
0x1230	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 329 :: 		
0x1232	0x4B8D    LDR	R3, [PC, #564]
0x1234	0xEA040003  AND	R0, R4, R3, LSL #0
; tmp start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 331 :: 		
0x1238	0x4B8C    LDR	R3, [PC, #560]
0x123A	0x429F    CMP	R7, R3
0x123C	0xD114    BNE	L_GPIO_Config35
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 334 :: 		
0x123E	0xF2455355  MOVW	R3, #21845
0x1242	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 335 :: 		
0x1246	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 338 :: 		
0x1248	0x1D35    ADDS	R5, R6, #4
0x124A	0x682C    LDR	R4, [R5, #0]
0x124C	0xF06F03FF  MVN	R3, #255
0x1250	0xEA040303  AND	R3, R4, R3, LSL #0
0x1254	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 341 :: 		
0x1256	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x125A	0x682C    LDR	R4, [R5, #0]
0x125C	0xF64F73FF  MOVW	R3, #65535
0x1260	0xEA440303  ORR	R3, R4, R3, LSL #0
0x1264	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 342 :: 		
0x1266	0xE0F8    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 343 :: 		
L_GPIO_Config35:
;__Lib_GPIO_32F4x1.c, 345 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x1268	0x2F42    CMP	R7, #66
0x126A	0xD101    BNE	L_GPIO_Config36
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 348 :: 		
0x126C	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 349 :: 		
0x126E	0xE0F4    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 350 :: 		
L_GPIO_Config36:
;__Lib_GPIO_32F4x1.c, 351 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config34:
;__Lib_GPIO_32F4x1.c, 354 :: 		
0x1270	0xF5B54F7F  CMP	R5, #65280
0x1274	0xD11F    BNE	L_GPIO_Config37
;__Lib_GPIO_32F4x1.c, 356 :: 		
0x1276	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 357 :: 		
0x1278	0xF64F73FF  MOVW	R3, #65535
0x127C	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x1280	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4x1.c, 359 :: 		
0x1282	0x4B7A    LDR	R3, [PC, #488]
0x1284	0x429F    CMP	R7, R3
0x1286	0xD112    BNE	L_GPIO_Config38
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 362 :: 		
0x1288	0x4B79    LDR	R3, [PC, #484]
0x128A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 363 :: 		
0x128E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 366 :: 		
0x1290	0x1D35    ADDS	R5, R6, #4
0x1292	0x682C    LDR	R4, [R5, #0]
0x1294	0xF46F437F  MVN	R3, #65280
0x1298	0xEA040303  AND	R3, R4, R3, LSL #0
0x129C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 369 :: 		
0x129E	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x12A2	0x682C    LDR	R4, [R5, #0]
0x12A4	0x4B70    LDR	R3, [PC, #448]
0x12A6	0xEA440303  ORR	R3, R4, R3, LSL #0
0x12AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 370 :: 		
0x12AC	0xE0D5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 371 :: 		
L_GPIO_Config38:
;__Lib_GPIO_32F4x1.c, 373 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x12AE	0x2F42    CMP	R7, #66
0x12B0	0xD101    BNE	L_GPIO_Config39
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 376 :: 		
0x12B2	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 377 :: 		
0x12B4	0xE0D1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 378 :: 		
L_GPIO_Config39:
;__Lib_GPIO_32F4x1.c, 379 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config37:
;__Lib_GPIO_32F4x1.c, 382 :: 		
0x12B6	0xF64F73FF  MOVW	R3, #65535
0x12BA	0x429D    CMP	R5, R3
0x12BC	0xD113    BNE	L_GPIO_Config40
;__Lib_GPIO_32F4x1.c, 384 :: 		
0x12BE	0x4B6B    LDR	R3, [PC, #428]
0x12C0	0x429F    CMP	R7, R3
0x12C2	0xD10B    BNE	L_GPIO_Config41
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 387 :: 		
0x12C4	0xF04F3355  MOV	R3, #1431655765
0x12C8	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 390 :: 		
0x12CA	0x1D34    ADDS	R4, R6, #4
0x12CC	0x2300    MOVS	R3, #0
0x12CE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 393 :: 		
0x12D0	0xF2060408  ADDW	R4, R6, #8
; portBase end address is: 24 (R6)
0x12D4	0xF04F33FF  MOV	R3, #-1
0x12D8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 394 :: 		
0x12DA	0xE0BE    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 395 :: 		
L_GPIO_Config41:
;__Lib_GPIO_32F4x1.c, 397 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x12DC	0x2F42    CMP	R7, #66
0x12DE	0xD102    BNE	L_GPIO_Config42
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 400 :: 		
0x12E0	0x2300    MOVS	R3, #0
0x12E2	0x6033    STR	R3, [R6, #0]
; portBase end address is: 24 (R6)
;__Lib_GPIO_32F4x1.c, 401 :: 		
0x12E4	0xE0B9    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 402 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F4x1.c, 403 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config40:
;__Lib_GPIO_32F4x1.c, 412 :: 		
0x12E6	0xF0070301  AND	R3, R7, #1
0x12EA	0xB10B    CBZ	R3, L_GPIO_Config43
;__Lib_GPIO_32F4x1.c, 414 :: 		
; mode start address is: 0 (R0)
0x12EC	0x2003    MOVS	R0, #3
;__Lib_GPIO_32F4x1.c, 415 :: 		
; mode end address is: 0 (R0)
0x12EE	0xE00A    B	L_GPIO_Config44
L_GPIO_Config43:
;__Lib_GPIO_32F4x1.c, 417 :: 		
0x12F0	0xF0070308  AND	R3, R7, #8
0x12F4	0xB10B    CBZ	R3, L_GPIO_Config45
;__Lib_GPIO_32F4x1.c, 419 :: 		
; mode start address is: 0 (R0)
0x12F6	0x2002    MOVS	R0, #2
;__Lib_GPIO_32F4x1.c, 420 :: 		
; mode end address is: 0 (R0)
0x12F8	0xE005    B	L_GPIO_Config46
L_GPIO_Config45:
;__Lib_GPIO_32F4x1.c, 422 :: 		
0x12FA	0xF0070304  AND	R3, R7, #4
0x12FE	0xB10B    CBZ	R3, L_GPIO_Config47
;__Lib_GPIO_32F4x1.c, 424 :: 		
; mode start address is: 0 (R0)
0x1300	0x2001    MOVS	R0, #1
;__Lib_GPIO_32F4x1.c, 425 :: 		
; mode end address is: 0 (R0)
0x1302	0xE000    B	L_GPIO_Config48
L_GPIO_Config47:
;__Lib_GPIO_32F4x1.c, 429 :: 		
; mode start address is: 0 (R0)
0x1304	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 430 :: 		
L_GPIO_Config48:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config46:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config44:
;__Lib_GPIO_32F4x1.c, 438 :: 		
; mode start address is: 0 (R0)
0x1306	0xF4072301  AND	R3, R7, #528384
0x130A	0xB10B    CBZ	R3, L_GPIO_Config49
;__Lib_GPIO_32F4x1.c, 440 :: 		
; speed start address is: 8 (R2)
0x130C	0x2203    MOVS	R2, #3
;__Lib_GPIO_32F4x1.c, 441 :: 		
; speed end address is: 8 (R2)
0x130E	0xE00C    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_32F4x1.c, 443 :: 		
0x1310	0xF4076300  AND	R3, R7, #2048
0x1314	0xB113    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4x1.c, 445 :: 		
; speed start address is: 4 (R1)
0x1316	0x2102    MOVS	R1, #2
;__Lib_GPIO_32F4x1.c, 446 :: 		
0x1318	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
0x131A	0xE006    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_32F4x1.c, 448 :: 		
0x131C	0xF4076380  AND	R3, R7, #1024
0x1320	0xB10B    CBZ	R3, L_GPIO_Config53
;__Lib_GPIO_32F4x1.c, 450 :: 		
; speed start address is: 4 (R1)
0x1322	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 451 :: 		
; speed end address is: 4 (R1)
0x1324	0xE000    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_32F4x1.c, 455 :: 		
; speed start address is: 4 (R1)
0x1326	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 456 :: 		
L_GPIO_Config54:
; speed start address is: 4 (R1)
0x1328	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
L_GPIO_Config52:
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
L_GPIO_Config50:
;__Lib_GPIO_32F4x1.c, 459 :: 		
; speed start address is: 8 (R2)
0x132A	0xF0070320  AND	R3, R7, #32
0x132E	0xB10B    CBZ	R3, L_GPIO_Config55
;__Lib_GPIO_32F4x1.c, 461 :: 		
; otype start address is: 4 (R1)
0x1330	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 462 :: 		
; otype end address is: 4 (R1)
0x1332	0xE000    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_32F4x1.c, 466 :: 		
; otype start address is: 4 (R1)
0x1334	0x2100    MOVS	R1, #0
; otype end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 467 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F4x1.c, 475 :: 		
; otype start address is: 4 (R1)
0x1336	0xF4077380  AND	R3, R7, #256
0x133A	0xB10B    CBZ	R3, L_GPIO_Config57
;__Lib_GPIO_32F4x1.c, 477 :: 		
; pull start address is: 12 (R3)
0x133C	0x2302    MOVS	R3, #2
;__Lib_GPIO_32F4x1.c, 478 :: 		
; pull end address is: 12 (R3)
0x133E	0xE005    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_32F4x1.c, 480 :: 		
0x1340	0xF0070380  AND	R3, R7, #128
0x1344	0xB10B    CBZ	R3, L_GPIO_Config59
;__Lib_GPIO_32F4x1.c, 482 :: 		
; pull start address is: 12 (R3)
0x1346	0x2301    MOVS	R3, #1
;__Lib_GPIO_32F4x1.c, 483 :: 		
; pull end address is: 12 (R3)
0x1348	0xE000    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_32F4x1.c, 486 :: 		
; pull start address is: 12 (R3)
0x134A	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config60:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config58:
;__Lib_GPIO_32F4x1.c, 489 :: 		
; pull start address is: 12 (R3)
; pinNum start address is: 40 (R10)
0x134C	0xF2400A00  MOVW	R10, #0
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
; portBase end address is: 24 (R6)
; mode end address is: 0 (R0)
; pull end address is: 12 (R3)
; pinNum end address is: 40 (R10)
0x1350	0xFA1FF985  UXTH	R9, R5
0x1354	0x46B8    MOV	R8, R7
0x1356	0x4637    MOV	R7, R6
0x1358	0x4606    MOV	R6, R0
0x135A	0x4618    MOV	R0, R3
L_GPIO_Config61:
; pinNum start address is: 40 (R10)
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; portBase start address is: 28 (R7)
; portBase end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pinMask start address is: 36 (R9)
; pinMask end address is: 36 (R9)
0x135C	0xF1BA0F10  CMP	R10, #16
0x1360	0xF080807B  BCS	L_GPIO_Config62
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
;__Lib_GPIO_32F4x1.c, 491 :: 		
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x1364	0xF04F0301  MOV	R3, #1
0x1368	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4x1.c, 494 :: 		
0x136C	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4x1.c, 495 :: 		
0x1370	0x42A3    CMP	R3, R4
0x1372	0xD16F    BNE	L_GPIO_Config64
;__Lib_GPIO_32F4x1.c, 498 :: 		
0x1374	0xEA4F044A  LSL	R4, R10, #1
0x1378	0xF04F0303  MOV	R3, #3
0x137C	0x40A3    LSLS	R3, R4
0x137E	0x43DC    MVN	R4, R3
0x1380	0x683B    LDR	R3, [R7, #0]
0x1382	0x4023    ANDS	R3, R4
0x1384	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 500 :: 		
0x1386	0xEA4F034A  LSL	R3, R10, #1
0x138A	0xFA06F403  LSL	R4, R6, R3
0x138E	0x683B    LDR	R3, [R7, #0]
0x1390	0x4323    ORRS	R3, R4
0x1392	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 504 :: 		
0x1394	0xF008030C  AND	R3, R8, #12
0x1398	0xB313    CBZ	R3, L_GPIO_Config65
;__Lib_GPIO_32F4x1.c, 507 :: 		
0x139A	0xF2070508  ADDW	R5, R7, #8
0x139E	0xEA4F044A  LSL	R4, R10, #1
0x13A2	0xF04F0303  MOV	R3, #3
0x13A6	0x40A3    LSLS	R3, R4
0x13A8	0x43DC    MVN	R4, R3
0x13AA	0x682B    LDR	R3, [R5, #0]
0x13AC	0x4023    ANDS	R3, R4
0x13AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 509 :: 		
0x13B0	0xF2070508  ADDW	R5, R7, #8
0x13B4	0xEA4F034A  LSL	R3, R10, #1
0x13B8	0xFA02F403  LSL	R4, R2, R3
0x13BC	0x682B    LDR	R3, [R5, #0]
0x13BE	0x4323    ORRS	R3, R4
0x13C0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 513 :: 		
0x13C2	0x1D3D    ADDS	R5, R7, #4
0x13C4	0xF04F0301  MOV	R3, #1
0x13C8	0xFA03F30A  LSL	R3, R3, R10
0x13CC	0x43DC    MVN	R4, R3
0x13CE	0x682B    LDR	R3, [R5, #0]
0x13D0	0x4023    ANDS	R3, R4
0x13D2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 515 :: 		
0x13D4	0x1D3D    ADDS	R5, R7, #4
0x13D6	0xFA01F40A  LSL	R4, R1, R10
0x13DA	0x682B    LDR	R3, [R5, #0]
0x13DC	0x4323    ORRS	R3, R4
0x13DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 516 :: 		
L_GPIO_Config65:
;__Lib_GPIO_32F4x1.c, 521 :: 		
0x13E0	0xF207050C  ADDW	R5, R7, #12
0x13E4	0xEA4F044A  LSL	R4, R10, #1
0x13E8	0xF04F0303  MOV	R3, #3
0x13EC	0x40A3    LSLS	R3, R4
0x13EE	0x43DC    MVN	R4, R3
0x13F0	0x682B    LDR	R3, [R5, #0]
0x13F2	0x4023    ANDS	R3, R4
0x13F4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 523 :: 		
0x13F6	0xF207050C  ADDW	R5, R7, #12
0x13FA	0xEA4F034A  LSL	R3, R10, #1
0x13FE	0xFA00F403  LSL	R4, R0, R3
0x1402	0x682B    LDR	R3, [R5, #0]
0x1404	0x4323    ORRS	R3, R4
0x1406	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 535 :: 		
0x1408	0xF0080308  AND	R3, R8, #8
0x140C	0xB313    CBZ	R3, L_GPIO_Config66
;__Lib_GPIO_32F4x1.c, 537 :: 		
0x140E	0xF4080370  AND	R3, R8, #15728640
0x1412	0x0D1B    LSRS	R3, R3, #20
0x1414	0xF88D3004  STRB	R3, [SP, #4]
;__Lib_GPIO_32F4x1.c, 540 :: 		
0x1418	0xF1BA0F07  CMP	R10, #7
0x141C	0xD904    BLS	L_GPIO_Config67
;__Lib_GPIO_32F4x1.c, 542 :: 		
0x141E	0xF1070B24  ADD	R11, R7, #36
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 543 :: 		
0x1422	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4x1.c, 544 :: 		
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
0x1426	0xE002    B	L_GPIO_Config68
L_GPIO_Config67:
;__Lib_GPIO_32F4x1.c, 548 :: 		
0x1428	0xF1070B20  ADD	R11, R7, #32
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 549 :: 		
; pos start address is: 20 (R5)
0x142C	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 550 :: 		
L_GPIO_Config68:
;__Lib_GPIO_32F4x1.c, 553 :: 		
; pos start address is: 20 (R5)
; altFcnBase start address is: 44 (R11)
0x142E	0x00AC    LSLS	R4, R5, #2
0x1430	0xF04F030F  MOV	R3, #15
0x1434	0x40A3    LSLS	R3, R4
0x1436	0x43DC    MVN	R4, R3
0x1438	0xF8DB3000  LDR	R3, [R11, #0]
0x143C	0x4023    ANDS	R3, R4
0x143E	0xF8CB3000  STR	R3, [R11, #0]
;__Lib_GPIO_32F4x1.c, 555 :: 		
0x1442	0xF89D4004  LDRB	R4, [SP, #4]
0x1446	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x1448	0x409C    LSLS	R4, R3
0x144A	0xF8DB3000  LDR	R3, [R11, #0]
0x144E	0x4323    ORRS	R3, R4
0x1450	0xF8CB3000  STR	R3, [R11, #0]
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 556 :: 		
L_GPIO_Config66:
;__Lib_GPIO_32F4x1.c, 557 :: 		
L_GPIO_Config64:
;__Lib_GPIO_32F4x1.c, 489 :: 		
0x1454	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4x1.c, 558 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
; pinNum end address is: 40 (R10)
0x1458	0xE780    B	L_GPIO_Config61
L_GPIO_Config62:
;__Lib_GPIO_32F4x1.c, 559 :: 		
L_end_GPIO_Config:
0x145A	0xF8DDE000  LDR	LR, [SP, #0]
0x145E	0xB002    ADD	SP, SP, #8
0x1460	0x4770    BX	LR
0x1462	0xBF00    NOP
0x1464	0xFC00FFFF  	#-1024
0x1468	0x0000FFFF  	#-65536
0x146C	0x00140008  	#524308
0x1470	0x00005555  	#1431633920
; end of _GPIO_Config
_OLED_init:
;ssd1306.c, 5 :: 		void OLED_init()
0x1478	0xB081    SUB	SP, SP, #4
0x147A	0xF8CDE000  STR	LR, [SP, #0]
;ssd1306.c, 7 :: 		GPIO_Clk_Enable(&GPIOA_BASE);
0x147E	0x4851    LDR	R0, [PC, #324]
0x1480	0xF7FFFE6C  BL	_GPIO_Clk_Enable+0
;ssd1306.c, 11 :: 		(_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_MAX | _GPIO_CFG_OTYPE_PP));
0x1484	0x4A50    LDR	R2, [PC, #320]
;ssd1306.c, 10 :: 		(_GPIO_PINMASK_8 | _GPIO_PINMASK_9),
0x1486	0xF2403100  MOVW	R1, #768
;ssd1306.c, 9 :: 		GPIO_Config(&GPIOA_BASE,
0x148A	0x484E    LDR	R0, [PC, #312]
;ssd1306.c, 11 :: 		(_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_SPEED_MAX | _GPIO_CFG_OTYPE_PP));
0x148C	0xF7FFFEC2  BL	_GPIO_Config+0
;ssd1306.c, 13 :: 		OLED_SA0 = 0;
0x1490	0x2100    MOVS	R1, #0
0x1492	0xB249    SXTB	R1, R1
0x1494	0x484D    LDR	R0, [PC, #308]
0x1496	0x6001    STR	R1, [R0, #0]
;ssd1306.c, 15 :: 		OLED_reset_sequence();
0x1498	0xF7FFFB0A  BL	_OLED_reset_sequence+0
;ssd1306.c, 17 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB89);
0x149C	0x494C    LDR	R1, [PC, #304]
0x149E	0x484D    LDR	R0, [PC, #308]
0x14A0	0xF7FFFB32  BL	_I2C1_Init_Advanced+0
;ssd1306.c, 18 :: 		delay_ms(10);
0x14A4	0xF24457BE  MOVW	R7, #17854
0x14A8	0xF2C00704  MOVT	R7, #4
0x14AC	0xBF00    NOP
0x14AE	0xBF00    NOP
L_OLED_init2:
0x14B0	0x1E7F    SUBS	R7, R7, #1
0x14B2	0xD1FD    BNE	L_OLED_init2
0x14B4	0xBF00    NOP
0x14B6	0xBF00    NOP
0x14B8	0xBF00    NOP
;ssd1306.c, 19 :: 		I2C_Set_Active(&I2C1_Start, &I2C1_Read, &I2C1_Write);
0x14BA	0x4A47    LDR	R2, [PC, #284]
0x14BC	0x4947    LDR	R1, [PC, #284]
0x14BE	0x4848    LDR	R0, [PC, #288]
0x14C0	0xF7FFFACA  BL	_I2C_Set_Active+0
;ssd1306.c, 21 :: 		OLED_write((Set_Display_ON_or_OFF_CMD | Display_OFF), CMD);
0x14C4	0x2100    MOVS	R1, #0
0x14C6	0x20AE    MOVS	R0, #174
0x14C8	0xF7FFFAD6  BL	_OLED_write+0
;ssd1306.c, 22 :: 		OLED_write(Set_Multiplex_Ratio_CMD, CMD);
0x14CC	0x2100    MOVS	R1, #0
0x14CE	0x20A8    MOVS	R0, #168
0x14D0	0xF7FFFAD2  BL	_OLED_write+0
;ssd1306.c, 23 :: 		OLED_write(0x3F, CMD);
0x14D4	0x2100    MOVS	R1, #0
0x14D6	0x203F    MOVS	R0, #63
0x14D8	0xF7FFFACE  BL	_OLED_write+0
;ssd1306.c, 24 :: 		OLED_write(Set_Display_Offset_CMD, CMD);
0x14DC	0x2100    MOVS	R1, #0
0x14DE	0x20D3    MOVS	R0, #211
0x14E0	0xF7FFFACA  BL	_OLED_write+0
;ssd1306.c, 25 :: 		OLED_write(0x00, CMD);
0x14E4	0x2100    MOVS	R1, #0
0x14E6	0x2000    MOVS	R0, #0
0x14E8	0xF7FFFAC6  BL	_OLED_write+0
;ssd1306.c, 26 :: 		OLED_write(Set_Display_Start_Line_CMD, CMD);
0x14EC	0x2100    MOVS	R1, #0
0x14EE	0x2040    MOVS	R0, #64
0x14F0	0xF7FFFAC2  BL	_OLED_write+0
;ssd1306.c, 27 :: 		OLED_write((Set_Segment_Remap_CMD | Column_Address_0_Mapped_to_SEG127), CMD);
0x14F4	0x2100    MOVS	R1, #0
0x14F6	0x20A1    MOVS	R0, #161
0x14F8	0xF7FFFABE  BL	_OLED_write+0
;ssd1306.c, 28 :: 		OLED_write((Set_COM_Output_Scan_Direction_CMD | Scan_from_COM63_to_0), CMD);
0x14FC	0x2100    MOVS	R1, #0
0x14FE	0x20C8    MOVS	R0, #200
0x1500	0xF7FFFABA  BL	_OLED_write+0
;ssd1306.c, 29 :: 		OLED_write(Set_Common_HW_Config_CMD, CMD);
0x1504	0x2100    MOVS	R1, #0
0x1506	0x20DA    MOVS	R0, #218
0x1508	0xF7FFFAB6  BL	_OLED_write+0
;ssd1306.c, 30 :: 		OLED_write(0x12, CMD);
0x150C	0x2100    MOVS	R1, #0
0x150E	0x2012    MOVS	R0, #18
0x1510	0xF7FFFAB2  BL	_OLED_write+0
;ssd1306.c, 31 :: 		OLED_write(Set_Contrast_Control_CMD, CMD);
0x1514	0x2100    MOVS	R1, #0
0x1516	0x2081    MOVS	R0, #129
0x1518	0xF7FFFAAE  BL	_OLED_write+0
;ssd1306.c, 32 :: 		OLED_write(0xFF, CMD);
0x151C	0x2100    MOVS	R1, #0
0x151E	0x20FF    MOVS	R0, #255
0x1520	0xF7FFFAAA  BL	_OLED_write+0
;ssd1306.c, 33 :: 		OLED_write(Set_Entire_Display_ON_CMD, CMD);
0x1524	0x2100    MOVS	R1, #0
0x1526	0x20A4    MOVS	R0, #164
0x1528	0xF7FFFAA6  BL	_OLED_write+0
;ssd1306.c, 34 :: 		OLED_write(Set_Normal_or_Inverse_Display_CMD, CMD);
0x152C	0x2100    MOVS	R1, #0
0x152E	0x20A6    MOVS	R0, #166
0x1530	0xF7FFFAA2  BL	_OLED_write+0
;ssd1306.c, 35 :: 		OLED_write(Set_Display_Clock_CMD, CMD);
0x1534	0x2100    MOVS	R1, #0
0x1536	0x20D5    MOVS	R0, #213
0x1538	0xF7FFFA9E  BL	_OLED_write+0
;ssd1306.c, 36 :: 		OLED_write(0x80, CMD);
0x153C	0x2100    MOVS	R1, #0
0x153E	0x2080    MOVS	R0, #128
0x1540	0xF7FFFA9A  BL	_OLED_write+0
;ssd1306.c, 37 :: 		OLED_write(Set_Pre_charge_Period_CMD, CMD);
0x1544	0x2100    MOVS	R1, #0
0x1546	0x20D9    MOVS	R0, #217
0x1548	0xF7FFFA96  BL	_OLED_write+0
;ssd1306.c, 38 :: 		OLED_write(0x25, CMD);
0x154C	0x2100    MOVS	R1, #0
0x154E	0x2025    MOVS	R0, #37
0x1550	0xF7FFFA92  BL	_OLED_write+0
;ssd1306.c, 39 :: 		OLED_write(Set_VCOMH_Level_CMD, CMD);
0x1554	0x2100    MOVS	R1, #0
0x1556	0x20DB    MOVS	R0, #219
0x1558	0xF7FFFA8E  BL	_OLED_write+0
;ssd1306.c, 40 :: 		OLED_write(0x20, CMD);
0x155C	0x2100    MOVS	R1, #0
0x155E	0x2020    MOVS	R0, #32
0x1560	0xF7FFFA8A  BL	_OLED_write+0
;ssd1306.c, 41 :: 		OLED_write(Set_Page_Address_CMD, CMD);
0x1564	0x2100    MOVS	R1, #0
0x1566	0x2022    MOVS	R0, #34
0x1568	0xF7FFFA86  BL	_OLED_write+0
;ssd1306.c, 42 :: 		OLED_write(0x00, CMD);
0x156C	0x2100    MOVS	R1, #0
0x156E	0x2000    MOVS	R0, #0
0x1570	0xF7FFFA82  BL	_OLED_write+0
;ssd1306.c, 43 :: 		OLED_write(0x07, CMD);
0x1574	0x2100    MOVS	R1, #0
0x1576	0x2007    MOVS	R0, #7
0x1578	0xF7FFFA7E  BL	_OLED_write+0
;ssd1306.c, 44 :: 		OLED_write(Set_Page_Start_Address_CMD , CMD);
0x157C	0x2100    MOVS	R1, #0
0x157E	0x20B0    MOVS	R0, #176
0x1580	0xF7FFFA7A  BL	_OLED_write+0
;ssd1306.c, 45 :: 		OLED_write(Set_Higher_Column_Start_Address_CMD, CMD);
0x1584	0x2100    MOVS	R1, #0
0x1586	0x2010    MOVS	R0, #16
0x1588	0xF7FFFA76  BL	_OLED_write+0
;ssd1306.c, 46 :: 		OLED_write(Set_Lower_Column_Start_Address_CMD, CMD);
0x158C	0x2100    MOVS	R1, #0
0x158E	0x2000    MOVS	R0, #0
0x1590	0xF7FFFA72  BL	_OLED_write+0
;ssd1306.c, 47 :: 		OLED_write(Set_Memory_Addressing_Mode_CMD, CMD);
0x1594	0x2100    MOVS	R1, #0
0x1596	0x2020    MOVS	R0, #32
0x1598	0xF7FFFA6E  BL	_OLED_write+0
;ssd1306.c, 48 :: 		OLED_write(0x02, CMD);
0x159C	0x2100    MOVS	R1, #0
0x159E	0x2002    MOVS	R0, #2
0x15A0	0xF7FFFA6A  BL	_OLED_write+0
;ssd1306.c, 49 :: 		OLED_write(Set_Charge_Pump_CMD, CMD);
0x15A4	0x2100    MOVS	R1, #0
0x15A6	0x208D    MOVS	R0, #141
0x15A8	0xF7FFFA66  BL	_OLED_write+0
;ssd1306.c, 50 :: 		OLED_write(0x14, CMD);
0x15AC	0x2100    MOVS	R1, #0
0x15AE	0x2014    MOVS	R0, #20
0x15B0	0xF7FFFA62  BL	_OLED_write+0
;ssd1306.c, 51 :: 		OLED_write((Set_Display_ON_or_OFF_CMD | Display_ON), CMD);
0x15B4	0x2100    MOVS	R1, #0
0x15B6	0x20AF    MOVS	R0, #175
0x15B8	0xF7FFFA5E  BL	_OLED_write+0
;ssd1306.c, 52 :: 		}
L_end_OLED_init:
0x15BC	0xF8DDE000  LDR	LR, [SP, #0]
0x15C0	0xB001    ADD	SP, SP, #4
0x15C2	0x4770    BX	LR
0x15C4	0x00004002  	GPIOA_BASE+0
0x15C8	0x00140008  	#524308
0x15CC	0x02A44240  	GPIOA_ODRbits+0
0x15D0	0x28540000  	__GPIO_MODULE_I2C1_PB89+0
0x15D4	0x1A800006  	#400000
0x15D8	0x07510000  	_I2C1_Write+0
0x15DC	0x0A350000  	_I2C1_Read+0
0x15E0	0x07750000  	_I2C1_Start+0
; end of _OLED_init
_OLED_reset_sequence:
;ssd1306.c, 55 :: 		void OLED_reset_sequence()
;ssd1306.c, 57 :: 		delay_ms(40);
0x0AB0	0xF24167FE  MOVW	R7, #5886
0x0AB4	0xF2C00711  MOVT	R7, #17
L_OLED_reset_sequence4:
0x0AB8	0x1E7F    SUBS	R7, R7, #1
0x0ABA	0xD1FD    BNE	L_OLED_reset_sequence4
0x0ABC	0xBF00    NOP
0x0ABE	0xBF00    NOP
0x0AC0	0xBF00    NOP
0x0AC2	0xBF00    NOP
0x0AC4	0xBF00    NOP
;ssd1306.c, 58 :: 		OLED_RESET = 0;
0x0AC6	0x2100    MOVS	R1, #0
0x0AC8	0xB249    SXTB	R1, R1
0x0ACA	0x480E    LDR	R0, [PC, #56]
0x0ACC	0x6001    STR	R1, [R0, #0]
;ssd1306.c, 59 :: 		delay_ms(1);
0x0ACE	0xF646575E  MOVW	R7, #27998
0x0AD2	0xF2C00700  MOVT	R7, #0
0x0AD6	0xBF00    NOP
0x0AD8	0xBF00    NOP
L_OLED_reset_sequence6:
0x0ADA	0x1E7F    SUBS	R7, R7, #1
0x0ADC	0xD1FD    BNE	L_OLED_reset_sequence6
0x0ADE	0xBF00    NOP
0x0AE0	0xBF00    NOP
0x0AE2	0xBF00    NOP
;ssd1306.c, 60 :: 		OLED_RESET = 1;
0x0AE4	0x2101    MOVS	R1, #1
0x0AE6	0xB249    SXTB	R1, R1
0x0AE8	0x4806    LDR	R0, [PC, #24]
0x0AEA	0x6001    STR	R1, [R0, #0]
;ssd1306.c, 61 :: 		delay_ms(10);
0x0AEC	0xF24457BE  MOVW	R7, #17854
0x0AF0	0xF2C00704  MOVT	R7, #4
0x0AF4	0xBF00    NOP
0x0AF6	0xBF00    NOP
L_OLED_reset_sequence8:
0x0AF8	0x1E7F    SUBS	R7, R7, #1
0x0AFA	0xD1FD    BNE	L_OLED_reset_sequence8
0x0AFC	0xBF00    NOP
0x0AFE	0xBF00    NOP
0x0B00	0xBF00    NOP
;ssd1306.c, 62 :: 		}
L_end_OLED_reset_sequence:
0x0B02	0x4770    BX	LR
0x0B04	0x02A04240  	GPIOA_ODRbits+0
; end of _OLED_reset_sequence
_I2C1_Init_Advanced:
;__Lib_I2C_32F4x1_123.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x0B08	0xB081    SUB	SP, SP, #4
0x0B0A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_32F4x1_123.c, 309 :: 		
0x0B0E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0B10	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x0B12	0x4803    LDR	R0, [PC, #12]
0x0B14	0xF7FFFE3A  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_32F4x1_123.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x0B18	0xF8DDE000  LDR	LR, [SP, #0]
0x0B1C	0xB001    ADD	SP, SP, #4
0x0B1E	0x4770    BX	LR
0x0B20	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_32F4x1_123.c, 388 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x078C	0xB088    SUB	SP, SP, #32
0x078E	0xF8CDE000  STR	LR, [SP, #0]
0x0792	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_32F4x1_123.c, 390 :: 		
;__Lib_I2C_32F4x1_123.c, 397 :: 		
0x0794	0x4B5E    LDR	R3, [PC, #376]
0x0796	0x4298    CMP	R0, R3
0x0798	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_32F4x1_123.c, 398 :: 		
0x079A	0x2401    MOVS	R4, #1
0x079C	0xB264    SXTB	R4, R4
0x079E	0x4B5D    LDR	R3, [PC, #372]
0x07A0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 399 :: 		
0x07A2	0x4C5D    LDR	R4, [PC, #372]
0x07A4	0x4B5D    LDR	R3, [PC, #372]
0x07A6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 400 :: 		
0x07A8	0x4C5D    LDR	R4, [PC, #372]
0x07AA	0x4B5E    LDR	R3, [PC, #376]
0x07AC	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 401 :: 		
0x07AE	0x4C5E    LDR	R4, [PC, #376]
0x07B0	0x4B5E    LDR	R3, [PC, #376]
0x07B2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 402 :: 		
0x07B4	0xE020    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_32F4x1_123.c, 403 :: 		
0x07B6	0x4B5E    LDR	R3, [PC, #376]
0x07B8	0x4298    CMP	R0, R3
0x07BA	0xD10D    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_32F4x1_123.c, 404 :: 		
0x07BC	0x2401    MOVS	R4, #1
0x07BE	0xB264    SXTB	R4, R4
0x07C0	0x4B5C    LDR	R3, [PC, #368]
0x07C2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 405 :: 		
0x07C4	0x4C5C    LDR	R4, [PC, #368]
0x07C6	0x4B55    LDR	R3, [PC, #340]
0x07C8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 406 :: 		
0x07CA	0x4C5C    LDR	R4, [PC, #368]
0x07CC	0x4B55    LDR	R3, [PC, #340]
0x07CE	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 407 :: 		
0x07D0	0x4C5B    LDR	R4, [PC, #364]
0x07D2	0x4B56    LDR	R3, [PC, #344]
0x07D4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 408 :: 		
0x07D6	0xE00F    B	L_I2Cx_Init_Advanced64
L_I2Cx_Init_Advanced63:
0x07D8	0x4B5A    LDR	R3, [PC, #360]
0x07DA	0x4298    CMP	R0, R3
0x07DC	0xD10C    BNE	L_I2Cx_Init_Advanced65
;__Lib_I2C_32F4x1_123.c, 409 :: 		
0x07DE	0x2401    MOVS	R4, #1
0x07E0	0xB264    SXTB	R4, R4
0x07E2	0x4B59    LDR	R3, [PC, #356]
0x07E4	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 410 :: 		
0x07E6	0x4C59    LDR	R4, [PC, #356]
0x07E8	0x4B4C    LDR	R3, [PC, #304]
0x07EA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 411 :: 		
0x07EC	0x4C58    LDR	R4, [PC, #352]
0x07EE	0x4B4D    LDR	R3, [PC, #308]
0x07F0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 412 :: 		
0x07F2	0x4C58    LDR	R4, [PC, #352]
0x07F4	0x4B4D    LDR	R3, [PC, #308]
0x07F6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 413 :: 		
L_I2Cx_Init_Advanced65:
L_I2Cx_Init_Advanced64:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_32F4x1_123.c, 414 :: 		
0x07F8	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x07FA	0x9002    STR	R0, [SP, #8]
0x07FC	0x4610    MOV	R0, R2
0x07FE	0xF7FFFE1B  BL	_GPIO_Alternate_Function_Enable+0
0x0802	0x9802    LDR	R0, [SP, #8]
0x0804	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_32F4x1_123.c, 419 :: 		
0x0806	0x1D03    ADDS	R3, R0, #4
0x0808	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 421 :: 		
0x080A	0xB29C    UXTH	R4, R3
0x080C	0xF06F033F  MVN	R3, #63
0x0810	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0814	0xB29D    UXTH	R5, R3
;__Lib_I2C_32F4x1_123.c, 423 :: 		
0x0816	0xAB03    ADD	R3, SP, #12
0x0818	0x9001    STR	R0, [SP, #4]
0x081A	0x4618    MOV	R0, R3
0x081C	0xF7FFFDCA  BL	_RCC_GetClocksFrequency+0
0x0820	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_32F4x1_123.c, 424 :: 		
; pclk1 start address is: 28 (R7)
0x0822	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_32F4x1_123.c, 426 :: 		
0x0824	0x9C05    LDR	R4, [SP, #20]
0x0826	0x4B4C    LDR	R3, [PC, #304]
0x0828	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x082C	0xB299    UXTH	R1, R3
;__Lib_I2C_32F4x1_123.c, 427 :: 		
0x082E	0xB29B    UXTH	R3, R3
0x0830	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0834	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_32F4x1_123.c, 429 :: 		
0x0836	0x1D03    ADDS	R3, R0, #4
0x0838	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_32F4x1_123.c, 433 :: 		
0x083A	0x2400    MOVS	R4, #0
0x083C	0x6803    LDR	R3, [R0, #0]
0x083E	0xF3640300  BFI	R3, R4, #0, #1
0x0842	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_32F4x1_123.c, 436 :: 		
; tmpreg start address is: 8 (R2)
0x0844	0x2200    MOVS	R2, #0
;__Lib_I2C_32F4x1_123.c, 439 :: 		
0x0846	0x4B45    LDR	R3, [PC, #276]
0x0848	0x429E    CMP	R6, R3
0x084A	0xD812    BHI	L_I2Cx_Init_Advanced66
;__Lib_I2C_32F4x1_123.c, 442 :: 		
0x084C	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x084E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0852	0xB2A4    UXTH	R4, R4
;__Lib_I2C_32F4x1_123.c, 444 :: 		
0x0854	0x2C04    CMP	R4, #4
0x0856	0xD202    BCS	L__I2Cx_Init_Advanced72
; result end address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 447 :: 		
; result start address is: 12 (R3)
0x0858	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x085A	0x461C    MOV	R4, R3
;__Lib_I2C_32F4x1_123.c, 448 :: 		
0x085C	0xE7FF    B	L_I2Cx_Init_Advanced67
L__I2Cx_Init_Advanced72:
;__Lib_I2C_32F4x1_123.c, 444 :: 		
;__Lib_I2C_32F4x1_123.c, 448 :: 		
L_I2Cx_Init_Advanced67:
;__Lib_I2C_32F4x1_123.c, 450 :: 		
; result start address is: 16 (R4)
0x085E	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0862	0xB29A    UXTH	R2, R3
;__Lib_I2C_32F4x1_123.c, 452 :: 		
0x0864	0xF2000420  ADDW	R4, R0, #32
0x0868	0x1C4B    ADDS	R3, R1, #1
0x086A	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x086C	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_32F4x1_123.c, 453 :: 		
0x086E	0xB291    UXTH	R1, R2
0x0870	0xE03F    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced66:
;__Lib_I2C_32F4x1_123.c, 458 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0872	0x2303    MOVS	R3, #3
0x0874	0xFB06F403  MUL	R4, R6, R3
0x0878	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x087C	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_32F4x1_123.c, 461 :: 		
0x0880	0x2319    MOVS	R3, #25
0x0882	0xFB06F503  MUL	R5, R6, R3
0x0886	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x088A	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_32F4x1_123.c, 463 :: 		
0x088E	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_32F4x1_123.c, 465 :: 		
0x0892	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_32F4x1_123.c, 467 :: 		
0x0896	0x1B3C    SUB	R4, R7, R4
0x0898	0x1AFB    SUB	R3, R7, R3
0x089A	0x429C    CMP	R4, R3
0x089C	0xD205    BCS	L_I2Cx_Init_Advanced69
;__Lib_I2C_32F4x1_123.c, 468 :: 		
0x089E	0x2303    MOVS	R3, #3
0x08A0	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x08A2	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x08A6	0xB2A4    UXTH	R4, R4
;__Lib_I2C_32F4x1_123.c, 469 :: 		
; result end address is: 16 (R4)
0x08A8	0xE006    B	L_I2Cx_Init_Advanced70
L_I2Cx_Init_Advanced69:
;__Lib_I2C_32F4x1_123.c, 471 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x08AA	0x2319    MOVS	R3, #25
0x08AC	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x08AE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x08B2	0xB2A4    UXTH	R4, R4
;__Lib_I2C_32F4x1_123.c, 472 :: 		
0x08B4	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 473 :: 		
L_I2Cx_Init_Advanced70:
;__Lib_I2C_32F4x1_123.c, 476 :: 		
; result start address is: 16 (R4)
0x08B8	0xF64073FF  MOVW	R3, #4095
0x08BC	0xEA040303  AND	R3, R4, R3, LSL #0
0x08C0	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced73
;__Lib_I2C_32F4x1_123.c, 479 :: 		
0x08C2	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 480 :: 		
0x08C6	0xE7FF    B	L_I2Cx_Init_Advanced71
L__I2Cx_Init_Advanced73:
;__Lib_I2C_32F4x1_123.c, 476 :: 		
;__Lib_I2C_32F4x1_123.c, 480 :: 		
L_I2Cx_Init_Advanced71:
;__Lib_I2C_32F4x1_123.c, 482 :: 		
; result start address is: 16 (R4)
0x08C8	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x08CC	0xB29B    UXTH	R3, R3
0x08CE	0x431A    ORRS	R2, R3
0x08D0	0xB292    UXTH	R2, R2
;__Lib_I2C_32F4x1_123.c, 484 :: 		
0x08D2	0xF2000520  ADDW	R5, R0, #32
0x08D6	0xF240132C  MOVW	R3, #300
0x08DA	0xFB01F403  MUL	R4, R1, R3
0x08DE	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x08E0	0xF24033E8  MOVW	R3, #1000
0x08E4	0xFBB4F3F3  UDIV	R3, R4, R3
0x08E8	0xB29B    UXTH	R3, R3
0x08EA	0x1C5B    ADDS	R3, R3, #1
0x08EC	0xB29B    UXTH	R3, R3
0x08EE	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x08F0	0xB291    UXTH	R1, R2
;__Lib_I2C_32F4x1_123.c, 485 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_32F4x1_123.c, 487 :: 		
; tmpreg start address is: 4 (R1)
0x08F2	0xF200031C  ADDW	R3, R0, #28
0x08F6	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_32F4x1_123.c, 489 :: 		
0x08F8	0x2300    MOVS	R3, #0
0x08FA	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_32F4x1_123.c, 490 :: 		
0x08FC	0x2401    MOVS	R4, #1
0x08FE	0x6803    LDR	R3, [R0, #0]
0x0900	0xF3640300  BFI	R3, R4, #0, #1
0x0904	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 491 :: 		
L_end_I2Cx_Init_Advanced:
0x0906	0xF8DDE000  LDR	LR, [SP, #0]
0x090A	0xB008    ADD	SP, SP, #32
0x090C	0x4770    BX	LR
0x090E	0xBF00    NOP
0x0910	0x54004000  	I2C1_CR1+0
0x0914	0x08544247  	RCC_APB1ENR+0
0x0918	0x07750000  	_I2C1_Start+0
0x091C	0x04142000  	_I2C_Start_Ptr+0
0x0920	0x0A350000  	_I2C1_Read+0
0x0924	0x04182000  	_I2C_Read_Ptr+0
0x0928	0x07510000  	_I2C1_Write+0
0x092C	0x041C2000  	_I2C_Write_Ptr+0
0x0930	0x58004000  	I2C2_CR1+0
0x0934	0x08584247  	RCC_APB1ENR+0
0x0938	0xFFFFFFFF  	_I2C2_Start+0
0x093C	0xFFFFFFFF  	_I2C2_Read+0
0x0940	0xFFFFFFFF  	_I2C2_Write+0
0x0944	0x5C004000  	I2C3_CR1+0
0x0948	0x085C4247  	RCC_APB1ENR+0
0x094C	0xFFFFFFFF  	_I2C3_Start+0
0x0950	0xFFFFFFFF  	_I2C3_Read+0
0x0954	0xFFFFFFFF  	_I2C3_Write+0
0x0958	0x4240000F  	#1000000
0x095C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x03B4	0xB082    SUB	SP, SP, #8
0x03B6	0xF8CDE000  STR	LR, [SP, #0]
0x03BA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x03BC	0x4619    MOV	R1, R3
0x03BE	0x9101    STR	R1, [SP, #4]
0x03C0	0xF7FFFF10  BL	_Get_Fosc_kHz+0
0x03C4	0xF24031E8  MOVW	R1, #1000
0x03C8	0xFB00F201  MUL	R2, R0, R1
0x03CC	0x9901    LDR	R1, [SP, #4]
0x03CE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x03D0	0x4917    LDR	R1, [PC, #92]
0x03D2	0x6809    LDR	R1, [R1, #0]
0x03D4	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x03D8	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x03DA	0x4916    LDR	R1, [PC, #88]
0x03DC	0x1889    ADDS	R1, R1, R2
0x03DE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03E0	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x03E2	0x1D1A    ADDS	R2, R3, #4
0x03E4	0x6819    LDR	R1, [R3, #0]
0x03E6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03E8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x03EA	0x4911    LDR	R1, [PC, #68]
0x03EC	0x6809    LDR	R1, [R1, #0]
0x03EE	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x03F2	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x03F4	0x490F    LDR	R1, [PC, #60]
0x03F6	0x1889    ADDS	R1, R1, R2
0x03F8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03FA	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x03FC	0xF2030208  ADDW	R2, R3, #8
0x0400	0x1D19    ADDS	R1, R3, #4
0x0402	0x6809    LDR	R1, [R1, #0]
0x0404	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0406	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0408	0x4909    LDR	R1, [PC, #36]
0x040A	0x6809    LDR	R1, [R1, #0]
0x040C	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0410	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0412	0x4908    LDR	R1, [PC, #32]
0x0414	0x1889    ADDS	R1, R1, R2
0x0416	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0418	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x041A	0xF203020C  ADDW	R2, R3, #12
0x041E	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0420	0x6809    LDR	R1, [R1, #0]
0x0422	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0424	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x0426	0xF8DDE000  LDR	LR, [SP, #0]
0x042A	0xB002    ADD	SP, SP, #8
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x38084002  	RCC_CFGR+0
0x0434	0x00002000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01E4	0x4801    LDR	R0, [PC, #4]
0x01E6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01E8	0x4770    BX	LR
0x01EA	0xBF00    NOP
0x01EC	0x04102000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4x1.c, 565 :: 		
; module start address is: 0 (R0)
0x0438	0xB083    SUB	SP, SP, #12
0x043A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 570 :: 		
; i start address is: 16 (R4)
0x043E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4x1.c, 571 :: 		
L_GPIO_Alternate_Function_Enable69:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0440	0x00A1    LSLS	R1, R4, #2
0x0442	0x1841    ADDS	R1, R0, R1
0x0444	0x6809    LDR	R1, [R1, #0]
0x0446	0xF1B13FFF  CMP	R1, #-1
0x044A	0xD014    BEQ	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F4x1.c, 573 :: 		
0x044C	0xF2000134  ADDW	R1, R0, #52
0x0450	0x00A3    LSLS	R3, R4, #2
0x0452	0x18C9    ADDS	R1, R1, R3
0x0454	0x6809    LDR	R1, [R1, #0]
0x0456	0x460A    MOV	R2, R1
0x0458	0x18C1    ADDS	R1, R0, R3
0x045A	0x6809    LDR	R1, [R1, #0]
0x045C	0x9001    STR	R0, [SP, #4]
0x045E	0xF8AD4008  STRH	R4, [SP, #8]
0x0462	0x4608    MOV	R0, R1
0x0464	0x4611    MOV	R1, R2
0x0466	0xF7FFFEC3  BL	__Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function+0
0x046A	0xF8BD4008  LDRH	R4, [SP, #8]
0x046E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4x1.c, 574 :: 		
0x0470	0x1C64    ADDS	R4, R4, #1
0x0472	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4x1.c, 575 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0474	0xE7E4    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F4x1.c, 576 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0476	0xF8DDE000  LDR	LR, [SP, #0]
0x047A	0xB003    ADD	SP, SP, #12
0x047C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4x1.c, 79 :: 		
; config start address is: 4 (R1)
; afPin start address is: 0 (R0)
0x01F0	0xB084    SUB	SP, SP, #16
0x01F2	0xF8CDE000  STR	LR, [SP, #0]
0x01F6	0x4605    MOV	R5, R0
; config end address is: 4 (R1)
; afPin end address is: 0 (R0)
; afPin start address is: 20 (R5)
; config start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 90 :: 		
0x01F8	0xF00503FF  AND	R3, R5, #255
0x01FC	0x091A    LSRS	R2, R3, #4
; port start address is: 16 (R4)
0x01FE	0x4614    MOV	R4, R2
;__Lib_GPIO_32F4x1.c, 91 :: 		
0x0200	0xF003000F  AND	R0, R3, #15
; pin start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 92 :: 		
0x0204	0x0A2A    LSRS	R2, R5, #8
; afPin end address is: 20 (R5)
0x0206	0xF002020F  AND	R2, R2, #15
; af start address is: 48 (R12)
0x020A	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4x1.c, 94 :: 		
0x020C	0xE01A    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function0
; port end address is: 16 (R4)
;__Lib_GPIO_32F4x1.c, 96 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function2:
;__Lib_GPIO_32F4x1.c, 98 :: 		
0x020E	0x4A2A    LDR	R2, [PC, #168]
0x0210	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 99 :: 		
0x0212	0xE029    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 101 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function3:
;__Lib_GPIO_32F4x1.c, 103 :: 		
0x0214	0x4A29    LDR	R2, [PC, #164]
0x0216	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 104 :: 		
0x0218	0xE026    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 106 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function4:
;__Lib_GPIO_32F4x1.c, 108 :: 		
0x021A	0x4A29    LDR	R2, [PC, #164]
0x021C	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 109 :: 		
0x021E	0xE023    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 111 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function5:
;__Lib_GPIO_32F4x1.c, 113 :: 		
0x0220	0x4A28    LDR	R2, [PC, #160]
0x0222	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 114 :: 		
0x0224	0xE020    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 116 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function6:
;__Lib_GPIO_32F4x1.c, 118 :: 		
0x0226	0x4A28    LDR	R2, [PC, #160]
0x0228	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 119 :: 		
0x022A	0xE01D    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 121 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function7:
;__Lib_GPIO_32F4x1.c, 123 :: 		
0x022C	0x4A27    LDR	R2, [PC, #156]
0x022E	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 124 :: 		
0x0230	0xE01A    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 126 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function8:
;__Lib_GPIO_32F4x1.c, 128 :: 		
0x0232	0x4A27    LDR	R2, [PC, #156]
0x0234	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 129 :: 		
0x0236	0xE017    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 131 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function9:
;__Lib_GPIO_32F4x1.c, 133 :: 		
0x0238	0x4A26    LDR	R2, [PC, #152]
0x023A	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 134 :: 		
0x023C	0xE014    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 136 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function10:
;__Lib_GPIO_32F4x1.c, 138 :: 		
0x023E	0x4A26    LDR	R2, [PC, #152]
0x0240	0x9203    STR	R2, [SP, #12]
;__Lib_GPIO_32F4x1.c, 139 :: 		
0x0242	0xE011    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1
;__Lib_GPIO_32F4x1.c, 141 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function0:
; port start address is: 16 (R4)
0x0244	0x2C00    CMP	R4, #0
0x0246	0xD0E2    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function2
0x0248	0x2C01    CMP	R4, #1
0x024A	0xD0E3    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function3
0x024C	0x2C02    CMP	R4, #2
0x024E	0xD0E4    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function4
0x0250	0x2C03    CMP	R4, #3
0x0252	0xD0E5    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function5
0x0254	0x2C04    CMP	R4, #4
0x0256	0xD0E6    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function6
0x0258	0x2C05    CMP	R4, #5
0x025A	0xD0E7    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function7
0x025C	0x2C06    CMP	R4, #6
0x025E	0xD0E8    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function8
0x0260	0x2C07    CMP	R4, #7
0x0262	0xD0E9    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function9
0x0264	0x2C08    CMP	R4, #8
0x0266	0xD0EA    BEQ	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function10
; port end address is: 16 (R4)
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function1:
;__Lib_GPIO_32F4x1.c, 144 :: 		
0x0268	0x2201    MOVS	R2, #1
0x026A	0xB212    SXTH	R2, R2
0x026C	0x4082    LSLS	R2, R0
0x026E	0x9001    STR	R0, [SP, #4]
; config end address is: 4 (R1)
0x0270	0xF8AD2008  STRH	R2, [SP, #8]
0x0274	0x9803    LDR	R0, [SP, #12]
0x0276	0x460A    MOV	R2, R1
0x0278	0xF8BD1008  LDRH	R1, [SP, #8]
0x027C	0xF000FFCA  BL	_GPIO_Config+0
0x0280	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4x1.c, 147 :: 		
0x0282	0x9A03    LDR	R2, [SP, #12]
0x0284	0xF2020120  ADDW	R1, R2, #32
; altFcnBase start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 148 :: 		
0x0288	0x2807    CMP	R0, #7
0x028A	0xD902    BLS	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function93
;__Lib_GPIO_32F4x1.c, 150 :: 		
0x028C	0x1D09    ADDS	R1, R1, #4
;__Lib_GPIO_32F4x1.c, 151 :: 		
0x028E	0x3808    SUBS	R0, #8
; pin end address is: 0 (R0)
; altFcnBase end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 152 :: 		
0x0290	0xE7FF    B	L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function11
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function93:
;__Lib_GPIO_32F4x1.c, 148 :: 		
;__Lib_GPIO_32F4x1.c, 152 :: 		
L___Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function11:
;__Lib_GPIO_32F4x1.c, 154 :: 		
; pin start address is: 0 (R0)
; altFcnBase start address is: 4 (R1)
0x0292	0x0083    LSLS	R3, R0, #2
0x0294	0xF04F020F  MOV	R2, #15
0x0298	0x409A    LSLS	R2, R3
0x029A	0x43D3    MVN	R3, R2
0x029C	0x680A    LDR	R2, [R1, #0]
0x029E	0x401A    ANDS	R2, R3
0x02A0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4x1.c, 156 :: 		
0x02A2	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x02A4	0xFA0CF302  LSL	R3, R12, R2
; af end address is: 48 (R12)
0x02A8	0x680A    LDR	R2, [R1, #0]
0x02AA	0x431A    ORRS	R2, R3
0x02AC	0x600A    STR	R2, [R1, #0]
; altFcnBase end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 157 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x02AE	0xF8DDE000  LDR	LR, [SP, #0]
0x02B2	0xB004    ADD	SP, SP, #16
0x02B4	0x4770    BX	LR
0x02B6	0xBF00    NOP
0x02B8	0x00004002  	#1073872896
0x02BC	0x04004002  	#1073873920
0x02C0	0x08004002  	#1073874944
0x02C4	0x0C004002  	#1073875968
0x02C8	0x10004002  	#1073876992
0x02CC	0x14004002  	#1073878016
0x02D0	0x18004002  	#1073879040
0x02D4	0x1C004002  	#1073880064
0x02D8	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function
_I2C_Set_Active:
;__Lib_I2C_32F4x1_123.c, 109 :: 		
; write_ptr start address is: 8 (R2)
; read_ptr start address is: 4 (R1)
; start_ptr start address is: 0 (R0)
0x0A58	0xB081    SUB	SP, SP, #4
; write_ptr end address is: 8 (R2)
; read_ptr end address is: 4 (R1)
; start_ptr end address is: 0 (R0)
; start_ptr start address is: 0 (R0)
; read_ptr start address is: 4 (R1)
; write_ptr start address is: 8 (R2)
;__Lib_I2C_32F4x1_123.c, 110 :: 		
0x0A5A	0x4B04    LDR	R3, [PC, #16]
0x0A5C	0x6018    STR	R0, [R3, #0]
; start_ptr end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 111 :: 		
0x0A5E	0x4B04    LDR	R3, [PC, #16]
0x0A60	0x6019    STR	R1, [R3, #0]
; read_ptr end address is: 4 (R1)
;__Lib_I2C_32F4x1_123.c, 112 :: 		
0x0A62	0x4B04    LDR	R3, [PC, #16]
0x0A64	0x601A    STR	R2, [R3, #0]
; write_ptr end address is: 8 (R2)
;__Lib_I2C_32F4x1_123.c, 113 :: 		
L_end_I2C_Set_Active:
0x0A66	0xB001    ADD	SP, SP, #4
0x0A68	0x4770    BX	LR
0x0A6A	0xBF00    NOP
0x0A6C	0x04142000  	_I2C_Start_Ptr+0
0x0A70	0x04182000  	_I2C_Read_Ptr+0
0x0A74	0x041C2000  	_I2C_Write_Ptr+0
; end of _I2C_Set_Active
_OLED_write:
;ssd1306.c, 66 :: 		void OLED_write(unsigned char value, unsigned char control_byte)
; control_byte start address is: 4 (R1)
; value start address is: 0 (R0)
0x0A78	0xB082    SUB	SP, SP, #8
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
; control_byte end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; control_byte start address is: 4 (R1)
;ssd1306.c, 68 :: 		unsigned char data_value[2] = {0x00, 0x00};
0x0A7E	0x2200    MOVS	R2, #0
0x0A80	0xF88D2004  STRB	R2, [SP, #4]
0x0A84	0x2200    MOVS	R2, #0
0x0A86	0xF88D2005  STRB	R2, [SP, #5]
;ssd1306.c, 70 :: 		data_value[0] = control_byte;
0x0A8A	0xAA01    ADD	R2, SP, #4
0x0A8C	0x7011    STRB	R1, [R2, #0]
; control_byte end address is: 4 (R1)
;ssd1306.c, 71 :: 		data_value[1] = value;
0x0A8E	0x1C52    ADDS	R2, R2, #1
0x0A90	0x7010    STRB	R0, [R2, #0]
; value end address is: 0 (R0)
;ssd1306.c, 73 :: 		I2C1_Start();
0x0A92	0xF7FFFE6F  BL	_I2C1_Start+0
;ssd1306.c, 74 :: 		I2C1_Write(SSD1306_I2C_Address, data_value, 2, END_MODE_STOP);
0x0A96	0xAA01    ADD	R2, SP, #4
0x0A98	0xF2400301  MOVW	R3, #1
0x0A9C	0x4611    MOV	R1, R2
0x0A9E	0x2202    MOVS	R2, #2
0x0AA0	0x203C    MOVS	R0, #60
0x0AA2	0xF7FFFE55  BL	_I2C1_Write+0
;ssd1306.c, 75 :: 		}
L_end_OLED_write:
0x0AA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0AAA	0xB002    ADD	SP, SP, #8
0x0AAC	0x4770    BX	LR
; end of _OLED_write
_I2C1_Start:
;__Lib_I2C_32F4x1_123.c, 300 :: 		
0x0774	0xB081    SUB	SP, SP, #4
0x0776	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_32F4x1_123.c, 301 :: 		
0x077A	0x4803    LDR	R0, [PC, #12]
0x077C	0xF7FFFE80  BL	_I2Cx_Start+0
;__Lib_I2C_32F4x1_123.c, 302 :: 		
L_end_I2C1_Start:
0x0780	0xF8DDE000  LDR	LR, [SP, #0]
0x0784	0xB001    ADD	SP, SP, #4
0x0786	0x4770    BX	LR
0x0788	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_32F4x1_123.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
0x0486	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 158 :: 		
0x0488	0x4620    MOV	R0, R4
0x048A	0xF7FFFE9D  BL	__Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle+0
;__Lib_I2C_32F4x1_123.c, 161 :: 		
0x048E	0x2201    MOVS	R2, #1
0x0490	0x6821    LDR	R1, [R4, #0]
0x0492	0xF3622108  BFI	R1, R2, #8, #1
0x0496	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_32F4x1_123.c, 163 :: 		
0x0498	0xF2040114  ADDW	R1, R4, #20
0x049C	0x680A    LDR	R2, [R1, #0]
0x049E	0xF3C22140  UBFX	R1, R2, #9, #1
0x04A2	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 164 :: 		
0x04A4	0xF64F70FF  MOVW	R0, #65535
0x04A8	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_32F4x1_123.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_32F4x1_123.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x04AA	0x4905    LDR	R1, [PC, #20]
0x04AC	0x4620    MOV	R0, R4
0x04AE	0xF7FFFF15  BL	_ChekXForEvent+0
0x04B2	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_32F4x1_123.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x04B4	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_32F4x1_123.c, 168 :: 		
0x04B6	0x2000    MOVS	R0, #0
;__Lib_I2C_32F4x1_123.c, 169 :: 		
L_end_I2Cx_Start:
0x04B8	0xF8DDE000  LDR	LR, [SP, #0]
0x04BC	0xB001    ADD	SP, SP, #4
0x04BE	0x4770    BX	LR
0x04C0	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_32F4x1_123.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x01C8	0xB081    SUB	SP, SP, #4
0x01CA	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x01CE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 148 :: 		
L___Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x01D0	0x4618    MOV	R0, R3
0x01D2	0xF7FFFFED  BL	_I2Cx_Is_Idle+0
0x01D6	0xB900    CBNZ	R0, L___Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle1
;__Lib_I2C_32F4x1_123.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x01D8	0xE7FA    B	L___Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle0
L___Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_32F4x1_123.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x01DA	0xF8DDE000  LDR	LR, [SP, #0]
0x01DE	0xB001    ADD	SP, SP, #4
0x01E0	0x4770    BX	LR
; end of __Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_32F4x1_123.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x01B0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 143 :: 		
0x01B2	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01B6	0x680A    LDR	R2, [R1, #0]
0x01B8	0xF3C20140  UBFX	R1, R2, #1, #1
0x01BC	0xF0810101  EOR	R1, R1, #1
0x01C0	0xB2C9    UXTB	R1, R1
0x01C2	0xB2C8    UXTB	R0, R1
;__Lib_I2C_32F4x1_123.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x01C4	0xB001    ADD	SP, SP, #4
0x01C6	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_32F4x1_123.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02DC	0xB081    SUB	SP, SP, #4
0x02DE	0xF8CDE000  STR	LR, [SP, #0]
0x02E2	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_32F4x1_123.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x02E4	0xF7FFFF56  BL	_I2Cx_Get_Status+0
0x02E8	0xEA000203  AND	R2, R0, R3, LSL #0
0x02EC	0x429A    CMP	R2, R3
0x02EE	0xF2400200  MOVW	R2, #0
0x02F2	0xD100    BNE	L__ChekXForEvent82
0x02F4	0x2201    MOVS	R2, #1
L__ChekXForEvent82:
; Event end address is: 12 (R3)
0x02F6	0xB2D0    UXTB	R0, R2
;__Lib_I2C_32F4x1_123.c, 154 :: 		
L_end_ChekXForEvent:
0x02F8	0xF8DDE000  LDR	LR, [SP, #0]
0x02FC	0xB001    ADD	SP, SP, #4
0x02FE	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_32F4x1_123.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x0194	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 132 :: 		
0x0196	0xF2000114  ADDW	R1, R0, #20
0x019A	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 133 :: 		
0x019C	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01A0	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 135 :: 		
0x01A2	0x0409    LSLS	R1, R1, #16
0x01A4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01A8	0x4608    MOV	R0, R1
;__Lib_I2C_32F4x1_123.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x01AA	0xB001    ADD	SP, SP, #4
0x01AC	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_32F4x1_123.c, 321 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0750	0xB081    SUB	SP, SP, #4
0x0752	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_32F4x1_123.c, 322 :: 		
0x0756	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0758	0x4613    MOV	R3, R2
0x075A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x075C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x075E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0760	0xF7FFFDCE  BL	_I2Cx_Write+0
0x0764	0xB001    ADD	SP, SP, #4
;__Lib_I2C_32F4x1_123.c, 323 :: 		
L_end_I2C1_Write:
0x0766	0xF8DDE000  LDR	LR, [SP, #0]
0x076A	0xB001    ADD	SP, SP, #4
0x076C	0x4770    BX	LR
0x076E	0xBF00    NOP
0x0770	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_32F4x1_123.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0306	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_32F4x1_123.c, 177 :: 		
0x0308	0xF2000510  ADDW	R5, R0, #16
0x030C	0x004C    LSLS	R4, R1, #1
0x030E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0310	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x0312	0x4634    MOV	R4, R6
0x0314	0x4606    MOV	R6, R0
0x0316	0x4690    MOV	R8, R2
0x0318	0x461F    MOV	R7, R3
;__Lib_I2C_32F4x1_123.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x031A	0x4922    LDR	R1, [PC, #136]
0x031C	0x4630    MOV	R0, R6
0x031E	0xF7FFFFDD  BL	_ChekXForEvent+0
0x0322	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_32F4x1_123.c, 179 :: 		
0x0324	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_32F4x1_123.c, 180 :: 		
; i start address is: 0 (R0)
0x0326	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x0328	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x032A	0x1E7C    SUBS	R4, R7, #1
0x032C	0x42A0    CMP	R0, R4
0x032E	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_32F4x1_123.c, 181 :: 		
0x0330	0xF2060510  ADDW	R5, R6, #16
0x0334	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0338	0x7824    LDRB	R4, [R4, #0]
0x033A	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x033C	0x4681    MOV	R9, R0
0x033E	0x460D    MOV	R5, R1
;__Lib_I2C_32F4x1_123.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x0340	0x4919    LDR	R1, [PC, #100]
0x0342	0x4630    MOV	R0, R6
0x0344	0xF7FFFFCA  BL	_ChekXForEvent+0
0x0348	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_32F4x1_123.c, 183 :: 		
0x034A	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_32F4x1_123.c, 180 :: 		
0x034C	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x0350	0x4620    MOV	R0, R4
;__Lib_I2C_32F4x1_123.c, 184 :: 		
0x0352	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x0354	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_32F4x1_123.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x0356	0xF2060510  ADDW	R5, R6, #16
0x035A	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x035E	0x7824    LDRB	R4, [R4, #0]
0x0360	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0362	0x460C    MOV	R4, R1
;__Lib_I2C_32F4x1_123.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0364	0x4911    LDR	R1, [PC, #68]
0x0366	0x4630    MOV	R0, R6
0x0368	0xF7FFFFB8  BL	_ChekXForEvent+0
0x036C	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_32F4x1_123.c, 188 :: 		
0x036E	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_32F4x1_123.c, 189 :: 		
0x0370	0x2C01    CMP	R4, #1
0x0372	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_32F4x1_123.c, 190 :: 		
0x0374	0x2501    MOVS	R5, #1
0x0376	0x6834    LDR	R4, [R6, #0]
0x0378	0xF3652449  BFI	R4, R5, #9, #1
0x037C	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x037E	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_32F4x1_123.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0380	0x2501    MOVS	R5, #1
0x0382	0x6834    LDR	R4, [R6, #0]
0x0384	0xF3652408  BFI	R4, R5, #8, #1
0x0388	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x038A	0x4634    MOV	R4, R6
;__Lib_I2C_32F4x1_123.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x038C	0x4908    LDR	R1, [PC, #32]
0x038E	0x4620    MOV	R0, R4
0x0390	0xF7FFFFA4  BL	_ChekXForEvent+0
0x0394	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_32F4x1_123.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x0396	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_32F4x1_123.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_32F4x1_123.c, 196 :: 		
0x0398	0x2000    MOVS	R0, #0
;__Lib_I2C_32F4x1_123.c, 197 :: 		
L_end_I2Cx_Write:
0x039A	0xF8DDE000  LDR	LR, [SP, #0]
0x039E	0xB001    ADD	SP, SP, #4
0x03A0	0x4770    BX	LR
0x03A2	0xBF00    NOP
0x03A4	0x00820007  	#458882
0x03A8	0x00800007  	#458880
0x03AC	0x00840007  	#458884
0x03B0	0x00010003  	#196609
; end of _I2Cx_Write
_LM75_init:
;lm75.c, 4 :: 		void LM75_init()
0x15E8	0xB081    SUB	SP, SP, #4
0x15EA	0xF8CDE000  STR	LR, [SP, #0]
;lm75.c, 6 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB89);
0x15EE	0x490E    LDR	R1, [PC, #56]
0x15F0	0x480E    LDR	R0, [PC, #56]
0x15F2	0xF7FFFA89  BL	_I2C1_Init_Advanced+0
;lm75.c, 7 :: 		delay_ms(10);
0x15F6	0xF24457BE  MOVW	R7, #17854
0x15FA	0xF2C00704  MOVT	R7, #4
0x15FE	0xBF00    NOP
0x1600	0xBF00    NOP
L_LM75_init0:
0x1602	0x1E7F    SUBS	R7, R7, #1
0x1604	0xD1FD    BNE	L_LM75_init0
0x1606	0xBF00    NOP
0x1608	0xBF00    NOP
0x160A	0xBF00    NOP
;lm75.c, 8 :: 		I2C_Set_Active(&I2C1_Start, &I2C1_Read, &I2C1_Write);
0x160C	0x4A08    LDR	R2, [PC, #32]
0x160E	0x4909    LDR	R1, [PC, #36]
0x1610	0x4809    LDR	R0, [PC, #36]
0x1612	0xF7FFFA21  BL	_I2C_Set_Active+0
;lm75.c, 10 :: 		LM75_write_byte(pointer_conf_reg, (queue_value_1 | OS_POL_LOW | OS_Comp | normal));
0x1616	0x2100    MOVS	R1, #0
0x1618	0x2001    MOVS	R0, #1
0x161A	0xF7FFF9A1  BL	_LM75_write_byte+0
;lm75.c, 11 :: 		}
L_end_LM75_init:
0x161E	0xF8DDE000  LDR	LR, [SP, #0]
0x1622	0xB001    ADD	SP, SP, #4
0x1624	0x4770    BX	LR
0x1626	0xBF00    NOP
0x1628	0x28540000  	__GPIO_MODULE_I2C1_PB89+0
0x162C	0x1A800006  	#400000
0x1630	0x07510000  	_I2C1_Write+0
0x1634	0x0A350000  	_I2C1_Read+0
0x1638	0x07750000  	_I2C1_Start+0
; end of _LM75_init
_LM75_write_byte:
;lm75.c, 14 :: 		void LM75_write_byte(unsigned char pointer, unsigned char value)
; value start address is: 4 (R1)
; pointer start address is: 0 (R0)
0x0960	0xB082    SUB	SP, SP, #8
0x0962	0xF8CDE000  STR	LR, [SP, #0]
; value end address is: 4 (R1)
; pointer end address is: 0 (R0)
; pointer start address is: 0 (R0)
; value start address is: 4 (R1)
;lm75.c, 16 :: 		unsigned char values[0x02] = {0x00, 0x00};
0x0966	0x2200    MOVS	R2, #0
0x0968	0xF88D2004  STRB	R2, [SP, #4]
0x096C	0x2200    MOVS	R2, #0
0x096E	0xF88D2005  STRB	R2, [SP, #5]
;lm75.c, 18 :: 		values[0] = pointer;
0x0972	0xAA01    ADD	R2, SP, #4
0x0974	0x7010    STRB	R0, [R2, #0]
; pointer end address is: 0 (R0)
;lm75.c, 19 :: 		values[1] = value;
0x0976	0x1C52    ADDS	R2, R2, #1
0x0978	0x7011    STRB	R1, [R2, #0]
; value end address is: 4 (R1)
;lm75.c, 21 :: 		I2C1_Start();
0x097A	0xF7FFFEFB  BL	_I2C1_Start+0
;lm75.c, 22 :: 		I2C1_Write(LM75_I2C_Address, values, 2, END_MODE_STOP);
0x097E	0xAA01    ADD	R2, SP, #4
0x0980	0xF2400301  MOVW	R3, #1
0x0984	0x4611    MOV	R1, R2
0x0986	0x2202    MOVS	R2, #2
0x0988	0x2048    MOVS	R0, #72
0x098A	0xF7FFFEE1  BL	_I2C1_Write+0
;lm75.c, 23 :: 		}
L_end_LM75_write_byte:
0x098E	0xF8DDE000  LDR	LR, [SP, #0]
0x0992	0xB002    ADD	SP, SP, #8
0x0994	0x4770    BX	LR
; end of _LM75_write_byte
_background_layer:
;Temp.c, 67 :: 		void background_layer()
0x1950	0xB087    SUB	SP, SP, #28
0x1952	0xF8CDE000  STR	LR, [SP, #0]
;Temp.c, 69 :: 		OLED_draw_bitmap(0, 0, 127, 7, (unsigned char *)image);
0x1956	0x481B    LDR	R0, [PC, #108]
0x1958	0xB401    PUSH	(R0)
0x195A	0x2307    MOVS	R3, #7
0x195C	0x227F    MOVS	R2, #127
0x195E	0x2100    MOVS	R1, #0
0x1960	0x2000    MOVS	R0, #0
0x1962	0xF7FFFBB9  BL	_OLED_draw_bitmap+0
0x1966	0xB001    ADD	SP, SP, #4
;Temp.c, 70 :: 		OLED_print_string(15, 0, "LM75 Thermometer");
0x1968	0xF10D0B04  ADD	R11, SP, #4
0x196C	0xF10B0A11  ADD	R10, R11, #17
0x1970	0xF8DFC054  LDR	R12, [PC, #84]
0x1974	0xF000F850  BL	___CC2DW+0
0x1978	0xA801    ADD	R0, SP, #4
0x197A	0x4602    MOV	R2, R0
0x197C	0x2100    MOVS	R1, #0
0x197E	0x200F    MOVS	R0, #15
0x1980	0xF7FFF8D0  BL	_OLED_print_string+0
;Temp.c, 71 :: 		OLED_print_string(24, 7, "T/'C: ");
0x1984	0x2054    MOVS	R0, #84
0x1986	0xF88D0015  STRB	R0, [SP, #21]
0x198A	0x202F    MOVS	R0, #47
0x198C	0xF88D0016  STRB	R0, [SP, #22]
0x1990	0x2027    MOVS	R0, #39
0x1992	0xF88D0017  STRB	R0, [SP, #23]
0x1996	0x2043    MOVS	R0, #67
0x1998	0xF88D0018  STRB	R0, [SP, #24]
0x199C	0x203A    MOVS	R0, #58
0x199E	0xF88D0019  STRB	R0, [SP, #25]
0x19A2	0x2020    MOVS	R0, #32
0x19A4	0xF88D001A  STRB	R0, [SP, #26]
0x19A8	0x2000    MOVS	R0, #0
0x19AA	0xF88D001B  STRB	R0, [SP, #27]
0x19AE	0xF10D0015  ADD	R0, SP, #21
0x19B2	0x4602    MOV	R2, R0
0x19B4	0x2107    MOVS	R1, #7
0x19B6	0x2018    MOVS	R0, #24
0x19B8	0xF7FFF8B4  BL	_OLED_print_string+0
;Temp.c, 72 :: 		}
L_end_background_layer:
0x19BC	0xF8DDE000  LDR	LR, [SP, #0]
0x19C0	0xB007    ADD	SP, SP, #28
0x19C2	0x4770    BX	LR
0x19C4	0x222C0000  	_image+0
0x19C8	0x28C00000  	?ICS?lstr2_Temp+0
; end of _background_layer
_OLED_draw_bitmap:
;ssd1306.c, 183 :: 		void OLED_draw_bitmap(unsigned char xb, unsigned char yb, unsigned char xe, unsigned char ye, unsigned char *bmp_img)
; yb start address is: 4 (R1)
0x10D8	0xB085    SUB	SP, SP, #20
0x10DA	0xF8CDE000  STR	LR, [SP, #0]
0x10DE	0xF88D0008  STRB	R0, [SP, #8]
0x10E2	0xF88D200C  STRB	R2, [SP, #12]
0x10E6	0xF88D3010  STRB	R3, [SP, #16]
; yb end address is: 4 (R1)
; yb start address is: 4 (R1)
0x10EA	0x9C05    LDR	R4, [SP, #20]
0x10EC	0x9405    STR	R4, [SP, #20]
;ssd1306.c, 185 :: 		unsigned int s = 0x00;
0x10EE	0xF2400400  MOVW	R4, #0
0x10F2	0xF8AD4004  STRH	R4, [SP, #4]
;ssd1306.c, 186 :: 		unsigned char x_pos = 0x00;
;ssd1306.c, 187 :: 		unsigned char y_pos = 0x00;
;ssd1306.c, 189 :: 		for(y_pos = yb; y_pos <= ye; y_pos++)
; y_pos start address is: 44 (R11)
0x10F6	0xFA5FFB81  UXTB	R11, R1
; yb end address is: 4 (R1)
; y_pos end address is: 44 (R11)
L_OLED_draw_bitmap33:
; y_pos start address is: 44 (R11)
0x10FA	0xF89D4010  LDRB	R4, [SP, #16]
0x10FE	0x45A3    CMP	R11, R4
0x1100	0xD828    BHI	L_OLED_draw_bitmap34
;ssd1306.c, 191 :: 		OLED_gotoxy(xb, y_pos);
0x1102	0xFA5FF18B  UXTB	R1, R11
0x1106	0xF89D0008  LDRB	R0, [SP, #8]
0x110A	0xF7FFFC45  BL	_OLED_gotoxy+0
;ssd1306.c, 192 :: 		for(x_pos = xb; x_pos <= xe; x_pos++)
0x110E	0xF89D4008  LDRB	R4, [SP, #8]
0x1112	0xF88D4006  STRB	R4, [SP, #6]
; y_pos end address is: 44 (R11)
L_OLED_draw_bitmap36:
; y_pos start address is: 44 (R11)
0x1116	0xF89D500C  LDRB	R5, [SP, #12]
0x111A	0xF89D4006  LDRB	R4, [SP, #6]
0x111E	0x42AC    CMP	R4, R5
0x1120	0xD813    BHI	L_OLED_draw_bitmap37
;ssd1306.c, 194 :: 		OLED_write(bmp_img[s++], DAT);
0x1122	0xF8BD5004  LDRH	R5, [SP, #4]
0x1126	0x9C05    LDR	R4, [SP, #20]
0x1128	0x1964    ADDS	R4, R4, R5
0x112A	0x7824    LDRB	R4, [R4, #0]
0x112C	0x2160    MOVS	R1, #96
0x112E	0xB2E0    UXTB	R0, R4
0x1130	0xF7FFFCA2  BL	_OLED_write+0
0x1134	0xF8BD4004  LDRH	R4, [SP, #4]
0x1138	0x1C64    ADDS	R4, R4, #1
0x113A	0xF8AD4004  STRH	R4, [SP, #4]
;ssd1306.c, 192 :: 		for(x_pos = xb; x_pos <= xe; x_pos++)
0x113E	0xF89D4006  LDRB	R4, [SP, #6]
0x1142	0x1C64    ADDS	R4, R4, #1
0x1144	0xF88D4006  STRB	R4, [SP, #6]
;ssd1306.c, 195 :: 		}
0x1148	0xE7E5    B	L_OLED_draw_bitmap36
L_OLED_draw_bitmap37:
;ssd1306.c, 189 :: 		for(y_pos = yb; y_pos <= ye; y_pos++)
0x114A	0xF10B0B01  ADD	R11, R11, #1
0x114E	0xFA5FFB8B  UXTB	R11, R11
;ssd1306.c, 196 :: 		}
; y_pos end address is: 44 (R11)
0x1152	0xE7D2    B	L_OLED_draw_bitmap33
L_OLED_draw_bitmap34:
;ssd1306.c, 197 :: 		}
L_end_OLED_draw_bitmap:
0x1154	0xF8DDE000  LDR	LR, [SP, #0]
0x1158	0xB005    ADD	SP, SP, #20
0x115A	0x4770    BX	LR
; end of _OLED_draw_bitmap
_OLED_gotoxy:
;ssd1306.c, 78 :: 		void OLED_gotoxy(unsigned char x_pos, unsigned char y_pos)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
0x099E	0xFA5FFA80  UXTB	R10, R0
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 40 (R10)
; y_pos start address is: 4 (R1)
;ssd1306.c, 80 :: 		OLED_write((Set_Page_Start_Address_CMD + y_pos), CMD);
0x09A2	0xF20102B0  ADDW	R2, R1, #176
; y_pos end address is: 4 (R1)
0x09A6	0x2100    MOVS	R1, #0
0x09A8	0xB2D0    UXTB	R0, R2
0x09AA	0xF000F865  BL	_OLED_write+0
;ssd1306.c, 81 :: 		OLED_write(((x_pos & 0x0F) | Set_Lower_Column_Start_Address_CMD), CMD);
0x09AE	0xF00A020F  AND	R2, R10, #15
0x09B2	0x2100    MOVS	R1, #0
0x09B4	0xB2D0    UXTB	R0, R2
0x09B6	0xF000F85F  BL	_OLED_write+0
;ssd1306.c, 82 :: 		OLED_write((((x_pos & 0xF0) >> 0x04) | Set_Higher_Column_Start_Address_CMD), CMD);
0x09BA	0xF00A02F0  AND	R2, R10, #240
0x09BE	0xB2D2    UXTB	R2, R2
; x_pos end address is: 40 (R10)
0x09C0	0x0912    LSRS	R2, R2, #4
0x09C2	0xB2D2    UXTB	R2, R2
0x09C4	0xF0420210  ORR	R2, R2, #16
0x09C8	0x2100    MOVS	R1, #0
0x09CA	0xB2D0    UXTB	R0, R2
0x09CC	0xF000F854  BL	_OLED_write+0
;ssd1306.c, 83 :: 		}
L_end_OLED_gotoxy:
0x09D0	0xF8DDE000  LDR	LR, [SP, #0]
0x09D4	0xB001    ADD	SP, SP, #4
0x09D6	0x4770    BX	LR
; end of _OLED_gotoxy
_OLED_print_string:
;ssd1306.c, 221 :: 		void OLED_print_string(unsigned char x_pos, unsigned char y_pos, unsigned char *ch)
; s start address is: 8 (R2)
; ch start address is: 8 (R2)
; x_pos start address is: 0 (R0)
0x0B24	0xB084    SUB	SP, SP, #16
0x0B26	0xF8CDE000  STR	LR, [SP, #0]
;ssd1306.c, 223 :: 		unsigned char s = 0x00;
;ssd1306.c, 221 :: 		void OLED_print_string(unsigned char x_pos, unsigned char y_pos, unsigned char *ch)
0x0B2A	0xF88D100C  STRB	R1, [SP, #12]
0x0B2E	0xB2C1    UXTB	R1, R0
;ssd1306.c, 223 :: 		unsigned char s = 0x00;
;ssd1306.c, 221 :: 		void OLED_print_string(unsigned char x_pos, unsigned char y_pos, unsigned char *ch)
0x0B30	0x4610    MOV	R0, R2
; s end address is: 8 (R2)
; ch end address is: 8 (R2)
; x_pos end address is: 0 (R0)
; x_pos start address is: 4 (R1)
; ch start address is: 0 (R0)
;ssd1306.c, 223 :: 		unsigned char s = 0x00;
; s start address is: 8 (R2)
; s start address is: 8 (R2)
0x0B32	0x2200    MOVS	R2, #0
; ch end address is: 0 (R0)
; s end address is: 8 (R2)
0x0B34	0xFA5FFC82  UXTB	R12, R2
;ssd1306.c, 225 :: 		do
L_OLED_print_string43:
;ssd1306.c, 227 :: 		OLED_print_char(x_pos, y_pos, ch[s++]);
; s start address is: 48 (R12)
; ch start address is: 0 (R0)
; x_pos start address is: 4 (R1)
0x0B38	0xEB00030C  ADD	R3, R0, R12, LSL #0
0x0B3C	0x781B    LDRB	R3, [R3, #0]
0x0B3E	0xF88D1004  STRB	R1, [SP, #4]
0x0B42	0x9002    STR	R0, [SP, #8]
0x0B44	0xB2DA    UXTB	R2, R3
0x0B46	0xB2C8    UXTB	R0, R1
0x0B48	0xF89D100C  LDRB	R1, [SP, #12]
0x0B4C	0xF7FFFF44  BL	_OLED_print_char+0
0x0B50	0x9802    LDR	R0, [SP, #8]
0x0B52	0xF89D1004  LDRB	R1, [SP, #4]
0x0B56	0xF10C0401  ADD	R4, R12, #1
0x0B5A	0xB2E4    UXTB	R4, R4
; s end address is: 48 (R12)
; s start address is: 8 (R2)
0x0B5C	0xB2E2    UXTB	R2, R4
; s end address is: 8 (R2)
;ssd1306.c, 228 :: 		x_pos += 0x06;
0x0B5E	0x1D8B    ADDS	R3, R1, #6
0x0B60	0xB2D9    UXTB	R1, R3
; x_pos end address is: 4 (R1)
;ssd1306.c, 229 :: 		}while((ch[s] >= 0x20) && (ch[s] <= 0x7F));
0x0B62	0x1903    ADDS	R3, R0, R4
0x0B64	0x781B    LDRB	R3, [R3, #0]
0x0B66	0x2B20    CMP	R3, #32
0x0B68	0xD306    BCC	L__OLED_print_string148
; s end address is: 8 (R2)
; x_pos end address is: 4 (R1)
; x_pos start address is: 4 (R1)
; s start address is: 8 (R2)
0x0B6A	0x1883    ADDS	R3, R0, R2
0x0B6C	0x781B    LDRB	R3, [R3, #0]
0x0B6E	0x2B7F    CMP	R3, #127
0x0B70	0xD802    BHI	L__OLED_print_string147
; ch end address is: 0 (R0)
; s end address is: 8 (R2)
; x_pos end address is: 4 (R1)
0x0B72	0xFA5FFC82  UXTB	R12, R2
0x0B76	0xE7DF    B	L_OLED_print_string43
L__OLED_print_string148:
L__OLED_print_string147:
;ssd1306.c, 230 :: 		}
L_end_OLED_print_string:
0x0B78	0xF8DDE000  LDR	LR, [SP, #0]
0x0B7C	0xB004    ADD	SP, SP, #16
0x0B7E	0x4770    BX	LR
; end of _OLED_print_string
_OLED_print_char:
;ssd1306.c, 200 :: 		void OLED_print_char(unsigned char x_pos, unsigned char y_pos, unsigned char ch)
; ch start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x09D8	0xB081    SUB	SP, SP, #4
0x09DA	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 4 (R1)
; ch start address is: 8 (R2)
;ssd1306.c, 202 :: 		unsigned char chr = 0x00;
;ssd1306.c, 203 :: 		unsigned char s = 0x00;
;ssd1306.c, 205 :: 		chr = (ch - 0x20);
0x09DE	0xF2A20320  SUBW	R3, R2, #32
; ch end address is: 8 (R2)
; chr start address is: 44 (R11)
0x09E2	0xFA5FFB83  UXTB	R11, R3
;ssd1306.c, 207 :: 		if(x_pos > (x_max - 0x06))
0x09E6	0x287A    CMP	R0, #122
0x09E8	0xD903    BLS	L__OLED_print_char145
;ssd1306.c, 209 :: 		x_pos = 0x00;
0x09EA	0x2000    MOVS	R0, #0
;ssd1306.c, 210 :: 		y_pos++;
0x09EC	0x1C49    ADDS	R1, R1, #1
0x09EE	0xB2C9    UXTB	R1, R1
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
;ssd1306.c, 211 :: 		}
0x09F0	0xE7FF    B	L_OLED_print_char39
L__OLED_print_char145:
;ssd1306.c, 207 :: 		if(x_pos > (x_max - 0x06))
;ssd1306.c, 211 :: 		}
L_OLED_print_char39:
;ssd1306.c, 212 :: 		OLED_gotoxy(x_pos, y_pos);
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
0x09F2	0xF7FFFFD1  BL	_OLED_gotoxy+0
;ssd1306.c, 214 :: 		for(s = 0x00; s < 0x06; s++)
; s start address is: 0 (R0)
0x09F6	0x2000    MOVS	R0, #0
; chr end address is: 44 (R11)
; s end address is: 0 (R0)
0x09F8	0xFA5FFA8B  UXTB	R10, R11
0x09FC	0xFA5FFB80  UXTB	R11, R0
L_OLED_print_char40:
; s start address is: 44 (R11)
; chr start address is: 40 (R10)
; chr start address is: 40 (R10)
; chr end address is: 40 (R10)
0x0A00	0xF1BB0F06  CMP	R11, #6
0x0A04	0xD210    BCS	L_OLED_print_char41
; chr end address is: 40 (R10)
;ssd1306.c, 216 :: 		OLED_write(font_regular[chr][s], DAT);
; chr start address is: 40 (R10)
0x0A06	0x2306    MOVS	R3, #6
0x0A08	0xFB03F40A  MUL	R4, R3, R10
0x0A0C	0x4B08    LDR	R3, [PC, #32]
0x0A0E	0x191B    ADDS	R3, R3, R4
0x0A10	0xEB03030B  ADD	R3, R3, R11, LSL #0
0x0A14	0x781B    LDRB	R3, [R3, #0]
0x0A16	0x2160    MOVS	R1, #96
0x0A18	0xB2D8    UXTB	R0, R3
0x0A1A	0xF000F82D  BL	_OLED_write+0
;ssd1306.c, 214 :: 		for(s = 0x00; s < 0x06; s++)
0x0A1E	0xF10B0B01  ADD	R11, R11, #1
0x0A22	0xFA5FFB8B  UXTB	R11, R11
;ssd1306.c, 217 :: 		}
; chr end address is: 40 (R10)
; s end address is: 44 (R11)
0x0A26	0xE7EB    B	L_OLED_print_char40
L_OLED_print_char41:
;ssd1306.c, 218 :: 		}
L_end_OLED_print_char:
0x0A28	0xF8DDE000  LDR	LR, [SP, #0]
0x0A2C	0xB001    ADD	SP, SP, #4
0x0A2E	0x4770    BX	LR
0x0A30	0x262C0000  	_font_regular+0
; end of _OLED_print_char
_get_temp:
;lm75.c, 75 :: 		float get_temp()
0x1A68	0xB081    SUB	SP, SP, #4
0x1A6A	0xF8CDE000  STR	LR, [SP, #0]
;lm75.c, 77 :: 		float temp = 0.0;
;lm75.c, 79 :: 		temp = (LM75_read_bytes(pointer_temp_reg) >> 5);
0x1A6E	0x2000    MOVS	R0, #0
0x1A70	0xF7FFFAC4  BL	_LM75_read_bytes+0
0x1A74	0x1140    ASRS	R0, R0, #5
0x1A76	0xB200    SXTH	R0, R0
0x1A78	0xEE000A90  VMOV	S1, R0
0x1A7C	0xEEF80AE0  VCVT.F32.S32	S1, S1
;lm75.c, 80 :: 		temp *= 0.125;
0x1A80	0xEEB40A00  VMOV.F32	S0, #0.125
0x1A84	0xEE200A80  VMUL.F32	S0, S1, S0
;lm75.c, 82 :: 		return temp;
0x1A88	0xEEB00A40  VMOV.F32	S0, S0
;lm75.c, 83 :: 		}
L_end_get_temp:
0x1A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x1A90	0xB001    ADD	SP, SP, #4
0x1A92	0x4770    BX	LR
; end of _get_temp
_LM75_read_bytes:
;lm75.c, 54 :: 		signed int LM75_read_bytes(unsigned char pointer)
; pointer start address is: 0 (R0)
0x0FFC	0xB082    SUB	SP, SP, #8
0x0FFE	0xF8CDE000  STR	LR, [SP, #0]
; pointer end address is: 0 (R0)
; pointer start address is: 0 (R0)
;lm75.c, 56 :: 		unsigned char value_p[0x01] = {0x00};
0x1002	0x2100    MOVS	R1, #0
0x1004	0xF88D1004  STRB	R1, [SP, #4]
0x1008	0x2100    MOVS	R1, #0
0x100A	0xF88D1005  STRB	R1, [SP, #5]
0x100E	0x2100    MOVS	R1, #0
0x1010	0xF88D1006  STRB	R1, [SP, #6]
;lm75.c, 57 :: 		unsigned char value_d[0x02] = {0x00, 0x00};
;lm75.c, 59 :: 		signed int value = 0x0000;
;lm75.c, 61 :: 		value_p[0] = pointer;
0x1014	0xA901    ADD	R1, SP, #4
0x1016	0x7008    STRB	R0, [R1, #0]
; pointer end address is: 0 (R0)
;lm75.c, 63 :: 		I2C1_Start();
0x1018	0xF7FFFBAC  BL	_I2C1_Start+0
;lm75.c, 64 :: 		I2C1_Write(LM75_I2C_Address, value_p, 1, END_MODE_RESTART);
0x101C	0xA901    ADD	R1, SP, #4
0x101E	0xF2400300  MOVW	R3, #0
0x1022	0x2201    MOVS	R2, #1
0x1024	0x2048    MOVS	R0, #72
0x1026	0xF7FFFB93  BL	_I2C1_Write+0
;lm75.c, 65 :: 		I2C1_Read(LM75_I2C_Address, value_d, 2, END_MODE_STOP);
0x102A	0xF10D0105  ADD	R1, SP, #5
0x102E	0xF2400301  MOVW	R3, #1
0x1032	0x2202    MOVS	R2, #2
0x1034	0x2048    MOVS	R0, #72
0x1036	0xF7FFFCFD  BL	_I2C1_Read+0
;lm75.c, 67 :: 		value = ((signed int)value_d[0x00]);
0x103A	0xF10D0305  ADD	R3, SP, #5
0x103E	0x7819    LDRB	R1, [R3, #0]
;lm75.c, 68 :: 		value <<= 0x08;
0x1040	0x020A    LSLS	R2, R1, #8
0x1042	0xB212    SXTH	R2, R2
;lm75.c, 69 :: 		value |= ((signed int)value_d[0x01]);
0x1044	0x1C59    ADDS	R1, R3, #1
0x1046	0x7809    LDRB	R1, [R1, #0]
0x1048	0xEA420101  ORR	R1, R2, R1, LSL #0
;lm75.c, 71 :: 		return value;
0x104C	0xB208    SXTH	R0, R1
;lm75.c, 72 :: 		}
L_end_LM75_read_bytes:
0x104E	0xF8DDE000  LDR	LR, [SP, #0]
0x1052	0xB002    ADD	SP, SP, #8
0x1054	0x4770    BX	LR
; end of _LM75_read_bytes
_I2C1_Read:
;__Lib_I2C_32F4x1_123.c, 317 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0A34	0xB081    SUB	SP, SP, #4
0x0A36	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_32F4x1_123.c, 318 :: 		
0x0A3A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0A3C	0x4613    MOV	R3, R2
0x0A3E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0A40	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0A42	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0A44	0xF7FFFD3E  BL	_I2Cx_Read+0
0x0A48	0xB001    ADD	SP, SP, #4
;__Lib_I2C_32F4x1_123.c, 319 :: 		
L_end_I2C1_Read:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB001    ADD	SP, SP, #4
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_32F4x1_123.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04C4	0xB082    SUB	SP, SP, #8
0x04C6	0xF8CDE000  STR	LR, [SP, #0]
0x04CA	0x461F    MOV	R7, R3
0x04CC	0xB2CB    UXTB	R3, R1
0x04CE	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x04D0	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_32F4x1_123.c, 203 :: 		
; i start address is: 32 (R8)
0x04D2	0xF04F0800  MOV	R8, #0
;__Lib_I2C_32F4x1_123.c, 204 :: 		
0x04D6	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_32F4x1_123.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_32F4x1_123.c, 206 :: 		
0x04D8	0xF2010510  ADDW	R5, R1, #16
0x04DC	0x005C    LSLS	R4, R3, #1
0x04DE	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x04E0	0xF0440401  ORR	R4, R4, #1
0x04E4	0xB2A4    UXTH	R4, R4
0x04E6	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x04E8	0x4633    MOV	R3, R6
0x04EA	0x4616    MOV	R6, R2
0x04EC	0x4642    MOV	R2, R8
;__Lib_I2C_32F4x1_123.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x04EE	0xF2010414  ADDW	R4, R1, #20
0x04F2	0x6825    LDR	R5, [R4, #0]
0x04F4	0xF3C50440  UBFX	R4, R5, #1, #1
0x04F8	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_32F4x1_123.c, 208 :: 		
0x04FA	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_32F4x1_123.c, 209 :: 		
0x04FC	0x2500    MOVS	R5, #0
0x04FE	0x680C    LDR	R4, [R1, #0]
0x0500	0xF365248A  BFI	R4, R5, #10, #1
0x0504	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 210 :: 		
0x0506	0xF2010414  ADDW	R4, R1, #20
0x050A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 211 :: 		
0x050C	0xBF00    NOP
;__Lib_I2C_32F4x1_123.c, 212 :: 		
0x050E	0xF2010418  ADDW	R4, R1, #24
0x0512	0x6824    LDR	R4, [R4, #0]
0x0514	0x0424    LSLS	R4, R4, #16
0x0516	0xEA400404  ORR	R4, R0, R4, LSL #0
0x051A	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 213 :: 		
0x051C	0x2B01    CMP	R3, #1
0x051E	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_32F4x1_123.c, 214 :: 		
0x0520	0x2501    MOVS	R5, #1
0x0522	0x680C    LDR	R4, [R1, #0]
0x0524	0xF3652449  BFI	R4, R5, #9, #1
0x0528	0x600C    STR	R4, [R1, #0]
0x052A	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_32F4x1_123.c, 216 :: 		
0x052C	0x2501    MOVS	R5, #1
0x052E	0x680C    LDR	R4, [R1, #0]
0x0530	0xF3652408  BFI	R4, R5, #8, #1
0x0534	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_32F4x1_123.c, 218 :: 		
0x0536	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0538	0x461F    MOV	R7, R3
0x053A	0x4634    MOV	R4, R6
0x053C	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x053E	0x4981    LDR	R1, [PC, #516]
0x0540	0x4630    MOV	R0, R6
0x0542	0xF7FFFECB  BL	_ChekXForEvent+0
0x0546	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_32F4x1_123.c, 219 :: 		
0x0548	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_32F4x1_123.c, 220 :: 		
0x054A	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x054E	0xF2060410  ADDW	R4, R6, #16
0x0552	0x6824    LDR	R4, [R4, #0]
0x0554	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_32F4x1_123.c, 221 :: 		
0x0556	0x2F01    CMP	R7, #1
0x0558	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x055A	0x4630    MOV	R0, R6
;__Lib_I2C_32F4x1_123.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x055C	0x6805    LDR	R5, [R0, #0]
0x055E	0xF3C52440  UBFX	R4, R5, #9, #1
0x0562	0x2C00    CMP	R4, #0
0x0564	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_32F4x1_123.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x0566	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_32F4x1_123.c, 224 :: 		
0x0568	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_32F4x1_123.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x056A	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x056C	0x6805    LDR	R5, [R0, #0]
0x056E	0xF3C52400  UBFX	R4, R5, #8, #1
0x0572	0x2C00    CMP	R4, #0
0x0574	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_32F4x1_123.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x0576	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_32F4x1_123.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_32F4x1_123.c, 229 :: 		
0x0578	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_32F4x1_123.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_32F4x1_123.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x057A	0x2501    MOVS	R5, #1
0x057C	0x680C    LDR	R4, [R1, #0]
0x057E	0xF365248A  BFI	R4, R5, #10, #1
0x0582	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 233 :: 		
0x0584	0x2501    MOVS	R5, #1
0x0586	0x680C    LDR	R4, [R1, #0]
0x0588	0xF36524CB  BFI	R4, R5, #11, #1
0x058C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 234 :: 		
0x058E	0xF2010510  ADDW	R5, R1, #16
0x0592	0x005C    LSLS	R4, R3, #1
0x0594	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0596	0xF0440401  ORR	R4, R4, #1
0x059A	0xB2A4    UXTH	R4, R4
0x059C	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x059E	0x4643    MOV	R3, R8
;__Lib_I2C_32F4x1_123.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x05A0	0xF2010414  ADDW	R4, R1, #20
0x05A4	0x6825    LDR	R5, [R4, #0]
0x05A6	0xF3C50440  UBFX	R4, R5, #1, #1
0x05AA	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_32F4x1_123.c, 236 :: 		
0x05AC	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_32F4x1_123.c, 237 :: 		
0x05AE	0xF2010414  ADDW	R4, R1, #20
0x05B2	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 238 :: 		
0x05B4	0xBF00    NOP
;__Lib_I2C_32F4x1_123.c, 239 :: 		
0x05B6	0xF2010418  ADDW	R4, R1, #24
0x05BA	0x6824    LDR	R4, [R4, #0]
0x05BC	0x0424    LSLS	R4, R4, #16
0x05BE	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 240 :: 		
0x05C0	0x2500    MOVS	R5, #0
0x05C2	0x680C    LDR	R4, [R1, #0]
0x05C4	0xF365248A  BFI	R4, R5, #10, #1
0x05C8	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x05CA	0x9601    STR	R6, [SP, #4]
0x05CC	0x461E    MOV	R6, R3
0x05CE	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_32F4x1_123.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x05D0	0xF2010414  ADDW	R4, R1, #20
0x05D4	0x6825    LDR	R5, [R4, #0]
0x05D6	0xF3C50480  UBFX	R4, R5, #2, #1
0x05DA	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_32F4x1_123.c, 242 :: 		
0x05DC	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_32F4x1_123.c, 243 :: 		
0x05DE	0x2B01    CMP	R3, #1
0x05E0	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_32F4x1_123.c, 244 :: 		
0x05E2	0x2501    MOVS	R5, #1
0x05E4	0x680C    LDR	R4, [R1, #0]
0x05E6	0xF3652449  BFI	R4, R5, #9, #1
0x05EA	0x600C    STR	R4, [R1, #0]
0x05EC	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_32F4x1_123.c, 246 :: 		
0x05EE	0x2501    MOVS	R5, #1
0x05F0	0x680C    LDR	R4, [R1, #0]
0x05F2	0xF3652408  BFI	R4, R5, #8, #1
0x05F6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_32F4x1_123.c, 248 :: 		
0x05F8	0x1995    ADDS	R5, R2, R6
0x05FA	0xF2010410  ADDW	R4, R1, #16
0x05FE	0x6824    LDR	R4, [R4, #0]
0x0600	0x702C    STRB	R4, [R5, #0]
0x0602	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_32F4x1_123.c, 249 :: 		
0x0604	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0606	0xF2010410  ADDW	R4, R1, #16
0x060A	0x6824    LDR	R4, [R4, #0]
0x060C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_32F4x1_123.c, 250 :: 		
0x060E	0x2B01    CMP	R3, #1
0x0610	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_32F4x1_123.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0612	0x680D    LDR	R5, [R1, #0]
0x0614	0xF3C52440  UBFX	R4, R5, #9, #1
0x0618	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_32F4x1_123.c, 252 :: 		
0x061A	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_32F4x1_123.c, 253 :: 		
0x061C	0x4608    MOV	R0, R1
0x061E	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_32F4x1_123.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0620	0x680D    LDR	R5, [R1, #0]
0x0622	0xF3C52400  UBFX	R4, R5, #8, #1
0x0626	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_32F4x1_123.c, 256 :: 		
0x0628	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_32F4x1_123.c, 257 :: 		
0x062A	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_32F4x1_123.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x062C	0x2500    MOVS	R5, #0
0x062E	0x6804    LDR	R4, [R0, #0]
0x0630	0xF36524CB  BFI	R4, R5, #11, #1
0x0634	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 261 :: 		
0x0636	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_32F4x1_123.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_32F4x1_123.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0638	0x2501    MOVS	R5, #1
0x063A	0x680C    LDR	R4, [R1, #0]
0x063C	0xF365248A  BFI	R4, R5, #10, #1
0x0640	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_32F4x1_123.c, 265 :: 		
0x0642	0xF2010510  ADDW	R5, R1, #16
0x0646	0x005C    LSLS	R4, R3, #1
0x0648	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x064A	0xF0440401  ORR	R4, R4, #1
0x064E	0xB2A4    UXTH	R4, R4
0x0650	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0652	0x460D    MOV	R5, R1
0x0654	0x4614    MOV	R4, R2
0x0656	0x46B9    MOV	R9, R7
0x0658	0x46B0    MOV	R8, R6
;__Lib_I2C_32F4x1_123.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x065A	0x493B    LDR	R1, [PC, #236]
0x065C	0x4628    MOV	R0, R5
0x065E	0xF7FFFE3D  BL	_ChekXForEvent+0
0x0662	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_32F4x1_123.c, 267 :: 		
0x0664	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_32F4x1_123.c, 268 :: 		
; i start address is: 4 (R1)
0x0666	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x0668	0x4623    MOV	R3, R4
0x066A	0x462A    MOV	R2, R5
;__Lib_I2C_32F4x1_123.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x066C	0xF1A90403  SUB	R4, R9, #3
0x0670	0x42A1    CMP	R1, R4
0x0672	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0674	0x468A    MOV	R10, R1
0x0676	0x4617    MOV	R7, R2
0x0678	0x461E    MOV	R6, R3
;__Lib_I2C_32F4x1_123.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x067A	0x4932    LDR	R1, [PC, #200]
0x067C	0x4638    MOV	R0, R7
0x067E	0xF7FFFE2D  BL	_ChekXForEvent+0
0x0682	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_32F4x1_123.c, 271 :: 		
0x0684	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_32F4x1_123.c, 272 :: 		
0x0686	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x068A	0xF2070410  ADDW	R4, R7, #16
0x068E	0x6824    LDR	R4, [R4, #0]
0x0690	0x702C    STRB	R4, [R5, #0]
0x0692	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0696	0x4621    MOV	R1, R4
;__Lib_I2C_32F4x1_123.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0698	0x4633    MOV	R3, R6
0x069A	0x463A    MOV	R2, R7
0x069C	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_32F4x1_123.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x069E	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x06A0	0x460B    MOV	R3, R1
0x06A2	0x4616    MOV	R6, R2
0x06A4	0x4642    MOV	R2, R8
0x06A6	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x06A8	0xF2060414  ADDW	R4, R6, #20
0x06AC	0x6825    LDR	R5, [R4, #0]
0x06AE	0xF3C50480  UBFX	R4, R5, #2, #1
0x06B2	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_32F4x1_123.c, 275 :: 		
0x06B4	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_32F4x1_123.c, 276 :: 		
0x06B6	0x2500    MOVS	R5, #0
0x06B8	0x6834    LDR	R4, [R6, #0]
0x06BA	0xF365248A  BFI	R4, R5, #10, #1
0x06BE	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_32F4x1_123.c, 277 :: 		
0x06C0	0x18CD    ADDS	R5, R1, R3
0x06C2	0xF2060410  ADDW	R4, R6, #16
0x06C6	0x6824    LDR	R4, [R4, #0]
0x06C8	0x702C    STRB	R4, [R5, #0]
0x06CA	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x06CC	0x4613    MOV	R3, R2
0x06CE	0x4602    MOV	R2, R0
;__Lib_I2C_32F4x1_123.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x06D0	0xF2060414  ADDW	R4, R6, #20
0x06D4	0x6825    LDR	R5, [R4, #0]
0x06D6	0xF3C50480  UBFX	R4, R5, #2, #1
0x06DA	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_32F4x1_123.c, 279 :: 		
0x06DC	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_32F4x1_123.c, 280 :: 		
0x06DE	0x2B01    CMP	R3, #1
0x06E0	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_32F4x1_123.c, 281 :: 		
0x06E2	0x2501    MOVS	R5, #1
0x06E4	0x6834    LDR	R4, [R6, #0]
0x06E6	0xF3652449  BFI	R4, R5, #9, #1
0x06EA	0x6034    STR	R4, [R6, #0]
0x06EC	0x4610    MOV	R0, R2
0x06EE	0x4632    MOV	R2, R6
0x06F0	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_32F4x1_123.c, 283 :: 		
0x06F2	0x2501    MOVS	R5, #1
0x06F4	0x6834    LDR	R4, [R6, #0]
0x06F6	0xF3652408  BFI	R4, R5, #8, #1
0x06FA	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x06FC	0x4635    MOV	R5, R6
0x06FE	0x4616    MOV	R6, R2
0x0700	0x460C    MOV	R4, R1
;__Lib_I2C_32F4x1_123.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0702	0x4912    LDR	R1, [PC, #72]
0x0704	0x4628    MOV	R0, R5
0x0706	0xF7FFFDE9  BL	_ChekXForEvent+0
0x070A	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_32F4x1_123.c, 285 :: 		
0x070C	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_32F4x1_123.c, 286 :: 		
0x070E	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0710	0x462A    MOV	R2, R5
0x0712	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_32F4x1_123.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0714	0x180D    ADDS	R5, R1, R0
0x0716	0xF2020410  ADDW	R4, R2, #16
0x071A	0x6824    LDR	R4, [R4, #0]
0x071C	0x702C    STRB	R4, [R5, #0]
0x071E	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_32F4x1_123.c, 288 :: 		
0x0720	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0722	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0726	0x6824    LDR	R4, [R4, #0]
0x0728	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_32F4x1_123.c, 289 :: 		
0x072A	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_32F4x1_123.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x072C	0x2F01    CMP	R7, #1
0x072E	0xF43FAED3  BEQ	L_I2Cx_Read20
0x0732	0x2F02    CMP	R7, #2
0x0734	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0738	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_32F4x1_123.c, 292 :: 		
L_end_I2Cx_Read:
0x073A	0xF8DDE000  LDR	LR, [SP, #0]
0x073E	0xB002    ADD	SP, SP, #8
0x0740	0x4770    BX	LR
0x0742	0xBF00    NOP
0x0744	0x00400003  	#196672
0x0748	0x00020003  	#196610
0x074C	0x00010003  	#196609
; end of _I2Cx_Read
_Draw_Line:
;ssd1306.c, 459 :: 		void Draw_Line(signed int x1, signed int y1, signed int x2, signed int y2, unsigned char colour)
; x1 start address is: 0 (R0)
0x1AD0	0xB087    SUB	SP, SP, #28
0x1AD2	0xF8CDE000  STR	LR, [SP, #0]
0x1AD6	0xFA0FFC80  SXTH	R12, R0
0x1ADA	0xF8AD1010  STRH	R1, [SP, #16]
0x1ADE	0xF8AD2014  STRH	R2, [SP, #20]
0x1AE2	0xF8AD3018  STRH	R3, [SP, #24]
; x1 end address is: 0 (R0)
; x1 start address is: 48 (R12)
0x1AE6	0xF89D401C  LDRB	R4, [SP, #28]
0x1AEA	0xF88D401C  STRB	R4, [SP, #28]
;ssd1306.c, 461 :: 		signed int dx = 0x0000;
;ssd1306.c, 462 :: 		signed int dy = 0x0000;
;ssd1306.c, 463 :: 		signed int stepx = 0x0000;
;ssd1306.c, 464 :: 		signed int stepy = 0x0000;
;ssd1306.c, 465 :: 		signed int fraction = 0x0000;
;ssd1306.c, 467 :: 		dy = (y2 - y1);
0x1AEE	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1AF2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1AF6	0x1B65    SUB	R5, R4, R5
0x1AF8	0xB22D    SXTH	R5, R5
; dy start address is: 32 (R8)
0x1AFA	0xFA0FF885  SXTH	R8, R5
;ssd1306.c, 468 :: 		dx = (x2 - x1);
0x1AFE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1B02	0xEBA4040C  SUB	R4, R4, R12, LSL #0
0x1B06	0xF8AD4008  STRH	R4, [SP, #8]
;ssd1306.c, 470 :: 		if (dy < 0)
0x1B0A	0x2D00    CMP	R5, #0
0x1B0C	0xDA08    BGE	L_Draw_Line102
;ssd1306.c, 472 :: 		dy = -dy;
0x1B0E	0xF1C80000  RSB	R0, R8, #0
0x1B12	0xB200    SXTH	R0, R0
; dy end address is: 32 (R8)
; dy start address is: 0 (R0)
;ssd1306.c, 473 :: 		stepy = -1;
0x1B14	0xF64F74FF  MOVW	R4, #65535
0x1B18	0xB224    SXTH	R4, R4
0x1B1A	0xF8AD400C  STRH	R4, [SP, #12]
;ssd1306.c, 474 :: 		}
; dy end address is: 0 (R0)
0x1B1E	0xE005    B	L_Draw_Line103
L_Draw_Line102:
;ssd1306.c, 477 :: 		stepy = 1;
; dy start address is: 32 (R8)
0x1B20	0x2401    MOVS	R4, #1
0x1B22	0xB224    SXTH	R4, R4
0x1B24	0xF8AD400C  STRH	R4, [SP, #12]
; dy end address is: 32 (R8)
0x1B28	0xFA0FF088  SXTH	R0, R8
;ssd1306.c, 478 :: 		}
L_Draw_Line103:
;ssd1306.c, 480 :: 		if (dx < 0)
; dy start address is: 0 (R0)
0x1B2C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B30	0x2C00    CMP	R4, #0
0x1B32	0xDA0A    BGE	L_Draw_Line104
;ssd1306.c, 482 :: 		dx = -dx;
0x1B34	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B38	0x4264    RSBS	R4, R4, #0
0x1B3A	0xF8AD4008  STRH	R4, [SP, #8]
;ssd1306.c, 483 :: 		stepx = -1;
0x1B3E	0xF64F74FF  MOVW	R4, #65535
0x1B42	0xB224    SXTH	R4, R4
0x1B44	0xF8AD400A  STRH	R4, [SP, #10]
;ssd1306.c, 484 :: 		}
0x1B48	0xE003    B	L_Draw_Line105
L_Draw_Line104:
;ssd1306.c, 487 :: 		stepx = 1;
0x1B4A	0x2401    MOVS	R4, #1
0x1B4C	0xB224    SXTH	R4, R4
0x1B4E	0xF8AD400A  STRH	R4, [SP, #10]
;ssd1306.c, 488 :: 		}
L_Draw_Line105:
;ssd1306.c, 490 :: 		dx <<= 1;
0x1B52	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B56	0x0064    LSLS	R4, R4, #1
0x1B58	0xF8AD4008  STRH	R4, [SP, #8]
;ssd1306.c, 491 :: 		dy <<= 1;
0x1B5C	0x0040    LSLS	R0, R0, #1
0x1B5E	0xB200    SXTH	R0, R0
;ssd1306.c, 493 :: 		Draw_Pixel(x1, y1, colour);
0x1B60	0xF8AD0004  STRH	R0, [SP, #4]
0x1B64	0xF89D201C  LDRB	R2, [SP, #28]
0x1B68	0xF9BD1010  LDRSH	R1, [SP, #16]
0x1B6C	0xFA5FF08C  UXTB	R0, R12
0x1B70	0xF7FFFA72  BL	_Draw_Pixel+0
0x1B74	0xF9BD0004  LDRSH	R0, [SP, #4]
;ssd1306.c, 495 :: 		if(dx > dy)
0x1B78	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B7C	0x4284    CMP	R4, R0
0x1B7E	0xDD37    BLE	L_Draw_Line106
;ssd1306.c, 497 :: 		fraction = (dy - (dx >> 1));
0x1B80	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1B84	0x1064    ASRS	R4, R4, #1
0x1B86	0xB224    SXTH	R4, R4
0x1B88	0x1B04    SUB	R4, R0, R4
0x1B8A	0xF8AD400E  STRH	R4, [SP, #14]
; x1 end address is: 48 (R12)
0x1B8E	0xFA0FF18C  SXTH	R1, R12
;ssd1306.c, 498 :: 		while (x1 != x2)
L_Draw_Line107:
; dy start address is: 0 (R0)
; dy end address is: 0 (R0)
; x1 start address is: 4 (R1)
0x1B92	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1B96	0x42A1    CMP	R1, R4
0x1B98	0xD029    BEQ	L_Draw_Line108
; dy end address is: 0 (R0)
;ssd1306.c, 500 :: 		if(fraction >= 0)
; dy start address is: 0 (R0)
0x1B9A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1B9E	0x2C00    CMP	R4, #0
0x1BA0	0xDB0D    BLT	L_Draw_Line109
;ssd1306.c, 502 :: 		y1 += stepy;
0x1BA2	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1BA6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1BAA	0x1964    ADDS	R4, R4, R5
0x1BAC	0xF8AD4010  STRH	R4, [SP, #16]
;ssd1306.c, 503 :: 		fraction -= dx;
0x1BB0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1BB4	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1BB8	0x1B64    SUB	R4, R4, R5
0x1BBA	0xF8AD400E  STRH	R4, [SP, #14]
;ssd1306.c, 504 :: 		}
L_Draw_Line109:
;ssd1306.c, 506 :: 		x1 += stepx;
0x1BBE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1BC2	0x190D    ADDS	R5, R1, R4
; x1 end address is: 4 (R1)
; x1 start address is: 48 (R12)
0x1BC4	0xFA0FFC85  SXTH	R12, R5
;ssd1306.c, 507 :: 		fraction += dy;
0x1BC8	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1BCC	0x1824    ADDS	R4, R4, R0
0x1BCE	0xF8AD400E  STRH	R4, [SP, #14]
;ssd1306.c, 509 :: 		Draw_Pixel(x1, y1, colour);
0x1BD2	0xF8AD0004  STRH	R0, [SP, #4]
0x1BD6	0xF89D201C  LDRB	R2, [SP, #28]
0x1BDA	0xF9BD1010  LDRSH	R1, [SP, #16]
0x1BDE	0xB2E8    UXTB	R0, R5
0x1BE0	0xF7FFFA3A  BL	_Draw_Pixel+0
0x1BE4	0xF9BD0004  LDRSH	R0, [SP, #4]
;ssd1306.c, 510 :: 		}
0x1BE8	0xFA0FF18C  SXTH	R1, R12
; dy end address is: 0 (R0)
; x1 end address is: 48 (R12)
0x1BEC	0xE7D1    B	L_Draw_Line107
L_Draw_Line108:
;ssd1306.c, 511 :: 		}
0x1BEE	0xE03F    B	L_Draw_Line110
L_Draw_Line106:
;ssd1306.c, 514 :: 		fraction = (dx - (dy >> 1));
; x1 start address is: 48 (R12)
; dy start address is: 0 (R0)
0x1BF0	0x1045    ASRS	R5, R0, #1
0x1BF2	0xB22D    SXTH	R5, R5
0x1BF4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1BF8	0x1B64    SUB	R4, R4, R5
0x1BFA	0xF8AD400E  STRH	R4, [SP, #14]
; x1 end address is: 48 (R12)
;ssd1306.c, 515 :: 		while (y1 != y2)
L_Draw_Line111:
; dy start address is: 0 (R0)
; dy end address is: 0 (R0)
; x1 start address is: 48 (R12)
0x1BFE	0xF9BD5018  LDRSH	R5, [SP, #24]
0x1C02	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C06	0x42AC    CMP	R4, R5
0x1C08	0xD032    BEQ	L_Draw_Line112
; dy end address is: 0 (R0)
;ssd1306.c, 517 :: 		if (fraction >= 0)
; dy start address is: 0 (R0)
0x1C0A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1C0E	0x2C00    CMP	R4, #0
0x1C10	0xDB0D    BLT	L__Draw_Line180
;ssd1306.c, 519 :: 		x1 += stepx;
0x1C12	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1C16	0xEB0C0404  ADD	R4, R12, R4, LSL #0
; x1 end address is: 48 (R12)
; x1 start address is: 36 (R9)
0x1C1A	0xFA0FF984  SXTH	R9, R4
;ssd1306.c, 520 :: 		fraction -= dy;
0x1C1E	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1C22	0x1A24    SUB	R4, R4, R0
0x1C24	0xF8AD400E  STRH	R4, [SP, #14]
; x1 end address is: 36 (R9)
0x1C28	0xFA0FF189  SXTH	R1, R9
;ssd1306.c, 521 :: 		}
0x1C2C	0xE001    B	L_Draw_Line113
L__Draw_Line180:
;ssd1306.c, 517 :: 		if (fraction >= 0)
0x1C2E	0xFA0FF18C  SXTH	R1, R12
;ssd1306.c, 521 :: 		}
L_Draw_Line113:
;ssd1306.c, 523 :: 		y1 += stepy;
; x1 start address is: 4 (R1)
0x1C32	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1C36	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C3A	0x1966    ADDS	R6, R4, R5
0x1C3C	0xF8AD6010  STRH	R6, [SP, #16]
;ssd1306.c, 524 :: 		fraction += dx;
0x1C40	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1C44	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1C48	0x1964    ADDS	R4, R4, R5
0x1C4A	0xF8AD400E  STRH	R4, [SP, #14]
;ssd1306.c, 526 :: 		Draw_Pixel(x1, y1, colour);
0x1C4E	0xF8AD1004  STRH	R1, [SP, #4]
0x1C52	0xF8AD0006  STRH	R0, [SP, #6]
0x1C56	0xF89D201C  LDRB	R2, [SP, #28]
0x1C5A	0xB2C8    UXTB	R0, R1
0x1C5C	0xB2F1    UXTB	R1, R6
0x1C5E	0xF7FFF9FB  BL	_Draw_Pixel+0
0x1C62	0xF9BD0006  LDRSH	R0, [SP, #6]
0x1C66	0xF9BD1004  LDRSH	R1, [SP, #4]
;ssd1306.c, 527 :: 		}
0x1C6A	0xFA0FFC81  SXTH	R12, R1
; dy end address is: 0 (R0)
; x1 end address is: 4 (R1)
0x1C6E	0xE7C6    B	L_Draw_Line111
L_Draw_Line112:
;ssd1306.c, 528 :: 		}
L_Draw_Line110:
;ssd1306.c, 529 :: 		}
L_end_Draw_Line:
0x1C70	0xF8DDE000  LDR	LR, [SP, #0]
0x1C74	0xB007    ADD	SP, SP, #28
0x1C76	0x4770    BX	LR
; end of _Draw_Line
_Draw_Pixel:
;ssd1306.c, 434 :: 		void Draw_Pixel(unsigned char x_pos, unsigned char y_pos, unsigned char colour)
; colour start address is: 8 (R2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x1058	0xB081    SUB	SP, SP, #4
0x105A	0xF8CDE000  STR	LR, [SP, #0]
0x105E	0xB2CD    UXTB	R5, R1
; colour end address is: 8 (R2)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 20 (R5)
; colour start address is: 8 (R2)
;ssd1306.c, 436 :: 		unsigned char value = 0x00;
;ssd1306.c, 437 :: 		unsigned char page = 0x00;
;ssd1306.c, 438 :: 		unsigned char bit_pos = 0x00;
;ssd1306.c, 440 :: 		page = (y_pos / y_max);
0x1060	0x08EC    LSRS	R4, R5, #3
0x1062	0xB2E4    UXTB	R4, R4
; page start address is: 4 (R1)
0x1064	0xB2E1    UXTB	R1, R4
;ssd1306.c, 441 :: 		bit_pos = (y_pos - (page * y_max));
0x1066	0x00E3    LSLS	R3, R4, #3
0x1068	0xB21B    SXTH	R3, R3
0x106A	0x1AEB    SUB	R3, R5, R3
; y_pos end address is: 20 (R5)
; bit_pos start address is: 20 (R5)
0x106C	0xB2DD    UXTB	R5, R3
;ssd1306.c, 442 :: 		value = buffer[((page * x_max) + x_pos)];
0x106E	0x01E3    LSLS	R3, R4, #7
0x1070	0xB21B    SXTH	R3, R3
0x1072	0x181C    ADDS	R4, R3, R0
0x1074	0xB224    SXTH	R4, R4
0x1076	0x4B17    LDR	R3, [PC, #92]
0x1078	0x191B    ADDS	R3, R3, R4
0x107A	0x781B    LDRB	R3, [R3, #0]
; value start address is: 16 (R4)
0x107C	0xB2DC    UXTB	R4, R3
;ssd1306.c, 444 :: 		if((colour & YES) != NO)
0x107E	0xF0020301  AND	R3, R2, #1
0x1082	0xB2DB    UXTB	R3, R3
; colour end address is: 8 (R2)
0x1084	0xB143    CBZ	R3, L_Draw_Pixel100
;ssd1306.c, 446 :: 		value |= (1 << bit_pos);
0x1086	0x2301    MOVS	R3, #1
0x1088	0xB21B    SXTH	R3, R3
0x108A	0x40AB    LSLS	R3, R5
0x108C	0xB21B    SXTH	R3, R3
; bit_pos end address is: 20 (R5)
0x108E	0xEA440303  ORR	R3, R4, R3, LSL #0
; value end address is: 16 (R4)
; value start address is: 44 (R11)
0x1092	0xFA5FFB83  UXTB	R11, R3
;ssd1306.c, 447 :: 		}
; value end address is: 44 (R11)
0x1096	0xE009    B	L_Draw_Pixel101
L_Draw_Pixel100:
;ssd1306.c, 450 :: 		value &= (~(1 << bit_pos));
; value start address is: 16 (R4)
; bit_pos start address is: 20 (R5)
0x1098	0x2301    MOVS	R3, #1
0x109A	0xB21B    SXTH	R3, R3
0x109C	0x40AB    LSLS	R3, R5
0x109E	0xB21B    SXTH	R3, R3
; bit_pos end address is: 20 (R5)
0x10A0	0x43DB    MVN	R3, R3
0x10A2	0xB21B    SXTH	R3, R3
0x10A4	0xEA040303  AND	R3, R4, R3, LSL #0
; value end address is: 16 (R4)
; value start address is: 44 (R11)
0x10A8	0xFA5FFB83  UXTB	R11, R3
; value end address is: 44 (R11)
;ssd1306.c, 451 :: 		}
L_Draw_Pixel101:
;ssd1306.c, 453 :: 		buffer[((page * x_max) + x_pos)] = value;
; value start address is: 44 (R11)
0x10AC	0x01CB    LSLS	R3, R1, #7
0x10AE	0xB21B    SXTH	R3, R3
0x10B0	0x181C    ADDS	R4, R3, R0
0x10B2	0xB224    SXTH	R4, R4
0x10B4	0x4B07    LDR	R3, [PC, #28]
0x10B6	0x191B    ADDS	R3, R3, R4
0x10B8	0xF883B000  STRB	R11, [R3, #0]
;ssd1306.c, 454 :: 		OLED_gotoxy(x_pos, page);
; page end address is: 4 (R1)
; x_pos end address is: 0 (R0)
0x10BC	0xF7FFFC6C  BL	_OLED_gotoxy+0
;ssd1306.c, 455 :: 		OLED_write(value, DAT);
0x10C0	0x2160    MOVS	R1, #96
0x10C2	0xFA5FF08B  UXTB	R0, R11
; value end address is: 44 (R11)
0x10C6	0xF7FFFCD7  BL	_OLED_write+0
;ssd1306.c, 456 :: 		}
L_end_Draw_Pixel:
0x10CA	0xF8DDE000  LDR	LR, [SP, #0]
0x10CE	0xB001    ADD	SP, SP, #4
0x10D0	0x4770    BX	LR
0x10D2	0xBF00    NOP
0x10D4	0x00102000  	_buffer+0
; end of _Draw_Pixel
_Draw_Rectangle:
;ssd1306.c, 532 :: 		void Draw_Rectangle(signed int x1, signed int y1, signed int x2, signed int y2, unsigned char fill, unsigned char colour, unsigned char type)
0x17B4	0xB086    SUB	SP, SP, #24
0x17B6	0xF8CDE000  STR	LR, [SP, #0]
0x17BA	0xF8AD0008  STRH	R0, [SP, #8]
0x17BE	0xF8AD100C  STRH	R1, [SP, #12]
0x17C2	0xF8AD2010  STRH	R2, [SP, #16]
0x17C6	0xF8AD3014  STRH	R3, [SP, #20]
; fill start address is: 0 (R0)
0x17CA	0xF89D0018  LDRB	R0, [SP, #24]
0x17CE	0xF89D401C  LDRB	R4, [SP, #28]
0x17D2	0xF88D401C  STRB	R4, [SP, #28]
0x17D6	0xF89D4020  LDRB	R4, [SP, #32]
0x17DA	0xF88D4020  STRB	R4, [SP, #32]
;ssd1306.c, 534 :: 		unsigned short i = 0x00;
;ssd1306.c, 535 :: 		unsigned short xmin = 0x00;
;ssd1306.c, 536 :: 		unsigned short xmax = 0x00;
;ssd1306.c, 537 :: 		unsigned short ymin = 0x00;
;ssd1306.c, 538 :: 		unsigned short ymax = 0x00;
;ssd1306.c, 540 :: 		if(fill != NO)
0x17DE	0x2800    CMP	R0, #0
0x17E0	0xD04E    BEQ	L_Draw_Rectangle114
; fill end address is: 0 (R0)
;ssd1306.c, 542 :: 		if(x1 < x2)
0x17E2	0xF9BD5010  LDRSH	R5, [SP, #16]
0x17E6	0xF9BD4008  LDRSH	R4, [SP, #8]
0x17EA	0x42AC    CMP	R4, R5
0x17EC	0xDA08    BGE	L_Draw_Rectangle115
;ssd1306.c, 544 :: 		xmin = x1;
0x17EE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x17F2	0xF88D4004  STRB	R4, [SP, #4]
;ssd1306.c, 545 :: 		xmax = x2;
0x17F6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x17FA	0xF88D4005  STRB	R4, [SP, #5]
;ssd1306.c, 546 :: 		}
0x17FE	0xE007    B	L_Draw_Rectangle116
L_Draw_Rectangle115:
;ssd1306.c, 549 :: 		xmin = x2;
0x1800	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1804	0xF88D4004  STRB	R4, [SP, #4]
;ssd1306.c, 550 :: 		xmax = x1;
0x1808	0xF9BD4008  LDRSH	R4, [SP, #8]
0x180C	0xF88D4005  STRB	R4, [SP, #5]
;ssd1306.c, 551 :: 		}
L_Draw_Rectangle116:
;ssd1306.c, 553 :: 		if(y1 < y2)
0x1810	0xF9BD5014  LDRSH	R5, [SP, #20]
0x1814	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1818	0x42AC    CMP	R4, R5
0x181A	0xDA08    BGE	L_Draw_Rectangle117
;ssd1306.c, 555 :: 		ymin = y1;
0x181C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1820	0xF88D4006  STRB	R4, [SP, #6]
;ssd1306.c, 556 :: 		ymax = y2;
0x1824	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1828	0xF88D4007  STRB	R4, [SP, #7]
;ssd1306.c, 557 :: 		}
0x182C	0xE007    B	L_Draw_Rectangle118
L_Draw_Rectangle117:
;ssd1306.c, 560 :: 		ymin = y2;
0x182E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1832	0xF88D4006  STRB	R4, [SP, #6]
;ssd1306.c, 561 :: 		ymax = y1;
0x1836	0xF9BD400C  LDRSH	R4, [SP, #12]
0x183A	0xF88D4007  STRB	R4, [SP, #7]
;ssd1306.c, 562 :: 		}
L_Draw_Rectangle118:
;ssd1306.c, 564 :: 		for(; xmin <= xmax; ++xmin)
L_Draw_Rectangle119:
0x183E	0xF89D5005  LDRB	R5, [SP, #5]
0x1842	0xF89D4004  LDRB	R4, [SP, #4]
0x1846	0x42AC    CMP	R4, R5
0x1848	0xD819    BHI	L_Draw_Rectangle120
;ssd1306.c, 566 :: 		for(i = ymin; i <= ymax; ++i)
; i start address is: 48 (R12)
0x184A	0xF89DC006  LDRB	R12, [SP, #6]
; i end address is: 48 (R12)
L_Draw_Rectangle122:
; i start address is: 48 (R12)
0x184E	0xF89D4007  LDRB	R4, [SP, #7]
0x1852	0x45A4    CMP	R12, R4
0x1854	0xD80D    BHI	L_Draw_Rectangle123
;ssd1306.c, 568 :: 		Draw_Pixel(xmin, i, colour);
0x1856	0xF89D201C  LDRB	R2, [SP, #28]
0x185A	0xFA5FF18C  UXTB	R1, R12
0x185E	0xF89D0004  LDRB	R0, [SP, #4]
0x1862	0xF7FFFBF9  BL	_Draw_Pixel+0
;ssd1306.c, 566 :: 		for(i = ymin; i <= ymax; ++i)
0x1866	0xF10C0401  ADD	R4, R12, #1
; i end address is: 48 (R12)
; i start address is: 0 (R0)
0x186A	0xB2E0    UXTB	R0, R4
;ssd1306.c, 569 :: 		}
0x186C	0xFA5FFC80  UXTB	R12, R0
; i end address is: 0 (R0)
0x1870	0xE7ED    B	L_Draw_Rectangle122
L_Draw_Rectangle123:
;ssd1306.c, 564 :: 		for(; xmin <= xmax; ++xmin)
0x1872	0xF89D4004  LDRB	R4, [SP, #4]
0x1876	0x1C64    ADDS	R4, R4, #1
0x1878	0xF88D4004  STRB	R4, [SP, #4]
;ssd1306.c, 570 :: 		}
0x187C	0xE7DF    B	L_Draw_Rectangle119
L_Draw_Rectangle120:
;ssd1306.c, 571 :: 		}
0x187E	0xE037    B	L_Draw_Rectangle125
L_Draw_Rectangle114:
;ssd1306.c, 575 :: 		Draw_Line(x1, y1, x2, y1, colour);
0x1880	0xF89D401C  LDRB	R4, [SP, #28]
0x1884	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1888	0xF9BD2010  LDRSH	R2, [SP, #16]
0x188C	0xF9BD100C  LDRSH	R1, [SP, #12]
0x1890	0xF9BD0008  LDRSH	R0, [SP, #8]
0x1894	0xB410    PUSH	(R4)
0x1896	0xF000F91B  BL	_Draw_Line+0
0x189A	0xB001    ADD	SP, SP, #4
;ssd1306.c, 576 :: 		Draw_Line(x1, y2, x2, y2, colour);
0x189C	0xF89D401C  LDRB	R4, [SP, #28]
0x18A0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18A4	0xF9BD2010  LDRSH	R2, [SP, #16]
0x18A8	0xF9BD1014  LDRSH	R1, [SP, #20]
0x18AC	0xF9BD0008  LDRSH	R0, [SP, #8]
0x18B0	0xB410    PUSH	(R4)
0x18B2	0xF000F90D  BL	_Draw_Line+0
0x18B6	0xB001    ADD	SP, SP, #4
;ssd1306.c, 577 :: 		Draw_Line(x1, y1, x1, y2, colour);
0x18B8	0xF89D401C  LDRB	R4, [SP, #28]
0x18BC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18C0	0xF9BD2008  LDRSH	R2, [SP, #8]
0x18C4	0xF9BD100C  LDRSH	R1, [SP, #12]
0x18C8	0xF9BD0008  LDRSH	R0, [SP, #8]
0x18CC	0xB410    PUSH	(R4)
0x18CE	0xF000F8FF  BL	_Draw_Line+0
0x18D2	0xB001    ADD	SP, SP, #4
;ssd1306.c, 578 :: 		Draw_Line(x2, y1, x2, y2, colour);
0x18D4	0xF89D401C  LDRB	R4, [SP, #28]
0x18D8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18DC	0xF9BD2010  LDRSH	R2, [SP, #16]
0x18E0	0xF9BD100C  LDRSH	R1, [SP, #12]
0x18E4	0xF9BD0010  LDRSH	R0, [SP, #16]
0x18E8	0xB410    PUSH	(R4)
0x18EA	0xF000F8F1  BL	_Draw_Line+0
0x18EE	0xB001    ADD	SP, SP, #4
;ssd1306.c, 579 :: 		}
L_Draw_Rectangle125:
;ssd1306.c, 581 :: 		if(type != SQUARE)
0x18F0	0xF89D4020  LDRB	R4, [SP, #32]
0x18F4	0xB33C    CBZ	R4, L_Draw_Rectangle126
;ssd1306.c, 583 :: 		Draw_Pixel(x1, y1, ~colour);
0x18F6	0xF89D401C  LDRB	R4, [SP, #28]
0x18FA	0x43E4    MVN	R4, R4
0x18FC	0xB2E2    UXTB	R2, R4
0x18FE	0xF9BD100C  LDRSH	R1, [SP, #12]
0x1902	0xF9BD0008  LDRSH	R0, [SP, #8]
0x1906	0xF7FFFBA7  BL	_Draw_Pixel+0
;ssd1306.c, 584 :: 		Draw_Pixel(x1, y2, ~colour);
0x190A	0xF89D401C  LDRB	R4, [SP, #28]
0x190E	0x43E4    MVN	R4, R4
0x1910	0xB2E2    UXTB	R2, R4
0x1912	0xF9BD1014  LDRSH	R1, [SP, #20]
0x1916	0xF9BD0008  LDRSH	R0, [SP, #8]
0x191A	0xF7FFFB9D  BL	_Draw_Pixel+0
;ssd1306.c, 585 :: 		Draw_Pixel(x2, y1, ~colour);
0x191E	0xF89D401C  LDRB	R4, [SP, #28]
0x1922	0x43E4    MVN	R4, R4
0x1924	0xB2E2    UXTB	R2, R4
0x1926	0xF9BD100C  LDRSH	R1, [SP, #12]
0x192A	0xF9BD0010  LDRSH	R0, [SP, #16]
0x192E	0xF7FFFB93  BL	_Draw_Pixel+0
;ssd1306.c, 586 :: 		Draw_Pixel(x2, y2, ~colour);
0x1932	0xF89D401C  LDRB	R4, [SP, #28]
0x1936	0x43E4    MVN	R4, R4
0x1938	0xB2E2    UXTB	R2, R4
0x193A	0xF9BD1014  LDRSH	R1, [SP, #20]
0x193E	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1942	0xF7FFFB89  BL	_Draw_Pixel+0
;ssd1306.c, 587 :: 		}
L_Draw_Rectangle126:
;ssd1306.c, 588 :: 		}
L_end_Draw_Rectangle:
0x1946	0xF8DDE000  LDR	LR, [SP, #0]
0x194A	0xB006    ADD	SP, SP, #24
0x194C	0x4770    BX	LR
; end of _Draw_Rectangle
_OLED_print_float:
;ssd1306.c, 390 :: 		void OLED_print_float(unsigned char x_pos, unsigned char y_pos, float value, unsigned char points)
; points start address is: 8 (R2)
; value start address is: 0 (S0)
; y_pos start address is: 4 (R1)
0x163C	0xB085    SUB	SP, SP, #20
0x163E	0xF8CDE000  STR	LR, [SP, #0]
; x_pos start address is: 0 (R0)
0x1642	0xEEB01A40  VMOV.F32	S2, S0
; points end address is: 8 (R2)
; value end address is: 0 (S0)
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
; x_pos start address is: 0 (R0)
; y_pos start address is: 4 (R1)
; value start address is: 8 (S2)
; points start address is: 8 (R2)
;ssd1306.c, 392 :: 		signed long tmp = 0x00;
;ssd1306.c, 394 :: 		tmp = value;
0x1646	0xEEBD0A41  VCVT.S32.F32	S0, S2
0x164A	0xEE103A10  VMOV	R3, S0
; tmp start address is: 16 (R4)
0x164E	0x461C    MOV	R4, R3
;ssd1306.c, 395 :: 		OLED_print_int(x_pos, y_pos, tmp);
0x1650	0x9401    STR	R4, [SP, #4]
0x1652	0xF88D2008  STRB	R2, [SP, #8]
0x1656	0xF88D100C  STRB	R1, [SP, #12]
0x165A	0xF88D0010  STRB	R0, [SP, #16]
0x165E	0x461A    MOV	R2, R3
0x1660	0xF7FFFA8E  BL	_OLED_print_int+0
0x1664	0xF89D0010  LDRB	R0, [SP, #16]
0x1668	0xF89D100C  LDRB	R1, [SP, #12]
0x166C	0xF89D2008  LDRB	R2, [SP, #8]
0x1670	0x9C01    LDR	R4, [SP, #4]
;ssd1306.c, 396 :: 		tmp = ((value - tmp) * 10000);
0x1672	0xEE004A10  VMOV	S0, R4
0x1676	0xEEB80AC0  VCVT.F32.S32	S0, S0
; tmp end address is: 16 (R4)
0x167A	0xEE710A40  VSUB.F32	S1, S2, S0
0x167E	0x4B49    LDR	R3, [PC, #292]
0x1680	0xEE003A10  VMOV	S0, R3
0x1684	0xEE200A80  VMUL.F32	S0, S1, S0
0x1688	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x168C	0xEE103A10  VMOV	R3, S0
; tmp start address is: 16 (R4)
0x1690	0x461C    MOV	R4, R3
;ssd1306.c, 398 :: 		if(tmp < 0)
0x1692	0x2B00    CMP	R3, #0
0x1694	0xDA01    BGE	L__OLED_print_float179
;ssd1306.c, 400 :: 		tmp = -tmp;
0x1696	0x4264    RSBS	R4, R4, #0
; tmp end address is: 16 (R4)
;ssd1306.c, 401 :: 		}
0x1698	0xE7FF    B	L_OLED_print_float80
L__OLED_print_float179:
;ssd1306.c, 398 :: 		if(tmp < 0)
;ssd1306.c, 401 :: 		}
L_OLED_print_float80:
;ssd1306.c, 403 :: 		if((value >= 10000) && (value < 100000))
; tmp start address is: 16 (R4)
0x169A	0x4B42    LDR	R3, [PC, #264]
0x169C	0xEE003A10  VMOV	S0, R3
0x16A0	0xEEB41AC0  VCMPE.F32	S2, S0
0x16A4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16A8	0xDB0F    BLT	L__OLED_print_float172
0x16AA	0x4B3F    LDR	R3, [PC, #252]
0x16AC	0xEE003A10  VMOV	S0, R3
0x16B0	0xEEB41AC0  VCMPE.F32	S2, S0
0x16B4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16B8	0xDA07    BGE	L__OLED_print_float171
; value end address is: 8 (S2)
L__OLED_print_float170:
;ssd1306.c, 405 :: 		OLED_print_decimal((x_pos + 36), y_pos, tmp, points);
0x16BA	0xF2000324  ADDW	R3, R0, #36
; x_pos end address is: 0 (R0)
; points end address is: 8 (R2)
0x16BE	0xB2D8    UXTB	R0, R3
; tmp end address is: 16 (R4)
0x16C0	0xB2D3    UXTB	R3, R2
; y_pos end address is: 4 (R1)
0x16C2	0xB2A2    UXTH	R2, R4
0x16C4	0xF7FFFC10  BL	_OLED_print_decimal+0
;ssd1306.c, 406 :: 		}
0x16C8	0xE068    B	L_OLED_print_float84
;ssd1306.c, 403 :: 		if((value >= 10000) && (value < 100000))
L__OLED_print_float172:
; tmp start address is: 16 (R4)
; points start address is: 8 (R2)
; value start address is: 8 (S2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
L__OLED_print_float171:
;ssd1306.c, 407 :: 		else if((value >= 1000) && (value < 10000))
0x16CA	0x4B38    LDR	R3, [PC, #224]
0x16CC	0xEE003A10  VMOV	S0, R3
0x16D0	0xEEB41AC0  VCMPE.F32	S2, S0
0x16D4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16D8	0xDB0F    BLT	L__OLED_print_float174
0x16DA	0x4B32    LDR	R3, [PC, #200]
0x16DC	0xEE003A10  VMOV	S0, R3
0x16E0	0xEEB41AC0  VCMPE.F32	S2, S0
0x16E4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x16E8	0xDA07    BGE	L__OLED_print_float173
; value end address is: 8 (S2)
L__OLED_print_float169:
;ssd1306.c, 409 :: 		OLED_print_decimal((x_pos + 30), y_pos, tmp, points);
0x16EA	0xF200031E  ADDW	R3, R0, #30
; x_pos end address is: 0 (R0)
; points end address is: 8 (R2)
0x16EE	0xB2D8    UXTB	R0, R3
; tmp end address is: 16 (R4)
0x16F0	0xB2D3    UXTB	R3, R2
; y_pos end address is: 4 (R1)
0x16F2	0xB2A2    UXTH	R2, R4
0x16F4	0xF7FFFBF8  BL	_OLED_print_decimal+0
;ssd1306.c, 410 :: 		}
0x16F8	0xE050    B	L_OLED_print_float88
;ssd1306.c, 407 :: 		else if((value >= 1000) && (value < 10000))
L__OLED_print_float174:
; tmp start address is: 16 (R4)
; points start address is: 8 (R2)
; value start address is: 8 (S2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
L__OLED_print_float173:
;ssd1306.c, 411 :: 		else if((value >= 100) && (value < 1000))
0x16FA	0x4B2D    LDR	R3, [PC, #180]
0x16FC	0xEE003A10  VMOV	S0, R3
0x1700	0xEEB41AC0  VCMPE.F32	S2, S0
0x1704	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1708	0xDB0F    BLT	L__OLED_print_float176
0x170A	0x4B28    LDR	R3, [PC, #160]
0x170C	0xEE003A10  VMOV	S0, R3
0x1710	0xEEB41AC0  VCMPE.F32	S2, S0
0x1714	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1718	0xDA07    BGE	L__OLED_print_float175
; value end address is: 8 (S2)
L__OLED_print_float168:
;ssd1306.c, 413 :: 		OLED_print_decimal((x_pos + 24), y_pos, tmp, points);
0x171A	0xF2000318  ADDW	R3, R0, #24
; x_pos end address is: 0 (R0)
; points end address is: 8 (R2)
0x171E	0xB2D8    UXTB	R0, R3
; tmp end address is: 16 (R4)
0x1720	0xB2D3    UXTB	R3, R2
; y_pos end address is: 4 (R1)
0x1722	0xB2A2    UXTH	R2, R4
0x1724	0xF7FFFBE0  BL	_OLED_print_decimal+0
;ssd1306.c, 414 :: 		}
0x1728	0xE038    B	L_OLED_print_float92
;ssd1306.c, 411 :: 		else if((value >= 100) && (value < 1000))
L__OLED_print_float176:
; tmp start address is: 16 (R4)
; points start address is: 8 (R2)
; value start address is: 8 (S2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
L__OLED_print_float175:
;ssd1306.c, 415 :: 		else if((value >= 10) && (value < 100))
0x172A	0xEEB20A04  VMOV.F32	S0, #10
0x172E	0xEEB41AC0  VCMPE.F32	S2, S0
0x1732	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1736	0xDB0F    BLT	L__OLED_print_float178
0x1738	0x4B1D    LDR	R3, [PC, #116]
0x173A	0xEE003A10  VMOV	S0, R3
0x173E	0xEEB41AC0  VCMPE.F32	S2, S0
0x1742	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1746	0xDA07    BGE	L__OLED_print_float177
; value end address is: 8 (S2)
L__OLED_print_float167:
;ssd1306.c, 417 :: 		OLED_print_decimal((x_pos + 18), y_pos, tmp, points);
0x1748	0xF2000312  ADDW	R3, R0, #18
; x_pos end address is: 0 (R0)
; points end address is: 8 (R2)
0x174C	0xB2D8    UXTB	R0, R3
; tmp end address is: 16 (R4)
0x174E	0xB2D3    UXTB	R3, R2
; y_pos end address is: 4 (R1)
0x1750	0xB2A2    UXTH	R2, R4
0x1752	0xF7FFFBC9  BL	_OLED_print_decimal+0
;ssd1306.c, 418 :: 		}
0x1756	0xE021    B	L_OLED_print_float96
;ssd1306.c, 415 :: 		else if((value >= 10) && (value < 100))
L__OLED_print_float178:
; tmp start address is: 16 (R4)
; points start address is: 8 (R2)
; value start address is: 8 (S2)
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
L__OLED_print_float177:
;ssd1306.c, 419 :: 		else if(value < 10)
0x1758	0xEEB20A04  VMOV.F32	S0, #10
0x175C	0xEEB41AC0  VCMPE.F32	S2, S0
0x1760	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1764	0xDA1A    BGE	L_OLED_print_float97
;ssd1306.c, 421 :: 		OLED_print_decimal((x_pos + 12), y_pos, tmp, points);
0x1766	0xF200030C  ADDW	R3, R0, #12
0x176A	0xF88D1004  STRB	R1, [SP, #4]
; points end address is: 8 (R2)
0x176E	0xF88D0008  STRB	R0, [SP, #8]
0x1772	0xB2D8    UXTB	R0, R3
; tmp end address is: 16 (R4)
0x1774	0xB2D3    UXTB	R3, R2
0x1776	0xB2A2    UXTH	R2, R4
0x1778	0xF7FFFBB6  BL	_OLED_print_decimal+0
0x177C	0xF89D0008  LDRB	R0, [SP, #8]
0x1780	0xF89D1004  LDRB	R1, [SP, #4]
;ssd1306.c, 422 :: 		if(value < 0)
0x1784	0xEEB51AC0  VCMPE.F32	S2, #0.0
0x1788	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x178C	0xDA03    BGE	L_OLED_print_float98
; value end address is: 8 (S2)
;ssd1306.c, 424 :: 		OLED_print_char(x_pos, y_pos, '-');
0x178E	0x222D    MOVS	R2, #45
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
0x1790	0xF7FFF922  BL	_OLED_print_char+0
;ssd1306.c, 425 :: 		}
0x1794	0xE002    B	L_OLED_print_float99
L_OLED_print_float98:
;ssd1306.c, 428 :: 		OLED_print_char(x_pos, y_pos, ' ');
; y_pos start address is: 4 (R1)
; x_pos start address is: 0 (R0)
0x1796	0x2220    MOVS	R2, #32
; y_pos end address is: 4 (R1)
; x_pos end address is: 0 (R0)
0x1798	0xF7FFF91E  BL	_OLED_print_char+0
;ssd1306.c, 429 :: 		}
L_OLED_print_float99:
;ssd1306.c, 430 :: 		}
L_OLED_print_float97:
L_OLED_print_float96:
L_OLED_print_float92:
L_OLED_print_float88:
L_OLED_print_float84:
;ssd1306.c, 431 :: 		}
L_end_OLED_print_float:
0x179C	0xF8DDE000  LDR	LR, [SP, #0]
0x17A0	0xB005    ADD	SP, SP, #20
0x17A2	0x4770    BX	LR
0x17A4	0x4000461C  	#1176256512
0x17A8	0x500047C3  	#1203982336
0x17AC	0x0000447A  	#1148846080
0x17B0	0x000042C8  	#1120403456
; end of _OLED_print_float
_OLED_print_int:
;ssd1306.c, 274 :: 		void OLED_print_int(unsigned char x_pos, unsigned char y_pos, signed long value)
; value start address is: 8 (R2)
; x_pos start address is: 0 (R0)
0x0B80	0xB083    SUB	SP, SP, #12
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
0x0B86	0xFA5FFC80  UXTB	R12, R0
0x0B8A	0x4610    MOV	R0, R2
0x0B8C	0xF88D1008  STRB	R1, [SP, #8]
; value end address is: 8 (R2)
; x_pos end address is: 0 (R0)
; x_pos start address is: 48 (R12)
; value start address is: 0 (R0)
;ssd1306.c, 276 :: 		unsigned char ch = 0x00;
;ssd1306.c, 278 :: 		if(value < 0)
0x0B90	0x2800    CMP	R0, #0
0x0B92	0xDA0C    BGE	L_OLED_print_int61
;ssd1306.c, 280 :: 		OLED_print_char(x_pos, y_pos, '-');
0x0B94	0x9001    STR	R0, [SP, #4]
0x0B96	0x222D    MOVS	R2, #45
0x0B98	0xF89D1008  LDRB	R1, [SP, #8]
0x0B9C	0xFA5FF08C  UXTB	R0, R12
0x0BA0	0xF7FFFF1A  BL	_OLED_print_char+0
0x0BA4	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 281 :: 		value = -value;
0x0BA6	0x4243    RSBS	R3, R0, #0
; value end address is: 0 (R0)
; value start address is: 4 (R1)
0x0BA8	0x4619    MOV	R1, R3
;ssd1306.c, 282 :: 		}
0x0BAA	0x4608    MOV	R0, R1
; value end address is: 4 (R1)
0x0BAC	0xE008    B	L_OLED_print_int62
L_OLED_print_int61:
;ssd1306.c, 285 :: 		OLED_print_char(x_pos, y_pos,' ');
; value start address is: 0 (R0)
0x0BAE	0x9001    STR	R0, [SP, #4]
0x0BB0	0x2220    MOVS	R2, #32
0x0BB2	0xF89D1008  LDRB	R1, [SP, #8]
0x0BB6	0xFA5FF08C  UXTB	R0, R12
0x0BBA	0xF7FFFF0D  BL	_OLED_print_char+0
; value end address is: 0 (R0)
0x0BBE	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 286 :: 		}
L_OLED_print_int62:
;ssd1306.c, 288 :: 		if(value > 9999)
; value start address is: 0 (R0)
0x0BC0	0xF242730F  MOVW	R3, #9999
0x0BC4	0x4298    CMP	R0, R3
0x0BC6	0xDD63    BLE	L_OLED_print_int63
;ssd1306.c, 290 :: 		ch = (value / 10000);
0x0BC8	0xF2427310  MOVW	R3, #10000
0x0BCC	0xFB90F3F3  SDIV	R3, R0, R3
;ssd1306.c, 291 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0BD0	0xB2DB    UXTB	R3, R3
0x0BD2	0xF2030430  ADDW	R4, R3, #48
0x0BD6	0xF10C0306  ADD	R3, R12, #6
0x0BDA	0x9001    STR	R0, [SP, #4]
0x0BDC	0xB2E2    UXTB	R2, R4
0x0BDE	0xF89D1008  LDRB	R1, [SP, #8]
0x0BE2	0xB2D8    UXTB	R0, R3
0x0BE4	0xF7FFFEF8  BL	_OLED_print_char+0
0x0BE8	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 293 :: 		ch = ((value % 10000)/ 1000);
0x0BEA	0xF2427310  MOVW	R3, #10000
0x0BEE	0xFB90F4F3  SDIV	R4, R0, R3
0x0BF2	0xFB030414  MLS	R4, R3, R4, R0
0x0BF6	0xF24033E8  MOVW	R3, #1000
0x0BFA	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 294 :: 		OLED_print_char((x_pos + 12), y_pos , (48 + ch));
0x0BFE	0xB2DB    UXTB	R3, R3
0x0C00	0xF2030430  ADDW	R4, R3, #48
0x0C04	0xF10C030C  ADD	R3, R12, #12
0x0C08	0x9001    STR	R0, [SP, #4]
0x0C0A	0xB2E2    UXTB	R2, R4
0x0C0C	0xF89D1008  LDRB	R1, [SP, #8]
0x0C10	0xB2D8    UXTB	R0, R3
0x0C12	0xF7FFFEE1  BL	_OLED_print_char+0
0x0C16	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 296 :: 		ch = ((value % 1000) / 100);
0x0C18	0xF24033E8  MOVW	R3, #1000
0x0C1C	0xFB90F4F3  SDIV	R4, R0, R3
0x0C20	0xFB030414  MLS	R4, R3, R4, R0
0x0C24	0x2364    MOVS	R3, #100
0x0C26	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 297 :: 		OLED_print_char((x_pos + 18), y_pos , (48 + ch));
0x0C2A	0xB2DB    UXTB	R3, R3
0x0C2C	0xF2030430  ADDW	R4, R3, #48
0x0C30	0xF10C0312  ADD	R3, R12, #18
0x0C34	0x9001    STR	R0, [SP, #4]
0x0C36	0xB2E2    UXTB	R2, R4
0x0C38	0xF89D1008  LDRB	R1, [SP, #8]
0x0C3C	0xB2D8    UXTB	R0, R3
0x0C3E	0xF7FFFECB  BL	_OLED_print_char+0
0x0C42	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 299 :: 		ch = ((value % 100) / 10);
0x0C44	0x2364    MOVS	R3, #100
0x0C46	0xFB90F4F3  SDIV	R4, R0, R3
0x0C4A	0xFB030414  MLS	R4, R3, R4, R0
0x0C4E	0x230A    MOVS	R3, #10
0x0C50	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 300 :: 		OLED_print_char((x_pos + 24), y_pos , (48 + ch));
0x0C54	0xB2DB    UXTB	R3, R3
0x0C56	0xF2030430  ADDW	R4, R3, #48
0x0C5A	0xF10C0318  ADD	R3, R12, #24
0x0C5E	0x9001    STR	R0, [SP, #4]
0x0C60	0xB2E2    UXTB	R2, R4
0x0C62	0xF89D1008  LDRB	R1, [SP, #8]
0x0C66	0xB2D8    UXTB	R0, R3
0x0C68	0xF7FFFEB6  BL	_OLED_print_char+0
0x0C6C	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 302 :: 		ch = (value % 10);
0x0C6E	0x240A    MOVS	R4, #10
0x0C70	0xFB90F3F4  SDIV	R3, R0, R4
0x0C74	0xFB040313  MLS	R3, R4, R3, R0
; value end address is: 0 (R0)
;ssd1306.c, 303 :: 		OLED_print_char((x_pos + 30), y_pos , (48 + ch));
0x0C78	0xB2DB    UXTB	R3, R3
0x0C7A	0xF2030430  ADDW	R4, R3, #48
0x0C7E	0xF10C031E  ADD	R3, R12, #30
; x_pos end address is: 48 (R12)
0x0C82	0xB2E2    UXTB	R2, R4
0x0C84	0xF89D1008  LDRB	R1, [SP, #8]
0x0C88	0xB2D8    UXTB	R0, R3
0x0C8A	0xF7FFFEA5  BL	_OLED_print_char+0
;ssd1306.c, 304 :: 		}
0x0C8E	0xE126    B	L_OLED_print_int64
L_OLED_print_int63:
;ssd1306.c, 306 :: 		else if((value > 999) && (value <= 9999))
; value start address is: 0 (R0)
; x_pos start address is: 48 (R12)
0x0C90	0xF24033E7  MOVW	R3, #999
0x0C94	0x4298    CMP	R0, R3
0x0C96	0xDD5E    BLE	L__OLED_print_int162
0x0C98	0xF242730F  MOVW	R3, #9999
0x0C9C	0x4298    CMP	R0, R3
0x0C9E	0xDC5A    BGT	L__OLED_print_int161
L__OLED_print_int160:
;ssd1306.c, 308 :: 		ch = ((value % 10000)/ 1000);
0x0CA0	0xF2427310  MOVW	R3, #10000
0x0CA4	0xFB90F4F3  SDIV	R4, R0, R3
0x0CA8	0xFB030414  MLS	R4, R3, R4, R0
0x0CAC	0xF24033E8  MOVW	R3, #1000
0x0CB0	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 309 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0CB4	0xB2DB    UXTB	R3, R3
0x0CB6	0xF2030430  ADDW	R4, R3, #48
0x0CBA	0xF10C0306  ADD	R3, R12, #6
0x0CBE	0x9001    STR	R0, [SP, #4]
0x0CC0	0xB2E2    UXTB	R2, R4
0x0CC2	0xF89D1008  LDRB	R1, [SP, #8]
0x0CC6	0xB2D8    UXTB	R0, R3
0x0CC8	0xF7FFFE86  BL	_OLED_print_char+0
0x0CCC	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 311 :: 		ch = ((value % 1000) / 100);
0x0CCE	0xF24033E8  MOVW	R3, #1000
0x0CD2	0xFB90F4F3  SDIV	R4, R0, R3
0x0CD6	0xFB030414  MLS	R4, R3, R4, R0
0x0CDA	0x2364    MOVS	R3, #100
0x0CDC	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 312 :: 		OLED_print_char((x_pos + 12), y_pos , (48 + ch));
0x0CE0	0xB2DB    UXTB	R3, R3
0x0CE2	0xF2030430  ADDW	R4, R3, #48
0x0CE6	0xF10C030C  ADD	R3, R12, #12
0x0CEA	0x9001    STR	R0, [SP, #4]
0x0CEC	0xB2E2    UXTB	R2, R4
0x0CEE	0xF89D1008  LDRB	R1, [SP, #8]
0x0CF2	0xB2D8    UXTB	R0, R3
0x0CF4	0xF7FFFE70  BL	_OLED_print_char+0
0x0CF8	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 314 :: 		ch = ((value % 100) / 10);
0x0CFA	0x2364    MOVS	R3, #100
0x0CFC	0xFB90F4F3  SDIV	R4, R0, R3
0x0D00	0xFB030414  MLS	R4, R3, R4, R0
0x0D04	0x230A    MOVS	R3, #10
0x0D06	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 315 :: 		OLED_print_char((x_pos + 18), y_pos , (48 + ch));
0x0D0A	0xB2DB    UXTB	R3, R3
0x0D0C	0xF2030430  ADDW	R4, R3, #48
0x0D10	0xF10C0312  ADD	R3, R12, #18
0x0D14	0x9001    STR	R0, [SP, #4]
0x0D16	0xB2E2    UXTB	R2, R4
0x0D18	0xF89D1008  LDRB	R1, [SP, #8]
0x0D1C	0xB2D8    UXTB	R0, R3
0x0D1E	0xF7FFFE5B  BL	_OLED_print_char+0
0x0D22	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 317 :: 		ch = (value % 10);
0x0D24	0x240A    MOVS	R4, #10
0x0D26	0xFB90F3F4  SDIV	R3, R0, R4
0x0D2A	0xFB040313  MLS	R3, R4, R3, R0
; value end address is: 0 (R0)
;ssd1306.c, 318 :: 		OLED_print_char((x_pos + 24), y_pos , (48 + ch));
0x0D2E	0xB2DB    UXTB	R3, R3
0x0D30	0xF2030430  ADDW	R4, R3, #48
0x0D34	0xF10C0318  ADD	R3, R12, #24
0x0D38	0xB2E2    UXTB	R2, R4
0x0D3A	0xF89D1008  LDRB	R1, [SP, #8]
0x0D3E	0xB2D8    UXTB	R0, R3
0x0D40	0xF7FFFE4A  BL	_OLED_print_char+0
;ssd1306.c, 319 :: 		OLED_print_char((x_pos + 30), y_pos , 32);
0x0D44	0xF10C031E  ADD	R3, R12, #30
; x_pos end address is: 48 (R12)
0x0D48	0x2220    MOVS	R2, #32
0x0D4A	0xF89D1008  LDRB	R1, [SP, #8]
0x0D4E	0xB2D8    UXTB	R0, R3
0x0D50	0xF7FFFE42  BL	_OLED_print_char+0
;ssd1306.c, 320 :: 		}
0x0D54	0xE0C3    B	L_OLED_print_int68
;ssd1306.c, 306 :: 		else if((value > 999) && (value <= 9999))
L__OLED_print_int162:
; value start address is: 0 (R0)
; x_pos start address is: 48 (R12)
L__OLED_print_int161:
;ssd1306.c, 321 :: 		else if((value > 99) && (value <= 999))
0x0D56	0x2863    CMP	R0, #99
0x0D58	0xDD4F    BLE	L__OLED_print_int164
0x0D5A	0xF24033E7  MOVW	R3, #999
0x0D5E	0x4298    CMP	R0, R3
0x0D60	0xDC4B    BGT	L__OLED_print_int163
L__OLED_print_int159:
;ssd1306.c, 323 :: 		ch = ((value % 1000) / 100);
0x0D62	0xF24033E8  MOVW	R3, #1000
0x0D66	0xFB90F4F3  SDIV	R4, R0, R3
0x0D6A	0xFB030414  MLS	R4, R3, R4, R0
0x0D6E	0x2364    MOVS	R3, #100
0x0D70	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 324 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0D74	0xB2DB    UXTB	R3, R3
0x0D76	0xF2030430  ADDW	R4, R3, #48
0x0D7A	0xF10C0306  ADD	R3, R12, #6
0x0D7E	0x9001    STR	R0, [SP, #4]
0x0D80	0xB2E2    UXTB	R2, R4
0x0D82	0xF89D1008  LDRB	R1, [SP, #8]
0x0D86	0xB2D8    UXTB	R0, R3
0x0D88	0xF7FFFE26  BL	_OLED_print_char+0
0x0D8C	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 326 :: 		ch = ((value % 100) / 10);
0x0D8E	0x2364    MOVS	R3, #100
0x0D90	0xFB90F4F3  SDIV	R4, R0, R3
0x0D94	0xFB030414  MLS	R4, R3, R4, R0
0x0D98	0x230A    MOVS	R3, #10
0x0D9A	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 327 :: 		OLED_print_char((x_pos + 12), y_pos , (48 + ch));
0x0D9E	0xB2DB    UXTB	R3, R3
0x0DA0	0xF2030430  ADDW	R4, R3, #48
0x0DA4	0xF10C030C  ADD	R3, R12, #12
0x0DA8	0x9001    STR	R0, [SP, #4]
0x0DAA	0xB2E2    UXTB	R2, R4
0x0DAC	0xF89D1008  LDRB	R1, [SP, #8]
0x0DB0	0xB2D8    UXTB	R0, R3
0x0DB2	0xF7FFFE11  BL	_OLED_print_char+0
0x0DB6	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 329 :: 		ch = (value % 10);
0x0DB8	0x240A    MOVS	R4, #10
0x0DBA	0xFB90F3F4  SDIV	R3, R0, R4
0x0DBE	0xFB040313  MLS	R3, R4, R3, R0
; value end address is: 0 (R0)
;ssd1306.c, 330 :: 		OLED_print_char((x_pos + 18), y_pos , (48 + ch));
0x0DC2	0xB2DB    UXTB	R3, R3
0x0DC4	0xF2030430  ADDW	R4, R3, #48
0x0DC8	0xF10C0312  ADD	R3, R12, #18
0x0DCC	0xB2E2    UXTB	R2, R4
0x0DCE	0xF89D1008  LDRB	R1, [SP, #8]
0x0DD2	0xB2D8    UXTB	R0, R3
0x0DD4	0xF7FFFE00  BL	_OLED_print_char+0
;ssd1306.c, 331 :: 		OLED_print_char((x_pos + 24), y_pos , 32);
0x0DD8	0xF10C0318  ADD	R3, R12, #24
0x0DDC	0x2220    MOVS	R2, #32
0x0DDE	0xF89D1008  LDRB	R1, [SP, #8]
0x0DE2	0xB2D8    UXTB	R0, R3
0x0DE4	0xF7FFFDF8  BL	_OLED_print_char+0
;ssd1306.c, 332 :: 		OLED_print_char((x_pos + 30), y_pos , 32);
0x0DE8	0xF10C031E  ADD	R3, R12, #30
; x_pos end address is: 48 (R12)
0x0DEC	0x2220    MOVS	R2, #32
0x0DEE	0xF89D1008  LDRB	R1, [SP, #8]
0x0DF2	0xB2D8    UXTB	R0, R3
0x0DF4	0xF7FFFDF0  BL	_OLED_print_char+0
;ssd1306.c, 333 :: 		}
0x0DF8	0xE071    B	L_OLED_print_int72
;ssd1306.c, 321 :: 		else if((value > 99) && (value <= 999))
L__OLED_print_int164:
; value start address is: 0 (R0)
; x_pos start address is: 48 (R12)
L__OLED_print_int163:
;ssd1306.c, 334 :: 		else if((value > 9) && (value <= 99))
0x0DFA	0x2809    CMP	R0, #9
0x0DFC	0xDD3F    BLE	L__OLED_print_int166
0x0DFE	0x2863    CMP	R0, #99
0x0E00	0xDC3D    BGT	L__OLED_print_int165
L__OLED_print_int158:
;ssd1306.c, 336 :: 		ch = ((value % 100) / 10);
0x0E02	0x2364    MOVS	R3, #100
0x0E04	0xFB90F4F3  SDIV	R4, R0, R3
0x0E08	0xFB030414  MLS	R4, R3, R4, R0
0x0E0C	0x230A    MOVS	R3, #10
0x0E0E	0xFB94F3F3  SDIV	R3, R4, R3
;ssd1306.c, 337 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0E12	0xB2DB    UXTB	R3, R3
0x0E14	0xF2030430  ADDW	R4, R3, #48
0x0E18	0xF10C0306  ADD	R3, R12, #6
0x0E1C	0x9001    STR	R0, [SP, #4]
0x0E1E	0xB2E2    UXTB	R2, R4
0x0E20	0xF89D1008  LDRB	R1, [SP, #8]
0x0E24	0xB2D8    UXTB	R0, R3
0x0E26	0xF7FFFDD7  BL	_OLED_print_char+0
0x0E2A	0x9801    LDR	R0, [SP, #4]
;ssd1306.c, 339 :: 		ch = (value % 10);
0x0E2C	0x240A    MOVS	R4, #10
0x0E2E	0xFB90F3F4  SDIV	R3, R0, R4
0x0E32	0xFB040313  MLS	R3, R4, R3, R0
; value end address is: 0 (R0)
;ssd1306.c, 340 :: 		OLED_print_char((x_pos + 12), y_pos , (48 + ch));
0x0E36	0xB2DB    UXTB	R3, R3
0x0E38	0xF2030430  ADDW	R4, R3, #48
0x0E3C	0xF10C030C  ADD	R3, R12, #12
0x0E40	0xB2E2    UXTB	R2, R4
0x0E42	0xF89D1008  LDRB	R1, [SP, #8]
0x0E46	0xB2D8    UXTB	R0, R3
0x0E48	0xF7FFFDC6  BL	_OLED_print_char+0
;ssd1306.c, 342 :: 		OLED_print_char((x_pos + 18), y_pos , 32);
0x0E4C	0xF10C0312  ADD	R3, R12, #18
0x0E50	0x2220    MOVS	R2, #32
0x0E52	0xF89D1008  LDRB	R1, [SP, #8]
0x0E56	0xB2D8    UXTB	R0, R3
0x0E58	0xF7FFFDBE  BL	_OLED_print_char+0
;ssd1306.c, 343 :: 		OLED_print_char((x_pos + 24), y_pos , 32);
0x0E5C	0xF10C0318  ADD	R3, R12, #24
0x0E60	0x2220    MOVS	R2, #32
0x0E62	0xF89D1008  LDRB	R1, [SP, #8]
0x0E66	0xB2D8    UXTB	R0, R3
0x0E68	0xF7FFFDB6  BL	_OLED_print_char+0
;ssd1306.c, 344 :: 		OLED_print_char((x_pos + 30), y_pos , 32);
0x0E6C	0xF10C031E  ADD	R3, R12, #30
; x_pos end address is: 48 (R12)
0x0E70	0x2220    MOVS	R2, #32
0x0E72	0xF89D1008  LDRB	R1, [SP, #8]
0x0E76	0xB2D8    UXTB	R0, R3
0x0E78	0xF7FFFDAE  BL	_OLED_print_char+0
;ssd1306.c, 345 :: 		}
0x0E7C	0xE02F    B	L_OLED_print_int76
;ssd1306.c, 334 :: 		else if((value > 9) && (value <= 99))
L__OLED_print_int166:
; value start address is: 0 (R0)
; x_pos start address is: 48 (R12)
L__OLED_print_int165:
;ssd1306.c, 348 :: 		ch = (value % 10);
0x0E7E	0x240A    MOVS	R4, #10
0x0E80	0xFB90F3F4  SDIV	R3, R0, R4
0x0E84	0xFB040313  MLS	R3, R4, R3, R0
; value end address is: 0 (R0)
;ssd1306.c, 349 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0E88	0xB2DB    UXTB	R3, R3
0x0E8A	0xF2030430  ADDW	R4, R3, #48
0x0E8E	0xF10C0306  ADD	R3, R12, #6
0x0E92	0xB2E2    UXTB	R2, R4
0x0E94	0xF89D1008  LDRB	R1, [SP, #8]
0x0E98	0xB2D8    UXTB	R0, R3
0x0E9A	0xF7FFFD9D  BL	_OLED_print_char+0
;ssd1306.c, 350 :: 		OLED_print_char((x_pos + 12), y_pos , 32);
0x0E9E	0xF10C030C  ADD	R3, R12, #12
0x0EA2	0x2220    MOVS	R2, #32
0x0EA4	0xF89D1008  LDRB	R1, [SP, #8]
0x0EA8	0xB2D8    UXTB	R0, R3
0x0EAA	0xF7FFFD95  BL	_OLED_print_char+0
;ssd1306.c, 351 :: 		OLED_print_char((x_pos + 18), y_pos , 32);
0x0EAE	0xF10C0312  ADD	R3, R12, #18
0x0EB2	0x2220    MOVS	R2, #32
0x0EB4	0xF89D1008  LDRB	R1, [SP, #8]
0x0EB8	0xB2D8    UXTB	R0, R3
0x0EBA	0xF7FFFD8D  BL	_OLED_print_char+0
;ssd1306.c, 352 :: 		OLED_print_char((x_pos + 24), y_pos , 32);
0x0EBE	0xF10C0318  ADD	R3, R12, #24
0x0EC2	0x2220    MOVS	R2, #32
0x0EC4	0xF89D1008  LDRB	R1, [SP, #8]
0x0EC8	0xB2D8    UXTB	R0, R3
0x0ECA	0xF7FFFD85  BL	_OLED_print_char+0
;ssd1306.c, 353 :: 		OLED_print_char((x_pos + 30), y_pos , 32);
0x0ECE	0xF10C031E  ADD	R3, R12, #30
; x_pos end address is: 48 (R12)
0x0ED2	0x2220    MOVS	R2, #32
0x0ED4	0xF89D1008  LDRB	R1, [SP, #8]
0x0ED8	0xB2D8    UXTB	R0, R3
0x0EDA	0xF7FFFD7D  BL	_OLED_print_char+0
;ssd1306.c, 354 :: 		}
L_OLED_print_int76:
L_OLED_print_int72:
L_OLED_print_int68:
L_OLED_print_int64:
;ssd1306.c, 355 :: 		}
L_end_OLED_print_int:
0x0EDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE2	0xB003    ADD	SP, SP, #12
0x0EE4	0x4770    BX	LR
; end of _OLED_print_int
_OLED_print_decimal:
;ssd1306.c, 358 :: 		void OLED_print_decimal(unsigned char x_pos, unsigned char y_pos, unsigned int value, unsigned char points)
; x_pos start address is: 0 (R0)
0x0EE8	0xB084    SUB	SP, SP, #16
0x0EEA	0xF8CDE000  STR	LR, [SP, #0]
0x0EEE	0xFA5FFC80  UXTB	R12, R0
0x0EF2	0xF88D1004  STRB	R1, [SP, #4]
0x0EF6	0xF8AD2008  STRH	R2, [SP, #8]
0x0EFA	0xF88D300C  STRB	R3, [SP, #12]
; x_pos end address is: 0 (R0)
; x_pos start address is: 48 (R12)
;ssd1306.c, 360 :: 		unsigned char ch = 0x00;
;ssd1306.c, 362 :: 		OLED_print_char(x_pos, y_pos, '.');
0x0EFE	0x222E    MOVS	R2, #46
0x0F00	0xF89D1004  LDRB	R1, [SP, #4]
0x0F04	0xFA5FF08C  UXTB	R0, R12
0x0F08	0xF7FFFD66  BL	_OLED_print_char+0
;ssd1306.c, 364 :: 		ch = (value / 1000);
0x0F0C	0xF8BD5008  LDRH	R5, [SP, #8]
0x0F10	0xF24034E8  MOVW	R4, #1000
0x0F14	0xFBB5F4F4  UDIV	R4, R5, R4
;ssd1306.c, 365 :: 		OLED_print_char((x_pos + 6), y_pos , (48 + ch));
0x0F18	0xB2E4    UXTB	R4, R4
0x0F1A	0xF2040530  ADDW	R5, R4, #48
0x0F1E	0xF10C0406  ADD	R4, R12, #6
0x0F22	0xB2EA    UXTB	R2, R5
0x0F24	0xF89D1004  LDRB	R1, [SP, #4]
0x0F28	0xB2E0    UXTB	R0, R4
0x0F2A	0xF7FFFD55  BL	_OLED_print_char+0
;ssd1306.c, 367 :: 		if(points > 1)
0x0F2E	0xF89D400C  LDRB	R4, [SP, #12]
0x0F32	0x2C01    CMP	R4, #1
0x0F34	0xD95E    BLS	L_OLED_print_decimal77
;ssd1306.c, 369 :: 		ch = ((value % 1000) / 100);
0x0F36	0xF8BD6008  LDRH	R6, [SP, #8]
0x0F3A	0xF24034E8  MOVW	R4, #1000
0x0F3E	0xFBB6F5F4  UDIV	R5, R6, R4
0x0F42	0xFB046515  MLS	R5, R4, R5, R6
0x0F46	0xB2AD    UXTH	R5, R5
0x0F48	0x2464    MOVS	R4, #100
0x0F4A	0xFBB5F4F4  UDIV	R4, R5, R4
;ssd1306.c, 370 :: 		OLED_print_char((x_pos + 12), y_pos , (48 + ch));
0x0F4E	0xB2E4    UXTB	R4, R4
0x0F50	0xF2040530  ADDW	R5, R4, #48
0x0F54	0xF10C040C  ADD	R4, R12, #12
0x0F58	0xB2EA    UXTB	R2, R5
0x0F5A	0xF89D1004  LDRB	R1, [SP, #4]
0x0F5E	0xB2E0    UXTB	R0, R4
0x0F60	0xF7FFFD3A  BL	_OLED_print_char+0
;ssd1306.c, 371 :: 		OLED_print_char((x_pos + 18), y_pos , 0x20);
0x0F64	0xF10C0412  ADD	R4, R12, #18
0x0F68	0x2220    MOVS	R2, #32
0x0F6A	0xF89D1004  LDRB	R1, [SP, #4]
0x0F6E	0xB2E0    UXTB	R0, R4
0x0F70	0xF7FFFD32  BL	_OLED_print_char+0
;ssd1306.c, 373 :: 		if(points > 2)
0x0F74	0xF89D400C  LDRB	R4, [SP, #12]
0x0F78	0x2C02    CMP	R4, #2
0x0F7A	0xD93B    BLS	L_OLED_print_decimal78
;ssd1306.c, 375 :: 		ch = ((value % 100) / 10);
0x0F7C	0xF8BD6008  LDRH	R6, [SP, #8]
0x0F80	0x2464    MOVS	R4, #100
0x0F82	0xFBB6F5F4  UDIV	R5, R6, R4
0x0F86	0xFB046515  MLS	R5, R4, R5, R6
0x0F8A	0xB2AD    UXTH	R5, R5
0x0F8C	0x240A    MOVS	R4, #10
0x0F8E	0xFBB5F4F4  UDIV	R4, R5, R4
;ssd1306.c, 376 :: 		OLED_print_char((x_pos + 18), y_pos , (48 + ch));
0x0F92	0xB2E4    UXTB	R4, R4
0x0F94	0xF2040530  ADDW	R5, R4, #48
0x0F98	0xF10C0412  ADD	R4, R12, #18
0x0F9C	0xB2EA    UXTB	R2, R5
0x0F9E	0xF89D1004  LDRB	R1, [SP, #4]
0x0FA2	0xB2E0    UXTB	R0, R4
0x0FA4	0xF7FFFD18  BL	_OLED_print_char+0
;ssd1306.c, 377 :: 		OLED_print_char((x_pos + 24), y_pos , 0x20);
0x0FA8	0xF10C0418  ADD	R4, R12, #24
0x0FAC	0x2220    MOVS	R2, #32
0x0FAE	0xF89D1004  LDRB	R1, [SP, #4]
0x0FB2	0xB2E0    UXTB	R0, R4
0x0FB4	0xF7FFFD10  BL	_OLED_print_char+0
;ssd1306.c, 379 :: 		if(points > 3)
0x0FB8	0xF89D400C  LDRB	R4, [SP, #12]
0x0FBC	0x2C03    CMP	R4, #3
0x0FBE	0xD919    BLS	L_OLED_print_decimal79
;ssd1306.c, 381 :: 		ch = (value % 10);
0x0FC0	0xF8BD6008  LDRH	R6, [SP, #8]
0x0FC4	0x250A    MOVS	R5, #10
0x0FC6	0xFBB6F4F5  UDIV	R4, R6, R5
0x0FCA	0xFB056414  MLS	R4, R5, R4, R6
;ssd1306.c, 382 :: 		OLED_print_char((x_pos + 24), y_pos , (48 + ch));
0x0FCE	0xB2E4    UXTB	R4, R4
0x0FD0	0xF2040530  ADDW	R5, R4, #48
0x0FD4	0xF10C0418  ADD	R4, R12, #24
0x0FD8	0xB2EA    UXTB	R2, R5
0x0FDA	0xF89D1004  LDRB	R1, [SP, #4]
0x0FDE	0xB2E0    UXTB	R0, R4
0x0FE0	0xF7FFFCFA  BL	_OLED_print_char+0
;ssd1306.c, 383 :: 		OLED_print_char((x_pos + 30), y_pos , 0x20);
0x0FE4	0xF10C041E  ADD	R4, R12, #30
; x_pos end address is: 48 (R12)
0x0FE8	0x2220    MOVS	R2, #32
0x0FEA	0xF89D1004  LDRB	R1, [SP, #4]
0x0FEE	0xB2E0    UXTB	R0, R4
0x0FF0	0xF7FFFCF2  BL	_OLED_print_char+0
;ssd1306.c, 384 :: 		}
L_OLED_print_decimal79:
;ssd1306.c, 385 :: 		}
L_OLED_print_decimal78:
;ssd1306.c, 386 :: 		}
L_OLED_print_decimal77:
;ssd1306.c, 387 :: 		}
L_end_OLED_print_decimal:
0x0FF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0FF8	0xB004    ADD	SP, SP, #16
0x0FFA	0x4770    BX	LR
; end of _OLED_print_decimal
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1ECC	0xB082    SUB	SP, SP, #8
0x1ECE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1ED2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1ED4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1ED6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1ED8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1EDA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1EDC	0x2803    CMP	R0, #3
0x1EDE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1EE2	0x4893    LDR	R0, [PC, #588]
0x1EE4	0x4281    CMP	R1, R0
0x1EE6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1EE8	0x4892    LDR	R0, [PC, #584]
0x1EEA	0x6800    LDR	R0, [R0, #0]
0x1EEC	0xF0400105  ORR	R1, R0, #5
0x1EF0	0x4890    LDR	R0, [PC, #576]
0x1EF2	0x6001    STR	R1, [R0, #0]
0x1EF4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1EF6	0x4890    LDR	R0, [PC, #576]
0x1EF8	0x4281    CMP	R1, R0
0x1EFA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1EFC	0x488D    LDR	R0, [PC, #564]
0x1EFE	0x6800    LDR	R0, [R0, #0]
0x1F00	0xF0400104  ORR	R1, R0, #4
0x1F04	0x488B    LDR	R0, [PC, #556]
0x1F06	0x6001    STR	R1, [R0, #0]
0x1F08	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F0A	0x488C    LDR	R0, [PC, #560]
0x1F0C	0x4281    CMP	R1, R0
0x1F0E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1F10	0x4888    LDR	R0, [PC, #544]
0x1F12	0x6800    LDR	R0, [R0, #0]
0x1F14	0xF0400103  ORR	R1, R0, #3
0x1F18	0x4886    LDR	R0, [PC, #536]
0x1F1A	0x6001    STR	R1, [R0, #0]
0x1F1C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F1E	0xF64E2060  MOVW	R0, #60000
0x1F22	0x4281    CMP	R1, R0
0x1F24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1F26	0x4883    LDR	R0, [PC, #524]
0x1F28	0x6800    LDR	R0, [R0, #0]
0x1F2A	0xF0400102  ORR	R1, R0, #2
0x1F2E	0x4881    LDR	R0, [PC, #516]
0x1F30	0x6001    STR	R1, [R0, #0]
0x1F32	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F34	0xF2475030  MOVW	R0, #30000
0x1F38	0x4281    CMP	R1, R0
0x1F3A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1F3C	0x487D    LDR	R0, [PC, #500]
0x1F3E	0x6800    LDR	R0, [R0, #0]
0x1F40	0xF0400101  ORR	R1, R0, #1
0x1F44	0x487B    LDR	R0, [PC, #492]
0x1F46	0x6001    STR	R1, [R0, #0]
0x1F48	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x1F4A	0x487A    LDR	R0, [PC, #488]
0x1F4C	0x6801    LDR	R1, [R0, #0]
0x1F4E	0xF06F0007  MVN	R0, #7
0x1F52	0x4001    ANDS	R1, R0
0x1F54	0x4877    LDR	R0, [PC, #476]
0x1F56	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1F58	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1F5A	0x2802    CMP	R0, #2
0x1F5C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1F60	0x4877    LDR	R0, [PC, #476]
0x1F62	0x4281    CMP	R1, R0
0x1F64	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x1F66	0x4873    LDR	R0, [PC, #460]
0x1F68	0x6800    LDR	R0, [R0, #0]
0x1F6A	0xF0400106  ORR	R1, R0, #6
0x1F6E	0x4871    LDR	R0, [PC, #452]
0x1F70	0x6001    STR	R1, [R0, #0]
0x1F72	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F74	0x4870    LDR	R0, [PC, #448]
0x1F76	0x4281    CMP	R1, R0
0x1F78	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x1F7A	0x486E    LDR	R0, [PC, #440]
0x1F7C	0x6800    LDR	R0, [R0, #0]
0x1F7E	0xF0400105  ORR	R1, R0, #5
0x1F82	0x486C    LDR	R0, [PC, #432]
0x1F84	0x6001    STR	R1, [R0, #0]
0x1F86	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F88	0x486E    LDR	R0, [PC, #440]
0x1F8A	0x4281    CMP	R1, R0
0x1F8C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1F8E	0x4869    LDR	R0, [PC, #420]
0x1F90	0x6800    LDR	R0, [R0, #0]
0x1F92	0xF0400104  ORR	R1, R0, #4
0x1F96	0x4867    LDR	R0, [PC, #412]
0x1F98	0x6001    STR	R1, [R0, #0]
0x1F9A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1F9C	0x486A    LDR	R0, [PC, #424]
0x1F9E	0x4281    CMP	R1, R0
0x1FA0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x1FA2	0x4864    LDR	R0, [PC, #400]
0x1FA4	0x6800    LDR	R0, [R0, #0]
0x1FA6	0xF0400103  ORR	R1, R0, #3
0x1FAA	0x4862    LDR	R0, [PC, #392]
0x1FAC	0x6001    STR	R1, [R0, #0]
0x1FAE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1FB0	0xF64B3080  MOVW	R0, #48000
0x1FB4	0x4281    CMP	R1, R0
0x1FB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1FB8	0x485E    LDR	R0, [PC, #376]
0x1FBA	0x6800    LDR	R0, [R0, #0]
0x1FBC	0xF0400102  ORR	R1, R0, #2
0x1FC0	0x485C    LDR	R0, [PC, #368]
0x1FC2	0x6001    STR	R1, [R0, #0]
0x1FC4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1FC6	0xF64550C0  MOVW	R0, #24000
0x1FCA	0x4281    CMP	R1, R0
0x1FCC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x1FCE	0x4859    LDR	R0, [PC, #356]
0x1FD0	0x6800    LDR	R0, [R0, #0]
0x1FD2	0xF0400101  ORR	R1, R0, #1
0x1FD6	0x4857    LDR	R0, [PC, #348]
0x1FD8	0x6001    STR	R1, [R0, #0]
0x1FDA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1FDC	0x4855    LDR	R0, [PC, #340]
0x1FDE	0x6801    LDR	R1, [R0, #0]
0x1FE0	0xF06F0007  MVN	R0, #7
0x1FE4	0x4001    ANDS	R1, R0
0x1FE6	0x4853    LDR	R0, [PC, #332]
0x1FE8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1FEA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1FEC	0x2801    CMP	R0, #1
0x1FEE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1FF2	0x4851    LDR	R0, [PC, #324]
0x1FF4	0x4281    CMP	R1, R0
0x1FF6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1FF8	0x484E    LDR	R0, [PC, #312]
0x1FFA	0x6800    LDR	R0, [R0, #0]
0x1FFC	0xF0400107  ORR	R1, R0, #7
0x2000	0x484C    LDR	R0, [PC, #304]
0x2002	0x6001    STR	R1, [R0, #0]
0x2004	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2006	0x4851    LDR	R0, [PC, #324]
0x2008	0x4281    CMP	R1, R0
0x200A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x200C	0x4849    LDR	R0, [PC, #292]
0x200E	0x6800    LDR	R0, [R0, #0]
0x2010	0xF0400106  ORR	R1, R0, #6
0x2014	0x4847    LDR	R0, [PC, #284]
0x2016	0x6001    STR	R1, [R0, #0]
0x2018	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x201A	0x4848    LDR	R0, [PC, #288]
0x201C	0x4281    CMP	R1, R0
0x201E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2020	0x4844    LDR	R0, [PC, #272]
0x2022	0x6800    LDR	R0, [R0, #0]
0x2024	0xF0400105  ORR	R1, R0, #5
0x2028	0x4842    LDR	R0, [PC, #264]
0x202A	0x6001    STR	R1, [R0, #0]
0x202C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x202E	0x4846    LDR	R0, [PC, #280]
0x2030	0x4281    CMP	R1, R0
0x2032	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2034	0x483F    LDR	R0, [PC, #252]
0x2036	0x6800    LDR	R0, [R0, #0]
0x2038	0xF0400104  ORR	R1, R0, #4
0x203C	0x483D    LDR	R0, [PC, #244]
0x203E	0x6001    STR	R1, [R0, #0]
0x2040	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2042	0xF24D20F0  MOVW	R0, #54000
0x2046	0x4281    CMP	R1, R0
0x2048	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x204A	0x483A    LDR	R0, [PC, #232]
0x204C	0x6800    LDR	R0, [R0, #0]
0x204E	0xF0400103  ORR	R1, R0, #3
0x2052	0x4838    LDR	R0, [PC, #224]
0x2054	0x6001    STR	R1, [R0, #0]
0x2056	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2058	0xF64840A0  MOVW	R0, #36000
0x205C	0x4281    CMP	R1, R0
0x205E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x2060	0x4834    LDR	R0, [PC, #208]
0x2062	0x6800    LDR	R0, [R0, #0]
0x2064	0xF0400102  ORR	R1, R0, #2
0x2068	0x4832    LDR	R0, [PC, #200]
0x206A	0x6001    STR	R1, [R0, #0]
0x206C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x206E	0xF2446050  MOVW	R0, #18000
0x2072	0x4281    CMP	R1, R0
0x2074	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2076	0x482F    LDR	R0, [PC, #188]
0x2078	0x6800    LDR	R0, [R0, #0]
0x207A	0xF0400101  ORR	R1, R0, #1
0x207E	0x482D    LDR	R0, [PC, #180]
0x2080	0x6001    STR	R1, [R0, #0]
0x2082	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2084	0x482B    LDR	R0, [PC, #172]
0x2086	0x6801    LDR	R1, [R0, #0]
0x2088	0xF06F0007  MVN	R0, #7
0x208C	0x4001    ANDS	R1, R0
0x208E	0x4829    LDR	R0, [PC, #164]
0x2090	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x2092	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2094	0x2800    CMP	R0, #0
0x2096	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x209A	0x482D    LDR	R0, [PC, #180]
0x209C	0x4281    CMP	R1, R0
0x209E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x20A0	0x4824    LDR	R0, [PC, #144]
0x20A2	0x6800    LDR	R0, [R0, #0]
0x20A4	0xF0400107  ORR	R1, R0, #7
0x20A8	0x4822    LDR	R0, [PC, #136]
0x20AA	0x6001    STR	R1, [R0, #0]
0x20AC	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20AE	0x4825    LDR	R0, [PC, #148]
0x20B0	0x4281    CMP	R1, R0
0x20B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x20B4	0x481F    LDR	R0, [PC, #124]
0x20B6	0x6800    LDR	R0, [R0, #0]
0x20B8	0xF0400106  ORR	R1, R0, #6
0x20BC	0x481D    LDR	R0, [PC, #116]
0x20BE	0x6001    STR	R1, [R0, #0]
0x20C0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20C2	0x4824    LDR	R0, [PC, #144]
0x20C4	0x4281    CMP	R1, R0
0x20C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x20C8	0x481A    LDR	R0, [PC, #104]
0x20CA	0x6800    LDR	R0, [R0, #0]
0x20CC	0xF0400105  ORR	R1, R0, #5
0x20D0	0x4818    LDR	R0, [PC, #96]
0x20D2	0x6001    STR	R1, [R0, #0]
0x20D4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20D6	0xF5B14F7A  CMP	R1, #64000
0x20DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x20DC	0x4815    LDR	R0, [PC, #84]
0x20DE	0x6800    LDR	R0, [R0, #0]
0x20E0	0xF0400104  ORR	R1, R0, #4
0x20E4	0x4813    LDR	R0, [PC, #76]
0x20E6	0x6001    STR	R1, [R0, #0]
0x20E8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20EA	0xF64B3080  MOVW	R0, #48000
0x20EE	0x4281    CMP	R1, R0
0x20F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x20F2	0x4810    LDR	R0, [PC, #64]
0x20F4	0x6800    LDR	R0, [R0, #0]
0x20F6	0xF0400103  ORR	R1, R0, #3
0x20FA	0x480E    LDR	R0, [PC, #56]
0x20FC	0x6001    STR	R1, [R0, #0]
0x20FE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2100	0xF5B14FFA  CMP	R1, #32000
0x2104	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2106	0x480B    LDR	R0, [PC, #44]
0x2108	0x6800    LDR	R0, [R0, #0]
0x210A	0xF0400102  ORR	R1, R0, #2
0x210E	0x4809    LDR	R0, [PC, #36]
0x2110	0x6001    STR	R1, [R0, #0]
0x2112	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2114	0xF5B15F7A  CMP	R1, #16000
0x2118	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x211A	0xE01D    B	#58
0x211C	0x00810100  	#16777345
0x2120	0x54100701  	#117527568
0x2124	0x04000060  	#6292480
0x2128	0x00030000  	#3
0x212C	0x48200001  	#84000
0x2130	0x49F00002  	#150000
0x2134	0x3C004002  	FLASH_ACR+0
0x2138	0xD4C00001  	#120000
0x213C	0x5F900001  	#90000
0x2140	0x32800002  	#144000
0x2144	0x77000001  	#96000
0x2148	0x19400001  	#72000
0x214C	0xA5E00001  	#108000
0x2150	0xB5800001  	#112000
0x2154	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2158	0x482D    LDR	R0, [PC, #180]
0x215A	0x6800    LDR	R0, [R0, #0]
0x215C	0xF0400101  ORR	R1, R0, #1
0x2160	0x482B    LDR	R0, [PC, #172]
0x2162	0x6001    STR	R1, [R0, #0]
0x2164	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2166	0x482A    LDR	R0, [PC, #168]
0x2168	0x6801    LDR	R1, [R0, #0]
0x216A	0xF06F0007  MVN	R0, #7
0x216E	0x4001    ANDS	R1, R0
0x2170	0x4827    LDR	R0, [PC, #156]
0x2172	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2174	0x2101    MOVS	R1, #1
0x2176	0xB249    SXTB	R1, R1
0x2178	0x4826    LDR	R0, [PC, #152]
0x217A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x217C	0x4826    LDR	R0, [PC, #152]
0x217E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x2180	0xF7FFFC24  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2184	0x4825    LDR	R0, [PC, #148]
0x2186	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2188	0x4825    LDR	R0, [PC, #148]
0x218A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x218C	0x4825    LDR	R0, [PC, #148]
0x218E	0xEA020100  AND	R1, R2, R0, LSL #0
0x2192	0x4825    LDR	R0, [PC, #148]
0x2194	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2196	0xF0020001  AND	R0, R2, #1
0x219A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x219C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x219E	0x4822    LDR	R0, [PC, #136]
0x21A0	0x6800    LDR	R0, [R0, #0]
0x21A2	0xF0000002  AND	R0, R0, #2
0x21A6	0x2800    CMP	R0, #0
0x21A8	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x21AA	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x21AC	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x21AE	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x21B0	0xF4023080  AND	R0, R2, #65536
0x21B4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x21B6	0x481C    LDR	R0, [PC, #112]
0x21B8	0x6800    LDR	R0, [R0, #0]
0x21BA	0xF4003000  AND	R0, R0, #131072
0x21BE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x21C0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x21C2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x21C4	0x460A    MOV	R2, R1
0x21C6	0x9901    LDR	R1, [SP, #4]
0x21C8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x21CA	0x9101    STR	R1, [SP, #4]
0x21CC	0x4611    MOV	R1, R2
0x21CE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x21D0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x21D4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x21D6	0x4814    LDR	R0, [PC, #80]
0x21D8	0x6800    LDR	R0, [R0, #0]
0x21DA	0xF0407180  ORR	R1, R0, #16777216
0x21DE	0x4812    LDR	R0, [PC, #72]
0x21E0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x21E2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x21E4	0x4810    LDR	R0, [PC, #64]
0x21E6	0x6800    LDR	R0, [R0, #0]
0x21E8	0xF0007000  AND	R0, R0, #33554432
0x21EC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x21EE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x21F0	0x460A    MOV	R2, R1
0x21F2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x21F4	0x480A    LDR	R0, [PC, #40]
0x21F6	0x6800    LDR	R0, [R0, #0]
0x21F8	0xF000010C  AND	R1, R0, #12
0x21FC	0x0090    LSLS	R0, R2, #2
0x21FE	0xF000000C  AND	R0, R0, #12
0x2202	0x4281    CMP	R1, R0
0x2204	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2206	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2208	0xF8DDE000  LDR	LR, [SP, #0]
0x220C	0xB002    ADD	SP, SP, #8
0x220E	0x4770    BX	LR
0x2210	0x3C004002  	FLASH_ACR+0
0x2214	0x80204247  	FLASH_ACR+0
0x2218	0x80244247  	FLASH_ACR+0
0x221C	0x38044002  	RCC_PLLCFGR+0
0x2220	0x38084002  	RCC_CFGR+0
0x2224	0xFFFF000F  	#1048575
0x2228	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x19CC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x19CE	0x480D    LDR	R0, [PC, #52]
0x19D0	0x6800    LDR	R0, [R0, #0]
0x19D2	0xF0400101  ORR	R1, R0, #1
0x19D6	0x480B    LDR	R0, [PC, #44]
0x19D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x19DA	0x2100    MOVS	R1, #0
0x19DC	0x480A    LDR	R0, [PC, #40]
0x19DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x19E0	0x4808    LDR	R0, [PC, #32]
0x19E2	0x6801    LDR	R1, [R0, #0]
0x19E4	0x4809    LDR	R0, [PC, #36]
0x19E6	0x4001    ANDS	R1, R0
0x19E8	0x4806    LDR	R0, [PC, #24]
0x19EA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x19EC	0x4908    LDR	R1, [PC, #32]
0x19EE	0x4809    LDR	R0, [PC, #36]
0x19F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x19F2	0x4804    LDR	R0, [PC, #16]
0x19F4	0x6801    LDR	R1, [R0, #0]
0x19F6	0xF46F2080  MVN	R0, #262144
0x19FA	0x4001    ANDS	R1, R0
0x19FC	0x4801    LDR	R0, [PC, #4]
0x19FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x1A00	0xB001    ADD	SP, SP, #4
0x1A02	0x4770    BX	LR
0x1A04	0x38004002  	RCC_CR+0
0x1A08	0x38084002  	RCC_CFGR+0
0x1A0C	0xFFFFFEF6  	#-17367041
0x1A10	0x30102400  	#603992080
0x1A14	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1CAC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1CAE	0x4904    LDR	R1, [PC, #16]
0x1CB0	0x4804    LDR	R0, [PC, #16]
0x1CB2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1CB4	0x4904    LDR	R1, [PC, #16]
0x1CB6	0x4805    LDR	R0, [PC, #20]
0x1CB8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1CBA	0xB001    ADD	SP, SP, #4
0x1CBC	0x4770    BX	LR
0x1CBE	0xBF00    NOP
0x1CC0	0x48200001  	#84000
0x1CC4	0x04102000  	___System_CLOCK_IN_KHZ+0
0x1CC8	0x00030000  	#3
0x1CCC	0x04202000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1C78	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1C7A	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1C7C	0xB001    ADD	SP, SP, #4
0x1C7E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1C80	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1C82	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1C86	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1C8A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1C8C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1C90	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1C92	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1C94	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1C96	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1C98	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1C9A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1C9E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1CA2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1CA6	0xB001    ADD	SP, SP, #4
0x1CA8	0x4770    BX	LR
; end of ___EnableFPU
0x28EC	0xB500    PUSH	(R14)
0x28EE	0xF8DFB014  LDR	R11, [PC, #20]
0x28F2	0xF8DFA014  LDR	R10, [PC, #20]
0x28F6	0xF8DFC014  LDR	R12, [PC, #20]
0x28FA	0xF7FFF88D  BL	6680
0x28FE	0xBD00    POP	(R15)
0x2900	0x4770    BX	LR
0x2902	0xBF00    NOP
0x2904	0x00002000  	#536870912
0x2908	0x00102000  	#536870928
0x290C	0x28D10000  	#10449
0x296C	0xB500    PUSH	(R14)
0x296E	0xF8DFB010  LDR	R11, [PC, #16]
0x2972	0xF8DFA010  LDR	R10, [PC, #16]
0x2976	0xF7FFF859  BL	6700
0x297A	0xBD00    POP	(R15)
0x297C	0x4770    BX	LR
0x297E	0xBF00    NOP
0x2980	0x00002000  	#536870912
0x2984	0x04242000  	#536871972
;Temp.c,1 :: _image [1024]
0x222C	0x00000000 ;_image+0
0x2230	0x00000000 ;_image+4
0x2234	0x00000000 ;_image+8
0x2238	0x00000000 ;_image+12
0x223C	0x00000000 ;_image+16
0x2240	0x00000000 ;_image+20
0x2244	0x00000000 ;_image+24
0x2248	0x00000000 ;_image+28
0x224C	0x00000000 ;_image+32
0x2250	0x00000000 ;_image+36
0x2254	0x00000000 ;_image+40
0x2258	0x00000000 ;_image+44
0x225C	0x00000000 ;_image+48
0x2260	0x00000000 ;_image+52
0x2264	0x00000000 ;_image+56
0x2268	0x00000000 ;_image+60
0x226C	0x00000000 ;_image+64
0x2270	0x00000000 ;_image+68
0x2274	0x00000000 ;_image+72
0x2278	0x00000000 ;_image+76
0x227C	0x00000000 ;_image+80
0x2280	0x00000000 ;_image+84
0x2284	0x00000000 ;_image+88
0x2288	0x00000000 ;_image+92
0x228C	0x00000000 ;_image+96
0x2290	0x00000000 ;_image+100
0x2294	0x00000000 ;_image+104
0x2298	0x00000000 ;_image+108
0x229C	0x00000000 ;_image+112
0x22A0	0x00000000 ;_image+116
0x22A4	0x00000000 ;_image+120
0x22A8	0x00000000 ;_image+124
0x22AC	0x00000000 ;_image+128
0x22B0	0x00000000 ;_image+132
0x22B4	0x00000000 ;_image+136
0x22B8	0x00000000 ;_image+140
0x22BC	0x00000000 ;_image+144
0x22C0	0x00000000 ;_image+148
0x22C4	0x00000000 ;_image+152
0x22C8	0x00000000 ;_image+156
0x22CC	0x00000000 ;_image+160
0x22D0	0x00000000 ;_image+164
0x22D4	0x00000000 ;_image+168
0x22D8	0x00000000 ;_image+172
0x22DC	0x00000000 ;_image+176
0x22E0	0x00000000 ;_image+180
0x22E4	0x00000000 ;_image+184
0x22E8	0x00000000 ;_image+188
0x22EC	0x00000000 ;_image+192
0x22F0	0x00000000 ;_image+196
0x22F4	0x00000000 ;_image+200
0x22F8	0x00000000 ;_image+204
0x22FC	0x00000000 ;_image+208
0x2300	0x00000000 ;_image+212
0x2304	0x00000000 ;_image+216
0x2308	0x00000000 ;_image+220
0x230C	0x00000000 ;_image+224
0x2310	0x00000000 ;_image+228
0x2314	0x00000000 ;_image+232
0x2318	0x00000000 ;_image+236
0x231C	0x00000000 ;_image+240
0x2320	0x00000000 ;_image+244
0x2324	0x00000000 ;_image+248
0x2328	0x00000000 ;_image+252
0x232C	0x010101FF ;_image+256
0x2330	0xA1418101 ;_image+260
0x2334	0xD1D1D1D1 ;_image+264
0x2338	0xA1D1D1D1 ;_image+268
0x233C	0x01018141 ;_image+272
0x2340	0x01010101 ;_image+276
0x2344	0x01010101 ;_image+280
0x2348	0x01010101 ;_image+284
0x234C	0x01010101 ;_image+288
0x2350	0x01010101 ;_image+292
0x2354	0x01010101 ;_image+296
0x2358	0x01010101 ;_image+300
0x235C	0x01010101 ;_image+304
0x2360	0x01010101 ;_image+308
0x2364	0x01010101 ;_image+312
0x2368	0x01010101 ;_image+316
0x236C	0x01010101 ;_image+320
0x2370	0x01010101 ;_image+324
0x2374	0x01010101 ;_image+328
0x2378	0x01010101 ;_image+332
0x237C	0x01010101 ;_image+336
0x2380	0x01010101 ;_image+340
0x2384	0x01010101 ;_image+344
0x2388	0x01010101 ;_image+348
0x238C	0x01010101 ;_image+352
0x2390	0x01010101 ;_image+356
0x2394	0x01010101 ;_image+360
0x2398	0x01010101 ;_image+364
0x239C	0x01010101 ;_image+368
0x23A0	0x01010101 ;_image+372
0x23A4	0x01010101 ;_image+376
0x23A8	0xFF010101 ;_image+380
0x23AC	0xFE0000FF ;_image+384
0x23B0	0xFFFFFE01 ;_image+388
0x23B4	0xFFFFFFFF ;_image+392
0x23B8	0xFFFFFFFF ;_image+396
0x23BC	0x7AFDFEFF ;_image+400
0x23C0	0x02020202 ;_image+404
0x23C4	0x02020202 ;_image+408
0x23C8	0x02020202 ;_image+412
0x23CC	0x02020202 ;_image+416
0x23D0	0x02020202 ;_image+420
0x23D4	0x02020202 ;_image+424
0x23D8	0x02020202 ;_image+428
0x23DC	0x02020202 ;_image+432
0x23E0	0x02020202 ;_image+436
0x23E4	0x02020202 ;_image+440
0x23E8	0x02020202 ;_image+444
0x23EC	0x02020202 ;_image+448
0x23F0	0x02020202 ;_image+452
0x23F4	0x02020202 ;_image+456
0x23F8	0x02020202 ;_image+460
0x23FC	0x02020202 ;_image+464
0x2400	0x02020202 ;_image+468
0x2404	0x02020202 ;_image+472
0x2408	0x02020202 ;_image+476
0x240C	0x02020202 ;_image+480
0x2410	0x02020202 ;_image+484
0x2414	0x02020202 ;_image+488
0x2418	0x02020202 ;_image+492
0x241C	0x02020202 ;_image+496
0x2420	0x02020202 ;_image+500
0x2424	0x84020202 ;_image+504
0x2428	0xFF000078 ;_image+508
0x242C	0x010000FF ;_image+512
0x2430	0x170B0502 ;_image+516
0x2434	0x2F2F2F2F ;_image+520
0x2438	0x172F2F2F ;_image+524
0x243C	0x0102050B ;_image+528
0x2440	0x010101F9 ;_image+532
0x2444	0x01013901 ;_image+536
0x2448	0x01F90101 ;_image+540
0x244C	0x39010101 ;_image+544
0x2450	0x01010101 ;_image+548
0x2454	0x010101F9 ;_image+552
0x2458	0x01013901 ;_image+556
0x245C	0x01F90101 ;_image+560
0x2460	0x39010101 ;_image+564
0x2464	0x01010101 ;_image+568
0x2468	0x010101F9 ;_image+572
0x246C	0x01013901 ;_image+576
0x2470	0x01F90101 ;_image+580
0x2474	0x39010101 ;_image+584
0x2478	0x01010101 ;_image+588
0x247C	0x010101F9 ;_image+592
0x2480	0x01013901 ;_image+596
0x2484	0x01F90101 ;_image+600
0x2488	0x39010101 ;_image+604
0x248C	0x01010101 ;_image+608
0x2490	0x010101F9 ;_image+612
0x2494	0x01013901 ;_image+616
0x2498	0x01F90101 ;_image+620
0x249C	0x39010101 ;_image+624
0x24A0	0x01010101 ;_image+628
0x24A4	0x000101F9 ;_image+632
0x24A8	0xFF000000 ;_image+636
0x24AC	0x000000FF ;_image+640
0x24B0	0x00000000 ;_image+644
0x24B4	0x00000000 ;_image+648
0x24B8	0x00000000 ;_image+652
0x24BC	0xF8000000 ;_image+656
0x24C0	0x0000F889 ;_image+660
0x24C4	0x00000000 ;_image+664
0x24C8	0x00010000 ;_image+668
0x24CC	0x00000000 ;_image+672
0x24D0	0xB8A8E800 ;_image+676
0x24D4	0xF888F801 ;_image+680
0x24D8	0x00000000 ;_image+684
0x24DC	0x00010000 ;_image+688
0x24E0	0x00000000 ;_image+692
0x24E4	0xF8203800 ;_image+696
0x24E8	0xF888F801 ;_image+700
0x24EC	0x00000000 ;_image+704
0x24F0	0x00010000 ;_image+708
0x24F4	0x00000000 ;_image+712
0x24F8	0xE8A8F800 ;_image+716
0x24FC	0xF888F801 ;_image+720
0x2500	0x00000000 ;_image+724
0x2504	0x00010000 ;_image+728
0x2508	0x00000000 ;_image+732
0x250C	0xF8A8F800 ;_image+736
0x2510	0xF888F801 ;_image+740
0x2514	0x00000000 ;_image+744
0x2518	0x00010000 ;_image+748
0x251C	0x88000000 ;_image+752
0x2520	0xF80080F8 ;_image+756
0x2524	0xF800F889 ;_image+760
0x2528	0xFF00F888 ;_image+764
0x252C	0x04040407 ;_image+768
0x2530	0x04040404 ;_image+772
0x2534	0x04040404 ;_image+776
0x2538	0x04040404 ;_image+780
0x253C	0x04040404 ;_image+784
0x2540	0x04040404 ;_image+788
0x2544	0x04040404 ;_image+792
0x2548	0x04040404 ;_image+796
0x254C	0x04040404 ;_image+800
0x2550	0x04040404 ;_image+804
0x2554	0x04040404 ;_image+808
0x2558	0x04040404 ;_image+812
0x255C	0x04040404 ;_image+816
0x2560	0x04040404 ;_image+820
0x2564	0x04040404 ;_image+824
0x2568	0x04040404 ;_image+828
0x256C	0x04040404 ;_image+832
0x2570	0x04040404 ;_image+836
0x2574	0x04040404 ;_image+840
0x2578	0x04040404 ;_image+844
0x257C	0x04040404 ;_image+848
0x2580	0x04040404 ;_image+852
0x2584	0x04040404 ;_image+856
0x2588	0x04040404 ;_image+860
0x258C	0x04040404 ;_image+864
0x2590	0x04040404 ;_image+868
0x2594	0x04040404 ;_image+872
0x2598	0x04040404 ;_image+876
0x259C	0x04040404 ;_image+880
0x25A0	0x04040404 ;_image+884
0x25A4	0x04040404 ;_image+888
0x25A8	0x07040404 ;_image+892
0x25AC	0x00000000 ;_image+896
0x25B0	0x00000000 ;_image+900
0x25B4	0x00000000 ;_image+904
0x25B8	0x00000000 ;_image+908
0x25BC	0x00000000 ;_image+912
0x25C0	0x00000000 ;_image+916
0x25C4	0x00000000 ;_image+920
0x25C8	0x00000000 ;_image+924
0x25CC	0x00000000 ;_image+928
0x25D0	0x00000000 ;_image+932
0x25D4	0x00000000 ;_image+936
0x25D8	0x00000000 ;_image+940
0x25DC	0x00000000 ;_image+944
0x25E0	0x00000000 ;_image+948
0x25E4	0x00000000 ;_image+952
0x25E8	0x00000000 ;_image+956
0x25EC	0x00000000 ;_image+960
0x25F0	0x00000000 ;_image+964
0x25F4	0x00000000 ;_image+968
0x25F8	0x00000000 ;_image+972
0x25FC	0x00000000 ;_image+976
0x2600	0x00000000 ;_image+980
0x2604	0x00000000 ;_image+984
0x2608	0x00000000 ;_image+988
0x260C	0x00000000 ;_image+992
0x2610	0x00000000 ;_image+996
0x2614	0x00000000 ;_image+1000
0x2618	0x00000000 ;_image+1004
0x261C	0x00000000 ;_image+1008
0x2620	0x00000000 ;_image+1012
0x2624	0x00000000 ;_image+1016
0x2628	0x00000000 ;_image+1020
; end of _image
;Temp.c,1 :: _font_regular [552]
0x262C	0x00000000 ;_font_regular+0
0x2630	0x00000000 ;_font_regular+4
0x2634	0x00002F00 ;_font_regular+8
0x2638	0x00070000 ;_font_regular+12
0x263C	0x14000007 ;_font_regular+16
0x2640	0x147F147F ;_font_regular+20
0x2644	0x7F2A2400 ;_font_regular+24
0x2648	0x6200122A ;_font_regular+28
0x264C	0x23130864 ;_font_regular+32
0x2650	0x55493600 ;_font_regular+36
0x2654	0x00005022 ;_font_regular+40
0x2658	0x00000305 ;_font_regular+44
0x265C	0x221C0000 ;_font_regular+48
0x2660	0x00000041 ;_font_regular+52
0x2664	0x001C2241 ;_font_regular+56
0x2668	0x3E081400 ;_font_regular+60
0x266C	0x08001408 ;_font_regular+64
0x2670	0x08083E08 ;_font_regular+68
0x2674	0xA0000000 ;_font_regular+72
0x2678	0x08000060 ;_font_regular+76
0x267C	0x08080808 ;_font_regular+80
0x2680	0x60600000 ;_font_regular+84
0x2684	0x20000000 ;_font_regular+88
0x2688	0x02040810 ;_font_regular+92
0x268C	0x49513E00 ;_font_regular+96
0x2690	0x00003E45 ;_font_regular+100
0x2694	0x00407F42 ;_font_regular+104
0x2698	0x51614200 ;_font_regular+108
0x269C	0x21004649 ;_font_regular+112
0x26A0	0x314B4541 ;_font_regular+116
0x26A4	0x12141800 ;_font_regular+120
0x26A8	0x2700107F ;_font_regular+124
0x26AC	0x39454545 ;_font_regular+128
0x26B0	0x494A3C00 ;_font_regular+132
0x26B4	0x01003049 ;_font_regular+136
0x26B8	0x03050971 ;_font_regular+140
0x26BC	0x49493600 ;_font_regular+144
0x26C0	0x06003649 ;_font_regular+148
0x26C4	0x1E294949 ;_font_regular+152
0x26C8	0x36360000 ;_font_regular+156
0x26CC	0x00000000 ;_font_regular+160
0x26D0	0x00003656 ;_font_regular+164
0x26D4	0x22140800 ;_font_regular+168
0x26D8	0x14000041 ;_font_regular+172
0x26DC	0x14141414 ;_font_regular+176
0x26E0	0x22410000 ;_font_regular+180
0x26E4	0x02000814 ;_font_regular+184
0x26E8	0x06095101 ;_font_regular+188
0x26EC	0x59493200 ;_font_regular+192
0x26F0	0x7C003E51 ;_font_regular+196
0x26F4	0x7C121112 ;_font_regular+200
0x26F8	0x49497F00 ;_font_regular+204
0x26FC	0x3E003649 ;_font_regular+208
0x2700	0x22414141 ;_font_regular+212
0x2704	0x41417F00 ;_font_regular+216
0x2708	0x7F001C22 ;_font_regular+220
0x270C	0x41494949 ;_font_regular+224
0x2710	0x09097F00 ;_font_regular+228
0x2714	0x3E000109 ;_font_regular+232
0x2718	0x7A494941 ;_font_regular+236
0x271C	0x08087F00 ;_font_regular+240
0x2720	0x00007F08 ;_font_regular+244
0x2724	0x00417F41 ;_font_regular+248
0x2728	0x41402000 ;_font_regular+252
0x272C	0x7F00013F ;_font_regular+256
0x2730	0x41221408 ;_font_regular+260
0x2734	0x40407F00 ;_font_regular+264
0x2738	0x7F004040 ;_font_regular+268
0x273C	0x7F020C02 ;_font_regular+272
0x2740	0x08047F00 ;_font_regular+276
0x2744	0x3E007F10 ;_font_regular+280
0x2748	0x3E414141 ;_font_regular+284
0x274C	0x09097F00 ;_font_regular+288
0x2750	0x3E000609 ;_font_regular+292
0x2754	0x5E215141 ;_font_regular+296
0x2758	0x19097F00 ;_font_regular+300
0x275C	0x46004629 ;_font_regular+304
0x2760	0x31494949 ;_font_regular+308
0x2764	0x7F010100 ;_font_regular+312
0x2768	0x3F000101 ;_font_regular+316
0x276C	0x3F404040 ;_font_regular+320
0x2770	0x40201F00 ;_font_regular+324
0x2774	0x3F001F20 ;_font_regular+328
0x2778	0x3F403840 ;_font_regular+332
0x277C	0x08146300 ;_font_regular+336
0x2780	0x07006314 ;_font_regular+340
0x2784	0x07087008 ;_font_regular+344
0x2788	0x49516100 ;_font_regular+348
0x278C	0x00004345 ;_font_regular+352
0x2790	0x0041417F ;_font_regular+356
0x2794	0x08040200 ;_font_regular+360
0x2798	0x00002010 ;_font_regular+364
0x279C	0x007F4141 ;_font_regular+368
0x27A0	0x01020400 ;_font_regular+372
0x27A4	0x40000402 ;_font_regular+376
0x27A8	0x40404040 ;_font_regular+380
0x27AC	0x02010000 ;_font_regular+384
0x27B0	0x20000004 ;_font_regular+388
0x27B4	0x78545454 ;_font_regular+392
0x27B8	0x44487F00 ;_font_regular+396
0x27BC	0x38003844 ;_font_regular+400
0x27C0	0x20444444 ;_font_regular+404
0x27C4	0x44443800 ;_font_regular+408
0x27C8	0x38007F48 ;_font_regular+412
0x27CC	0x18545454 ;_font_regular+416
0x27D0	0x097E0800 ;_font_regular+420
0x27D4	0x18000201 ;_font_regular+424
0x27D8	0x7CA4A4A4 ;_font_regular+428
0x27DC	0x04087F00 ;_font_regular+432
0x27E0	0x00007804 ;_font_regular+436
0x27E4	0x00407D44 ;_font_regular+440
0x27E8	0x84804000 ;_font_regular+444
0x27EC	0x7F00007D ;_font_regular+448
0x27F0	0x00442810 ;_font_regular+452
0x27F4	0x7F410000 ;_font_regular+456
0x27F8	0x7C000040 ;_font_regular+460
0x27FC	0x78041804 ;_font_regular+464
0x2800	0x04087C00 ;_font_regular+468
0x2804	0x38007804 ;_font_regular+472
0x2808	0x38444444 ;_font_regular+476
0x280C	0x2424FC00 ;_font_regular+480
0x2810	0x18001824 ;_font_regular+484
0x2814	0xFC182424 ;_font_regular+488
0x2818	0x04087C00 ;_font_regular+492
0x281C	0x48000804 ;_font_regular+496
0x2820	0x20545454 ;_font_regular+500
0x2824	0x443F0400 ;_font_regular+504
0x2828	0x3C002040 ;_font_regular+508
0x282C	0x7C204040 ;_font_regular+512
0x2830	0x40201C00 ;_font_regular+516
0x2834	0x3C001C20 ;_font_regular+520
0x2838	0x3C403040 ;_font_regular+524
0x283C	0x10284400 ;_font_regular+528
0x2840	0x1C004428 ;_font_regular+532
0x2844	0x7CA0A0A0 ;_font_regular+536
0x2848	0x54644400 ;_font_regular+540
0x284C	0x1414444C ;_font_regular+544
0x2850	0x14141414 ;_font_regular+548
; end of _font_regular
;__Lib_GPIO_32F401x_Defs.c,665 :: __GPIO_MODULE_I2C1_PB89 [108]
0x2854	0x00000418 ;__GPIO_MODULE_I2C1_PB89+0
0x2858	0x00000419 ;__GPIO_MODULE_I2C1_PB89+4
0x285C	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB89+8
0x2860	0x00000000 ;__GPIO_MODULE_I2C1_PB89+12
0x2864	0x00000000 ;__GPIO_MODULE_I2C1_PB89+16
0x2868	0x00000000 ;__GPIO_MODULE_I2C1_PB89+20
0x286C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+24
0x2870	0x00000000 ;__GPIO_MODULE_I2C1_PB89+28
0x2874	0x00000000 ;__GPIO_MODULE_I2C1_PB89+32
0x2878	0x00000000 ;__GPIO_MODULE_I2C1_PB89+36
0x287C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+40
0x2880	0x00000000 ;__GPIO_MODULE_I2C1_PB89+44
0x2884	0x00000000 ;__GPIO_MODULE_I2C1_PB89+48
0x2888	0x00000828 ;__GPIO_MODULE_I2C1_PB89+52
0x288C	0x00000828 ;__GPIO_MODULE_I2C1_PB89+56
0x2890	0x00000000 ;__GPIO_MODULE_I2C1_PB89+60
0x2894	0x00000000 ;__GPIO_MODULE_I2C1_PB89+64
0x2898	0x00000000 ;__GPIO_MODULE_I2C1_PB89+68
0x289C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+72
0x28A0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+76
0x28A4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+80
0x28A8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+84
0x28AC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+88
0x28B0	0x00000000 ;__GPIO_MODULE_I2C1_PB89+92
0x28B4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+96
0x28B8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+100
0x28BC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+104
; end of __GPIO_MODULE_I2C1_PB89
;,0 :: _initBlock_3 [44]
; Containing: ?ICS?lstr2_Temp [17]
;             ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
;             ?ICS?lstr1_Temp [11]
0x28C0	0x35374D4C ;_initBlock_3+0 : ?ICS?lstr2_Temp at 0x28C0
0x28C4	0x65685420 ;_initBlock_3+4
0x28C8	0x6D6F6D72 ;_initBlock_3+8
0x28CC	0x72657465 ;_initBlock_3+12
0x28D0	0x00000000 ;_initBlock_3+16 : ?ICS__Lib_System_4XX_APBAHBPrescTable at 0x28D1
0x28D4	0x03020100 ;_initBlock_3+20
0x28D8	0x03020104 ;_initBlock_3+24
0x28DC	0x08070604 ;_initBlock_3+28
0x28E0	0x20202009 ;_initBlock_3+32 : ?ICS?lstr1_Temp at 0x28E1
0x28E4	0x20202020 ;_initBlock_3+36
0x28E8	0x00202020 ;_initBlock_3+40
; end of _initBlock_3
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0194      [26]    _I2Cx_Get_Status
0x01B0      [24]    _I2Cx_Is_Idle
0x01C8      [26]    __Lib_I2C_32F4x1_123_I2Cx_Wait_For_Idle
0x01E4      [12]    _Get_Fosc_kHz
0x01F0     [236]    __Lib_GPIO_32F4x1_GPIO_Config_Pin_Alternate_Function
0x02DC      [36]    _ChekXForEvent
0x0300     [180]    _I2Cx_Write
0x03B4     [132]    _RCC_GetClocksFrequency
0x0438      [70]    _GPIO_Alternate_Function_Enable
0x0480      [68]    _I2Cx_Start
0x04C4     [652]    _I2Cx_Read
0x0750      [36]    _I2C1_Write
0x0774      [24]    _I2C1_Start
0x078C     [468]    _I2Cx_Init_Advanced
0x0960      [54]    _LM75_write_byte
0x0998      [64]    _OLED_gotoxy
0x09D8      [92]    _OLED_print_char
0x0A34      [36]    _I2C1_Read
0x0A58      [32]    _I2C_Set_Active
0x0A78      [54]    _OLED_write
0x0AB0      [88]    _OLED_reset_sequence
0x0B08      [28]    _I2C1_Init_Advanced
0x0B24      [92]    _OLED_print_string
0x0B80     [870]    _OLED_print_int
0x0EE8     [276]    _OLED_print_decimal
0x0FFC      [90]    _LM75_read_bytes
0x1058     [128]    _Draw_Pixel
0x10D8     [132]    _OLED_draw_bitmap
0x115C     [184]    _GPIO_Clk_Enable
0x1214     [608]    _GPIO_Config
0x1478     [364]    _OLED_init
0x15E8      [84]    _LM75_init
0x163C     [376]    _OLED_print_float
0x17B4     [410]    _Draw_Rectangle
0x1950     [124]    _background_layer
0x19CC      [76]    __Lib_System_4XX_SystemClockSetDefault
0x1A18      [20]    ___CC2DW
0x1A2C      [58]    ___FillZeros
0x1A68      [44]    _get_temp
0x1A94      [60]    _setup_mcu
0x1AD0     [424]    _Draw_Line
0x1C78       [8]    ___GenExcept
0x1C80      [42]    ___EnableFPU
0x1CAC      [36]    __Lib_System_4XX_InitialSetUpFosc
0x1CD0     [508]    _main
0x1ECC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_OLED_print_float_value
0x20000000      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000010    [1024]    _buffer
0x20000410       [4]    ___System_CLOCK_IN_KHZ
0x20000414       [4]    _I2C_Start_Ptr
0x20000418       [4]    _I2C_Read_Ptr
0x2000041C       [4]    _I2C_Write_Ptr
0x20000420       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x222C    [1024]    _image
0x262C     [552]    _font_regular
0x2854     [108]    __GPIO_MODULE_I2C1_PB89
0x28C0      [17]    ?ICS?lstr2_Temp
0x28D1      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x28E1      [11]    ?ICS?lstr1_Temp
