{"Mark D. Hill": [0, ["Weak Ordering - A New Definition", ["Sarita V. Adve", "Mark D. Hill"], "https://doi.org/10.1145/325164.325100", "isca", 1990]], "John L. Hennessy": [0, ["Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Daniel Lenoski", "James Laudon", "Phillip B. Gibbons", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/325164.325102", "isca", 1990], ["The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor", ["Daniel Lenoski", "James Laudon", "Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/325164.325132", "isca", 1990]], "Umakishore Ramachandran": [0, ["Synchronization with Multiprocessor Caches", ["Joonwon Lee", "Umakishore Ramachandran"], "https://doi.org/10.1145/325164.325107", "isca", 1990]], "Nian-Feng Tzeng": [0, ["Dynamic Processor Allocation in Hypercube Computers", ["Po-Jen Chuang", "Nian-Feng Tzeng"], "https://doi.org/10.1145/325164.325110", "isca", 1990]], "Bruce W. Arden": [0, ["A New Approach to Fast Control of r2 x r2 3-Stage Benes Networks of r x r Crossbar Switches", ["Abdou Youssef", "Bruce W. Arden"], "https://doi.org/10.1145/325164.325113", "isca", 1990]], "William J. Dally": [0, ["Virtual-Channel Flow Control", ["William J. Dally"], "https://doi.org/10.1145/325164.325115", "isca", 1990]], "Jon A. Webb": [0, ["Supporting Systolic and Memory Communciation in iWarp", ["Shekhar Borkar", "Robert Cohn", "George W. Cox", "Thomas R. Gross", "H. T. Kung", "Monica S. Lam", "Margie Levine", "Brian Moore", "Wire Moore", "Craig Peterson", "Jim Susman", "Jim Sutton", "John Urbanski", "Jon A. Webb"], "https://doi.org/10.1145/325164.325116", "isca", 1990]], "David E. Culler": [0, ["Monsoon: An Explicit Token-Store Architecture", ["Gregory M. Papadopoulos", "David E. Culler"], "https://doi.org/10.1145/325164.325117", "isca", 1990]], "Marc A. Viredaz": [0, ["The K2 Parallel Processor: Architecture and Hardware Implementation", ["Marco Annaratone", "Marco Fillo", "Kiyoshi Nakabayashi", "Marc A. Viredaz"], "https://doi.org/10.1145/325164.325118", "isca", 1990]], "John Kubiatowicz": [0, ["APRIL: A Processor Architecture for Multiprocessing", ["Anant Agarwal", "Beng-Hong Lim", "David A. Kranz", "John Kubiatowicz"], "https://doi.org/10.1145/325164.325119", "isca", 1990]], "Mosur Ravishankar": [0, ["PLUS: A Distributed Shared-Memory System", ["Roberto Bisiani", "Mosur Ravishankar"], "https://doi.org/10.1145/325164.325121", "isca", 1990]], "Willy Zwaenepoel": [0, ["Adaptive Software Cache Management for Distributed Shared Memory Architectures", ["John K. Bennett", "John B. Carter", "Willy Zwaenepoel"], "https://doi.org/10.1145/325164.325124", "isca", 1990]], "A. Richard Newton": [0, ["An Empirical Evaluation of Two Memory-Efficient Directory Methods", ["Brian W. OKrafka", "A. Richard Newton"], "https://doi.org/10.1145/325164.325130", "isca", 1990]], "Steven A. Przybylski": [0, ["The Performance Impact of Block Sizes and Fetch Strategies", ["Steven A. Przybylski"], "https://doi.org/10.1145/325164.325135", "isca", 1990]], "O. Danieli": [0, ["Performance Comparison of Load/Store and Symmetric Instruction Set Architectures", ["D. Alpert", "Amir Averbuch", "O. Danieli"], "https://doi.org/10.1145/325164.325137", "isca", 1990]], "David B. Whalley": [0, ["Reducing the Cost of Branches by Using Registers", ["Jack W. Davidson", "David B. Whalley"], "https://doi.org/10.1145/325164.325138", "isca", 1990]], "Harry F. Jordan": [0, ["An Investigation of Static Versus Dynamic Scheduling", ["Carl E. Love", "Harry F. Jordan"], "https://doi.org/10.1145/325164.325140", "isca", 1990]], "Richard Brunner": [0, ["VAX Vector Architecture", ["Dileep Bhandarkar", "Richard Brunner"], "https://doi.org/10.1145/325164.325145", "isca", 1990]], "Robert L. Jardine": [0, ["Multiple Instruction Issue in the NonStop Cyclone Processor", ["Robert W. Horst", "Richard L. Harris", "Robert L. Jardine"], "https://doi.org/10.1145/325164.325147", "isca", 1990]], "Mark Sweiger": [0, ["Performance of an OLTP Application on Symmetry Multiprocessor System", ["Shreekant S. Thakkar", "Mark Sweiger"], "https://doi.org/10.1145/325164.325149", "isca", 1990]], "Pen-Chung Yew": [0, ["The Impact of Synchronization and Granularity on Parallel Systems", ["Ding-Kai Chen", "Hong-Men Su", "Pen-Chung Yew"], "https://doi.org/10.1145/325164.325150", "isca", 1990]], "Bjorn O. Bakka": [0, ["Trace-Driven Simulations for a Two-Level Cache Design in Open Bus Systems", ["Hakon O. Bugge", "Ernst H. Kristiansen", "Bjorn O. Bakka"], "https://doi.org/10.1145/325164.325151", "isca", 1990]], "Prithviraj Banerjee": [0, ["Performance Measurement and Trace Driven Simulation of Parallel CAD and Numeric Applications on a Hypercube Multicomputer", ["Jiun-Ming Hsu", "Prithviraj Banerjee"], "https://doi.org/10.1145/325164.325152", "isca", 1990], ["A Study of I/O Behavior of Perfect Benchmarks on a Multiprocessor", ["A. L. Narasimha Reddy", "Prithviraj Banerjee"], "https://doi.org/10.1145/325164.325157", "isca", 1990]], "David W. Wall": [0, ["Generation and Analysis of Very Long Address Traces", ["Anita Borg", "Richard E. Kessler", "David W. Wall"], "https://doi.org/10.1145/325164.325153", "isca", 1990]], "Tep P. Dobry": [0, ["Fast Prolog with an Extended General Purpose Architecture", ["Bruce K. Holmer", "Barton Sano", "Michael J. Carlton", "Peter Van Roy", "Ralph Clarke Haygood", "William R. Bush", "Alvin M. Despain", "Joan M. Pendleton", "Tep P. Dobry"], "https://doi.org/10.1145/325164.325154", "isca", 1990]], "Milos D. Ercegovac": [0, ["Architectural Support for the Management of Tightly-Coupled Fine-Grain Goals in Flat Concurrent Prolog", ["Leon Alkalaj", "Tomas Lang", "Milos D. Ercegovac"], "https://doi.org/10.1145/325164.325155", "isca", 1990]], "Lawrence Snyder": [0, ["Balance in Architectural Design", ["Samuel Ho", "Lawrence Snyder"], "https://doi.org/10.1145/325164.325156", "isca", 1990]], "David A. Patterson": [0, ["Maximizing Performance in a Striped Disk Array", ["Peter M. Chen", "David A. Patterson"], "https://doi.org/10.1145/325164.325158", "isca", 1990]], "Greg Dykema": [0, ["A Distributed I/O Architecture for HARTS", ["Kang G. Shin", "Greg Dykema"], "https://doi.org/10.1145/325164.325159", "isca", 1990]], "Mark Horowitz": [0, ["Boosting Beyond Static Scheduling in a Superscalar Processor", ["Michael D. Smith", "Monica S. Lam", "Mark Horowitz"], "https://doi.org/10.1145/325164.325160", "isca", 1990]], "Michael Farmwald": [0, ["The TLB Slice - A Low-Cost High-Speed Address Translation Mechanism", ["George Taylor", "Peter Davies", "Michael Farmwald"], "https://doi.org/10.1145/325164.325161", "isca", 1990]], "Norman P. Jouppi": [0, ["Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", ["Norman P. Jouppi"], "https://doi.org/10.1145/325164.325162", "isca", 1990]]}