#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Apr 18 12:45:15 2021
# Process ID: 10200
# Current directory: C:/Users/CSE.CAL/Desktop/MS3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13740 C:\Users\CSE.CAL\Desktop\MS3\project_1\project_1.xpr
# Log file: C:/Users/CSE.CAL/Desktop/MS3/project_1/vivado.log
# Journal file: C:/Users/CSE.CAL/Desktop/MS3/project_1\vivado.jou
#-----------------------------------------------------------
start_guiopen_project C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.xpr
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 855.258 ; gain = 228.875
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 12:48:50 2021...
led to delete one or more files in run directory C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Apr 18 12:48:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
close [ open C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v w ]
add_files C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v
set_property top Four_Digit_Seven_Segment_Driver_Optimized [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
ERROR: [VRFC 10-2071] stall is already implicitly declared on line 79 [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:111]
ERROR: [VRFC 10-46] bfd1 is already declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:116]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:218]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:219]
ERROR: [VRFC 10-91] zero_flag is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:220]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top processor [current_fileset]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
ERROR: [VRFC 10-2071] stall is already implicitly declared on line 79 [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:111]
ERROR: [VRFC 10-46] bfd1 is already declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:116]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:218]
ERROR: [VRFC 10-91] data_out is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:219]
ERROR: [VRFC 10-91] zero_flag is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:220]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:79]
ERROR: [VRFC 10-2071] stall is already implicitly declared on line 79 [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:111]
ERROR: [VRFC 10-46] bfd1 is already declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:116]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
ERROR: [VRFC 10-46] bfd1 is already declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:116]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
ERROR: [VRFC 10-1532] use of undefined macro OPCODE_Load [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:28]
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:28]
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:29]
ERROR: [VRFC 10-1040] module branch_forward_unit ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <nbit_mux> not found while processing module instance <hdmux> [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
ERROR: [VRFC 10-2063] Module <branch_control> not found while processing module instance <bc> [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
ERROR: [VRFC 10-2063] Module <ripple_carry_adder> not found while processing module instance <rc1> [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
ERROR: [VRFC 10-2063] Module <mux4x1> not found while processing module instance <pc> [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:167]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:75]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xsim.dir/processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 18 14:28:40 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 941.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS3/project_1/exp1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS3/project_1/exp1_tb_behav.wcfg
WARNING: Simulation object /processor_tb/uut/inst was not found in the design.
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 959.246 ; gain = 17.367
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [VRFC 10-311] analyzing module nbit_mux
ERROR: [VRFC 10-1040] module nbit_mux ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:255]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:203]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 959.246 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 959.246 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:203]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 959.246 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:203]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 974.957 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:136]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:203]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 974.957 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.719 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
ERROR: [VRFC 10-91] ID_EX_MemRead is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:34]
ERROR: [VRFC 10-1040] module branch_forward_unit ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
ERROR: [VRFC 10-91] ID_EX_Rd is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:34]
ERROR: [VRFC 10-1040] module branch_forward_unit ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.719 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xsim.dir/processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 21 04:32:49 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.859 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.859 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.859 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.859 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:76]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.859 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.859 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:112]
ERROR: [VRFC 10-1412] syntax error near ID_EX_OPCODE [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:112]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [VRFC 10-311] analyzing module nbit_mux
ERROR: [VRFC 10-1040] module nbit_mux ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:254]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [VRFC 10-311] analyzing module nbit_mux
ERROR: [VRFC 10-1040] module nbit_mux ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:254]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol ID_EX_, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:112]
ERROR: [VRFC 10-1412] syntax error near ID_EX_OPCODE [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:112]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:135]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [VRFC 10-311] analyzing module nbit_mux
ERROR: [VRFC 10-1040] module nbit_mux ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:254]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 04:39:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:75]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:119]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:137]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:204]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.859 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:81]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:138]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register stall is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:57]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 04:41:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
ERROR: [VRFC 10-529] concurrent assignment to a non-net stall is not permitted [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.859 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol IF_Inst, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 65 differs from formal bit length 96 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:82]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.539 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1100.539 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1100.539 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1102.660 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
ERROR: [VRFC 10-529] concurrent assignment to a non-net stall is not permitted [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 05:10:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
WARNING: [VRFC 10-278] actual bit length 205 differs from formal bit length 206 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:206]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=187)
Compiling module xil_defaultlib.load_rst_reg(N=206)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1102.660 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:139]
ERROR: [VRFC 10-1412] syntax error near } [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:185]
ERROR: [VRFC 10-91] MEM_WB_Inst is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:114]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 13:21:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
ERROR: [VRFC 10-91] MEM_WB_Inst is not declared [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:116]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 13:23:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 13:28:03 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:122]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:207]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.980 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:122]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:207]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.484 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:122]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:207]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.484 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:122]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:207]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:122]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:140]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:207]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.297 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.297 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1176.270 ; gain = 0.973
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1177.414 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.906 ; gain = 8.492
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.305 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.305 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1227.305 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1227.305 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.004 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1233.004 ; gain = 5.699
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1233.004 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1238.285 ; gain = 5.281
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.438 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.586 ; gain = 7.148
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.941 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1274.941 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1274.941 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.738 ; gain = 0.797
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1275.738 ; gain = 0.797
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.816 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1285.887 ; gain = 7.070
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.953 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.953 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.953 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.930 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1320.930 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1335.160 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.348 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1346.348 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1349.973 ; gain = 3.625
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.809 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1361.977 ; gain = 6.168
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.477 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1373.656 ; gain = 7.180
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1376.676 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1391.676 ; gain = 13.379
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1391.676 ; gain = 13.379
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1403.594 ; gain = 8.199
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.930 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1417.930 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.660 ; gain = 6.105
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.125 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.770 ; gain = 0.645
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=261)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=197)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1449.023 ; gain = 7.809
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol EXMEM_reg2_fwd, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:141]
ERROR: [VRFC 10-2071] EXMEM_reg2_fwd is already implicitly declared on line 77 [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:166]
ERROR: [VRFC 10-1040] module processor ignored due to previous errors [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 16:15:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 16:16:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1463.820 ; gain = 7.512
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Apr 21 16:19:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.520 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.520 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.520 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.520 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.520 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1497.418 ; gain = 0.898
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.836 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1568.836 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.836 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.836 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1571.238 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1591.301 ; gain = 20.063
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ripple_carryadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
INFO: [VRFC 10-311] analyzing module nbit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_rst_reg
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/branch_forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Digit_Seven_Segment_Driver_Optimized
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sim_1/new/exp1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:80]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:144]
WARNING: [VRFC 10-278] actual bit length 220 differs from formal bit length 221 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:212]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flipflop
Compiling module xil_defaultlib.load_rst_reg(N=96)
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.load_rst_reg_default
Compiling module xil_defaultlib.regFile_default
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.mux_32
Compiling module xil_defaultlib.branch_forward_unit
Compiling module xil_defaultlib.nbit_mux(N=9)
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.mux4x1
Compiling module xil_defaultlib.load_rst_reg(N=293)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.load_rst_reg(N=229)
Compiling module xil_defaultlib.load_rst_reg(N=221)
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1609.438 ; gain = 16.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 16:55:58 2021...
