#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 27 11:16:09 2019
# Process ID: 6392
# Current directory: C:/Users/raf_0/Desktop/ADC/lectureADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13816 C:\Users\raf_0\Desktop\ADC\lectureADC\lectureADC.xpr
# Log file: C:/Users/raf_0/Desktop/ADC/lectureADC/vivado.log
# Journal file: C:/Users/raf_0/Desktop/ADC/lectureADC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.xpr
launch_sdk -workspace C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk -hwspec C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk/Top.hdf
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.runs/impl_1/Top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.runs/impl_1/Top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
launch_sdk -workspace C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk -hwspec C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk/Top.hdf
launch_sdk -workspace C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk -hwspec C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.sdk/Top.hdf
open_bd_design {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.srcs/sources_1/bd/design_1/design_1.bd}
import_files -norecurse {C:/Users/raf_0/Desktop/ADC/sources_1/new/Traitement.vhd C:/Users/raf_0/Desktop/ADC/sources_1/new/compteur_signal.vhd C:/Users/raf_0/Desktop/ADC/sources_1/new/memory_block.vhd C:/Users/raf_0/Desktop/ADC/sources_1/new/Velocyraptor_package.vhd C:/Users/raf_0/Desktop/ADC/sources_1/new/magnetic.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv usherbrooke.ca:user:myip:1.0 myip_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_1/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_1/S00_AXI]
set_property location {3 1000 917} [get_bd_cells myip_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_cells myip_1]
create_peripheral xilinx.com user myIO_IP 1.0 -dir C:/Users/raf_0/Desktop/ADC/lectureADC/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myIO_IP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myIO_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myIO_IP:1.0]
set_property  ip_repo_paths  {C:/Users/raf_0/Desktop/ADC/lectureADC/../ip_repo/myIO_IP_1.0 C:/Users/raf_0/Desktop/ADC/ip_repo/myip_1.0 C:/Users/raf_0/Desktop/ADC/ip_repo/myip_1.0 c:/Users/demo1701/Downloads/FichiersAtelier1/Pmod_vivado-library-2018.2-1} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myIO_IP_v1_0 -directory C:/Users/raf_0/Desktop/ADC/lectureADC/../ip_repo c:/Users/raf_0/Desktop/ADC/ip_repo/myIO_IP_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/raf_0/Desktop/ADC/ip_repo/myIO_IP_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myIO_IP:1.0 myIO_IP_0
endgroup
set_property location {4 1147 901} [get_bd_cells myIO_IP_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myIO_IP_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myIO_IP_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins myIO_IP_0/i_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins myIO_IP_0/o_data]
endgroup
set_property name i_data [get_bd_ports i_data_0]
set_property name o_data [get_bd_ports o_data_0]
validate_bd_design
regenerate_bd_layout
upgrade_ip [get_ips *]
validate_bd_design
upgrade_ip [get_ips *]
report_ip_status
set_property  ip_repo_paths  {c:/Users/raf_0/Desktop/ADC/ip_repo/myIO_IP_1.0 c:/Users/raf_0/Desktop/ADC/ip_repo/myip_1.0 c:/Users/demo1701/Downloads/FichiersAtelier1/Pmod_vivado-library-2018.2-1 C:/Users/raf_0/Desktop/ADC/Pmod_vivado-library-2018.2-1} [current_project]
update_ip_catalog
config_webtalk -user on
update_ip_catalog
update_ip_catalog
validate_bd_design
upgrade_ip [get_ips *]
validate_bd_design
open_bd_design {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myIO_IP:1.0 myIO_IP_1
endgroup
set_property location {3 1093 400} [get_bd_cells myIO_IP_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myIO_IP_1/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myIO_IP_1/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins myIO_IP_1/i_data]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins myIO_IP_1/o_data]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_nets i_data_0_2] [get_bd_nets myIO_IP_1_o_data] [get_bd_cells myIO_IP_1]
delete_bd_objs [get_bd_ports o_data_0]
delete_bd_objs [get_bd_ports i_data_0]
save_bd_design
open_bd_design {C:/Users/raf_0/Desktop/ADC/lectureADC/lectureADC.srcs/sources_1/bd/design_1/design_1.bd}
