
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.953 ; gain = 160.879
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Command: synth_design -top design_1_wrapper -part xcku5p-ffvb676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 88144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2926.496 ; gain = 380.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_1' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_ddr4_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_1' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_ddr4_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'design_1_ddr4_0_1' is unconnected for instance 'ddr4_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_bid' of module 'design_1_ddr4_0_1' is unconnected for instance 'ddr4_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_rid' of module 'design_1_ddr4_0_1' is unconnected for instance 'ddr4_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'design_1_ddr4_0_1' is unconnected for instance 'ddr4_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7023] instance 'ddr4_0' of module 'design_1_ddr4_0_1' has 60 connections declared, but only 56 given [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:267]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ddr4_0_333M_0' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_rst_ddr4_0_333M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ddr4_0_333M_0' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_rst_ddr4_0_333M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ddr4_0_333M_0' is unconnected for instance 'rst_ddr4_0_333M' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:324]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ddr4_0_333M_0' is unconnected for instance 'rst_ddr4_0_333M' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:324]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ddr4_0_333M_0' is unconnected for instance 'rst_ddr4_0_333M' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:324]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ddr4_0_333M_0' is unconnected for instance 'rst_ddr4_0_333M' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:324]
WARNING: [Synth 8-7023] instance 'rst_ddr4_0_333M' of module 'design_1_rst_ddr4_0_333M_0' has 10 connections declared, but only 6 given [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:324]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/.Xil/Vivado-53424-DESKTOP-IDDMGFU/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_data' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
WARNING: [Synth 8-7071] port 'cfg_mgmt_read_write_done' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 56 connections declared, but only 51 given [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:339]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [D:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3024.129 ; gain = 477.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3042.055 ; gain = 495.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3042.055 ; gain = 495.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3042.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_333M_0/design_1_rst_ddr4_0_333M_0/design_1_rst_ddr4_0_333M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_333M'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_rst_ddr4_0_333M_0/design_1_rst_ddr4_0_333M_0/design_1_rst_ddr4_0_333M_0_in_context.xdc] for cell 'design_1_i/rst_ddr4_0_333M'
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc] for cell 'design_1_i/ddr4_0'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc] for cell 'design_1_i/ddr4_0'
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Finished Parsing XDC File [d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [D:/VIVADO231/ku5p/pcie_test/pcie_test.srcs/constrs_1/new/pcie_test.xdc]
Finished Parsing XDC File [D:/VIVADO231/ku5p/pcie_test/pcie_test.srcs/constrs_1/new/pcie_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VIVADO231/ku5p/pcie_test/pcie_test.srcs/constrs_1/new/pcie_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3079.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3079.395 ; gain = 533.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3079.395 ; gain = 533.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_act_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_act_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[10]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[10]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[11]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[11]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[12]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[12]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[13]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[13]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[14]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[14]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[15]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[15]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[16]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[16]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[4]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[4]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[5]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[5]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[6]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[6]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[7]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[7]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[8]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[8]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[9]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_adr[9]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_ba[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_ba[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_ba[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_ba[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_bg[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_bg[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_ck_c[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_ck_c[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_ck_t[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_ck_t[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_cke[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_cke[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_cs_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_cs_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dm_n[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[10]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[10]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[11]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[11]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[12]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[12]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[13]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[13]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[14]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[14]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[15]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[15]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[16]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[16]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[17]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[17]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[18]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[18]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[19]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[19]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[20]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[20]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[21]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[21]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[22]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[22]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[23]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[23]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[24]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[24]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[25]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[25]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[26]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[26]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[27]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[27]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[28]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[28]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[29]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[29]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[30]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[30]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[31]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[31]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[4]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[4]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[5]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[5]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[6]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[6]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[7]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[7]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[8]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[8]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[9]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dq[9]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_c[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_dqs_t[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_odt[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_odt[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_rtl_0_reset_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_rtl_0_reset_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR4_DIFF_CLK_clk_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR4_DIFF_CLK_clk_n. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR4_DIFF_CLK_clk_p. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR4_DIFF_CLK_clk_p. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_1/design_1_ddr4_0_1/design_1_ddr4_0_1_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxn[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_rxp[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txn[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[0]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[1]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[2]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_7x_mgt_rtl_0_txp[3]. (constraint file  d:/VIVADO231/ku5p/pcie_test/pcie_test.gen/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc, line 33).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ddr4_0_333M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ddr4_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xdma_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3079.395 ; gain = 533.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3079.395 ; gain = 533.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3079.395 ; gain = 533.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3471.855 ; gain = 925.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3472.078 ; gain = 925.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3482.027 ; gain = 935.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_axi_smc_0             |         1|
|2     |design_1_ddr4_0_1              |         1|
|3     |design_1_rst_ddr4_0_333M_0     |         1|
|4     |design_1_util_ds_buf_0_0       |         1|
|5     |design_1_util_vector_logic_0_0 |         1|
|6     |design_1_xdma_0_0              |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_axi_smc             |     1|
|2     |design_1_ddr4_0              |     1|
|3     |design_1_rst_ddr4_0_333M     |     1|
|4     |design_1_util_ds_buf_0       |     1|
|5     |design_1_util_vector_logic_0 |     1|
|6     |design_1_xdma_0              |     1|
|7     |IBUF                         |     2|
|8     |OBUF                         |     2|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3497.809 ; gain = 914.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3497.809 ; gain = 951.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3509.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3539.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: da64f383
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3539.457 ; gain = 2066.723
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO231/ku5p/pcie_test/pcie_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 17:54:08 2025...
