INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.gen/sources_1/ip/blk_mem_gen_i/sim/blk_mem_gen_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_i
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/alu_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/blk_mem_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/decode_to_execute_reg_wall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_to_execute_reg_wall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_to_decode_reg_wall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_to_decode_reg_wall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_blk_mem_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_blk_mem_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/multiop_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiop_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/prog_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prog_ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/dec_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/exec_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/fetch_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/store_load_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_load_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/sources_1/new/instr_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle/blackboard/risc_v_processor/risc_v_processor.srcs/pipe_stage_sims/new/tb_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fetch
