Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 0c4360102622422a9111b7ecd16a6654 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wrapper_behav xil_defaultlib.wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/latch.v" Line 1. Module latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aswan_000/Desktop/ee214/project 4/4.2 challenge yourself/4.2.srcs/sources_1/imports/project 4/latch.v" Line 1. Module latch doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot wrapper_behav
