[{"id": "1", "content": "```\nDefine the module named TopModule with an 8-bit input port 'in' and an 8-bit output port 'out'.\n\nRetrieved Related Information:\n- in: 8-bit input signal (Type: Signal)\n- out: 8-bit output signal (Type: Signal)\n- The module should reverse the bit ordering of the input port and write the result to the output port. (Type: StateTransition)\n```\n", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  in  (8 bits)\n - output out (8 bits)", "parent_tasks": []}, {"id": "2", "content": "```\nImplement the logic to reverse the bit ordering of the 8-bit input port 'in' and assign the result to the 8-bit output port 'out'.\n\nRetrieved Related Information:\n- in: 8-bit input signal\n- out: 8-bit output signal\n- The module should reverse the bit ordering of the input port and write the result to the output port.\n```\n", "source": "The module should reverse the bit ordering of the input port and write the result to the output port.", "parent_tasks": ["1"]}]