// Seed: 2082196747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_14;
  parameter id_15 = 1;
  wire id_16;
  assign module_1.id_0 = 0;
  assign id_11 = id_13;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    output uwire id_6
);
  wire id_8;
  assign id_2 = id_5;
  always @(negedge 1) begin : LABEL_0
    wait (-1'b0);
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
