# ğŸ“©IMSIC

<!-- vim-markdown-toc GFM -->

* [å•ä¸ªIMSICçš„åŠŸèƒ½ï¼ˆIndividual IMSIC Functionalityï¼‰](#å•ä¸ªimsicçš„åŠŸèƒ½individual-imsic-functionality)
  * [IMSICçš„è¾“å…¥ä¸è¾“å‡ºï¼ˆIMSIC IOï¼‰](#imsicçš„è¾“å…¥ä¸è¾“å‡ºimsic-io)
  * [ä¸­æ–­æ–‡ä»¶çš„è¾“å…¥ä¸è¾“å‡ºï¼ˆInterrupt File IOï¼‰](#ä¸­æ–­æ–‡ä»¶çš„è¾“å…¥ä¸è¾“å‡ºinterrupt-file-io)
  * [ä¸­æ–­æ–‡ä»¶çš„å†…å­˜æ˜ å°„å¯„å­˜å™¨ï¼ˆInterrupt File Memory-mapped Registersï¼‰](#ä¸­æ–­æ–‡ä»¶çš„å†…å­˜æ˜ å°„å¯„å­˜å™¨interrupt-file-memory-mapped-registers)
  * [ä¸­æ–­æ–‡ä»¶å†…éƒ¨çš„å¯„å­˜å™¨ï¼ˆInterrupt File Internal Registersï¼‰](#ä¸­æ–­æ–‡ä»¶å†…éƒ¨çš„å¯„å­˜å™¨interrupt-file-internal-registers)
* [å¤šä¸ªIMSICçš„ç»„ç»‡å½¢å¼ï¼ˆMultiple IMSICs Arrangementï¼‰](#å¤šä¸ªimsicçš„ç»„ç»‡å½¢å¼multiple-imsics-arrangement)
  * [IMSICåœ°å€å­—æ®µï¼ˆIMSIC Address Fieldsï¼‰](#imsicåœ°å€å­—æ®µimsic-address-fields)
  * [IMSICå†…å­˜åŒºåŸŸï¼ˆIMSIC Memory Regionsï¼‰](#imsicå†…å­˜åŒºåŸŸimsic-memory-regions)

<!-- vim-markdown-toc -->

åœ¨å…¸å‹çš„RISC-Vç³»ç»Ÿä¸­ï¼Œæ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒéƒ½é…æœ‰ä¸“ç”¨çš„IMSICã€‚
IMSICæ‰§è¡Œä¸‰ä¸ªä¸»è¦åŠŸèƒ½:

* é€šè¿‡å†…å­˜æ˜ å°„å¯„å­˜å™¨æ¥æ”¶MSIï¼Œ
* ä¸ºå…¶å…³è”çš„å¤„ç†å™¨æ ¸å¿ƒç”Ÿæˆä¸­æ–­ï¼Œ
* ç®¡ç†å¤„ç†å™¨æ ¸å¿ƒæ‰€éœ€çš„AIAæ§åˆ¶å¯„å­˜å™¨ã€‚

In a typical RISC-V system, each hart is paired with its dedicated IMSIC.
The IMSIC performs three main functions:

* Receives MSIs through memory-mapped registers,
* Generates interrupts for its associated hart,
* Manages AIA CSRs under hart control.

åœ¨å¯¹ç§°å¤šå¤„ç†ç³»ç»Ÿä¸­ï¼Œå¤šä¸ªâ€œæ ¸-IMSICâ€å¯¹å¯ä»¥åˆ’åˆ†æˆç»„ï¼Œ
æ¯ç»„åŒ…å«ç›¸åŒæ•°é‡çš„æ ¸-IMSICå¯¹ã€‚

In symmetric multiprocessing systems, multiple harts-IMSIC pairs can be organized into groups,
with each group containing an equal number of pairs.

## å•ä¸ªIMSICçš„åŠŸèƒ½ï¼ˆIndividual IMSIC Functionalityï¼‰

### IMSICçš„è¾“å…¥ä¸è¾“å‡ºï¼ˆIMSIC IOï¼‰

IMSICä¸å…¶å¤„ç†å™¨æ ¸å¿ƒç´§å¯†è€¦åˆï¼Œ
ç›´æ¥ä½¿ç”¨çº¿è·¯è¿æ¥è€Œä¸æ˜¯æ€»çº¿/ç½‘ç»œè¿›è¡Œä¿¡æ¯ä¼ è¾“ã€‚
å…¶å…³é”®ä¿¡å·åŒ…æ‹¬:

* `pendings`: æ¯ä¸ªä¸­æ–­æ–‡ä»¶çš„å¾…å¤„ç†ä¸­æ–­çŠ¶æ€ã€‚
* `{m,s,vs}topei`: æ¯ä¸ªç‰¹æƒæ€ä¸­ï¼Œä¼˜å…ˆçº§æœ€é«˜çš„å¤–éƒ¨ä¸­æ–­å·ã€‚
* `{m.s,vs}iselect`: æ¯ä¸ªç‰¹æƒæ€ä¸­ï¼Œé—´æ¥è®¿é—®æ§åˆ¶å¯„å­˜å™¨çš„åœ°å€ã€‚
* `{m,s,vs}ireg`: æ¯ä¸ªç‰¹æƒæ€ä¸­ï¼Œé—´æ¥è®¿é—®æ§åˆ¶å¯„å­˜å™¨æ‰€è¯»å†™çš„æ•°æ®ã€‚
* `vgein`: è™šæ‹ŸåŒ–ç›‘ç®¡æ€çš„é€‰æ‹©ä¿¡å·ã€‚

The IMSIC is tightly coupled with its hart,
directly using wire connection rather than bus/network for information transfer.
Key signals include:

* `pendings`: Pending interrupt status for each interrupt file.
* `{m,s,vs}topei`: Top external interrupt ID for each privilege level.
* `{m.s,vs}iselect`: CSR indirect access address for each privilege level.
* `{m,s,vs}ireg`: Read and write data for indirect CSR access for each privilege level.
* `vgein`: Virtualized supervisor level selector.

![](./images/imsic_py.svg)

### ä¸­æ–­æ–‡ä»¶çš„è¾“å…¥ä¸è¾“å‡ºï¼ˆInterrupt File IOï¼‰

ä¸€ä¸ªIMSICè´Ÿè´£ç®¡ç†å…¶å¤„ç†å™¨æ ¸å¿ƒä¸­çš„æ‰€æœ‰ç‰¹æƒæ€ï¼Œ
åŒ…æ‹¬ï¼šä¸€ä¸ªæœºå™¨æ€ã€ä¸€ä¸ªç›‘ç®¡æ€å’Œå¤šä¸ªè™šæ‹ŸåŒ–ç›‘ç®¡æ€ã€‚
ç”±äºæ¯ä¸ªæ€çš„è¡Œä¸ºåœ¨ä¸€èˆ¬æƒ…å†µä¸‹æ˜¯ç›¸åŒçš„ï¼ŒAIAè§„èŒƒå°†è¿™äº›åŠŸèƒ½æ¨¡å—åŒ–æˆç‹¬ç«‹ä¸”å¯é‡ç”¨çš„ç»„ä»¶ï¼Œç§°ä¸ºä¸­æ–­æ–‡ä»¶ã€‚
æ¯ä¸ªä¸­æ–­æ–‡ä»¶ä¸IMSICäº¤æ¢ä¸ç‰¹æƒæ€æ— å…³çš„ä¿¡æ¯:

* `pending`: è¯¥ä¸­æ–­æ–‡ä»¶çš„ä¸­æ–­çŠ¶æ€ã€‚
* `topei`: è¯¥ä¸­æ–­æ–‡ä»¶ä¸­ï¼Œä¼˜å…ˆçº§æœ€é«˜çš„å¤–éƒ¨ä¸­æ–­å·ã€‚
* `iselect`: è¯¥ä¸­æ–­æ–‡ä»¶ä¸­ï¼Œé—´æ¥è®¿é—®æ§åˆ¶å¯„å­˜å™¨çš„åœ°å€ã€‚
* `ireg`: è¯¥ä¸­æ–­æ–‡ä»¶ä¸­ï¼Œé—´æ¥è®¿é—®æ§åˆ¶å¯„å­˜å™¨æ‰€è¯»å†™çš„æ•°æ®ã€‚

One IMSIC manages all privilege levels in its hart,
including: one machine level, one supervisor level, and multiple virtualized supervisor levels.
As the behaviors of each level are identical in general, the AIA specification modularizes these functionalities of each level into independent and reusable components, called interrupt files.
Each interrupt file exchanges privilege-agnostic information with IMSIC:

* `pending`: Interrupt pending status for this interrupt file.
* `topei`: Top external interrupt ID for this interrupt file.
* `iselect`: CSR indirect access address for this interrupt file.
* `ireg`: Read and write data for indirect CSR access for this interrupt file.

### ä¸­æ–­æ–‡ä»¶çš„å†…å­˜æ˜ å°„å¯„å­˜å™¨ï¼ˆInterrupt File Memory-mapped Registersï¼‰

æ¯ä¸ªä¸­æ–­æ–‡ä»¶åŒ…å«ä¸€ä¸ª4KBå†…å­˜é¡µï¼Œç”¨äºæ¥æ”¶æ¥è‡ªæ€»çº¿/ç½‘ç»œçš„æ¶ˆæ¯ã€‚
å†…å­˜é¡µå†…ä»…åŒ…å«ä¸€ä¸ª4Bå†…å­˜æ˜ å°„å¯„å­˜å™¨:

* `seteipnum`: ä½äºåç§»é‡0x0å¤„ï¼Œæ¥æ”¶ä¼ å…¥çš„ä¸­æ–­å·ã€‚

Each interrupt file includes a 4KB memory page for receiving messages from bus/network.
The memory page including only one 4B memory-mapped register:

* `seteipnum`: Located at offset of 0x0, receiving incoming interrupt IDs.


### ä¸­æ–­æ–‡ä»¶å†…éƒ¨çš„å¯„å­˜å™¨ï¼ˆInterrupt File Internal Registersï¼‰

æ‰€æœ‰ä¸Šè¿°æ¥å£éƒ½ä¸ä¸­æ–­æ–‡ä»¶çš„å†…éƒ¨å¯„å­˜å™¨äº¤äº’ã€‚
å…³é”®çš„å†…éƒ¨å¯„å­˜å™¨åŒ…æ‹¬:

* `eip[intSrcNumä½]`: è¡¨ç¤ºè¯¥ä¸­æ–­æ˜¯å¦å¾…å¤„ç†ã€‚
* `eie[intSrcNumä½]`: è¡¨ç¤ºè¯¥ä¸­æ–­æ˜¯å¦ä½¿èƒ½ã€‚

Each interrupt file maintains internal registers that interact with the interfaces above.
The key internal registers consist of:

* `eip[intSrcNum bits]`: Whether this interrupt is pending.
* `eie[intSrcNum bits]`: Whether this interrupt is enabled.

## å¤šä¸ªIMSICçš„ç»„ç»‡å½¢å¼ï¼ˆMultiple IMSICs Arrangementï¼‰

åœ¨å¤§å‹ç³»ç»Ÿä¸­ï¼Œæ ¸-IMSICå¯¹å¯ä»¥åˆ†æˆå¤šç»„ã€‚
ä¸‹å›¾æ˜¾ç¤ºäº†ä¸€ä¸ªå¯¹ç§°çš„4æ ¸-IMSICç³»ç»Ÿã€‚
è¿™4å¯¹è¢«åˆ†ä¸º2**ç»„**ï¼Œæ¯ç»„åŒ…å«2ä¸ª**æˆå‘˜**(hart-IMSICå¯¹)ã€‚

In a large system, hart-IMSIC pairs can be divided into groups.
The below figure shows a symmetric 4-hart-IMSIC system.
These 4 pairs are divided into 2 **groups**, and each group contains 2 **members** (hart-IMSIC pairs).

![](./images/imsics_arrangement_py.svg)

### IMSICåœ°å€å­—æ®µï¼ˆIMSIC Address Fieldsï¼‰

ä¸ºäº†æ”¯æŒç‰©ç†å†…å­˜ä¿æŠ¤(physical memory protection, PMP)ï¼Œç›¸åŒç‰¹æƒæ€çš„ä¸­æ–­æ–‡ä»¶ä½äºåŒä¸€å†…å­˜åŒºåŸŸ:

* æœºå™¨æ€å†…å­˜åŒºåŸŸ:
  * æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒå¯¹åº”ä¸€ä¸ªæœºå™¨æ€ä¸­æ–­æ–‡ä»¶
* ç›‘ç®¡æ€å†…å­˜åŒºåŸŸ:
  * æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒå¯¹åº”ä¸€ä¸ªç›‘ç®¡æ€ä¸­æ–­æ–‡ä»¶,
  * æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒå¯¹åº”å¤šä¸ªè™šæ‹ŸåŒ–ç›‘ç®¡æ€ä¸­æ–­æ–‡ä»¶ã€‚

To support physical memory protection (PMP), interrupt files of the same privilege level are located in a same memory region:

* Machine-level memory region:
  * One machine-level interrupt file per hart
* Supervisor-level memory region:
  * One supervisor-level interrupt file per hart,
  * Multiple virtualized supervisor-level interrupt files per hart.

å› æ­¤ï¼Œæ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒåœ¨æœºå™¨æ€å†…å­˜åŒºåŸŸåªå ä¸€é¡µï¼Œä½†åœ¨ç›‘ç®¡æ€å†…å­˜åŒºåŸŸå å¤šé¡µï¼Œ
ç”±**å®¢æˆ·å·**ï¼ˆç›‘ç®¡æ€ä¸º0ï¼Œè™šæ‹ŸåŒ–ç›‘ç®¡æ€ä¸º1ã€2ã€3ã€...)ç´¢å¼•ã€‚
éœ€è¦å››ä¸ªå­—æ®µæ¥ç¡®å®šä¸€ä¸ªIMSICçš„å†…å­˜é¡µçš„åœ°å€ï¼š

* ç‰¹æƒæ€ï¼šæœºå™¨æ€æˆ–ç›‘ç®¡æ€ã€‚
* ç»„å·ï¼šè¯¥IMSICæ‰€å±çš„ç»„ã€‚
* æˆå‘˜å·ï¼šè¯¥IMSICæ‰€å±çš„æˆå‘˜ã€‚
* å®¢æˆ·å·ï¼šç›‘ç®¡æ€æˆ–è™šæ‹ŸåŒ–ç›‘ç®¡æ€ä¹‹ä¸€ã€‚

Thus, each hart has only one page in machine-level memory region and multiple pages in supervisor-level memory region,
indexed by a **guest ID** (0 for supervisor-level, 1,2,3,... for virtualized supervisor level).
When determining the memory page address for a given IMSIC, four fields are needed:

* Privilege Level: Machine level or supervisor level.
* Group ID: The group to which this IMSIC belongs.
* Member ID: The member to which this IMSIC belongs.
* Guest ID: Supervisor level or one of the virtualized supervisor levels.

![](./images/imsic_addr.svg)

æœºå™¨æ€ä¸­æ–­æ–‡ä»¶çš„åœ°å€è¡¨è¾¾å¼ä¸ºï¼š

The formal expression for a machine-level interrupt file address:

$$
\begin{align}
mIntFileAddr =
& mBaseAddr \\\\
& + groupID \times 2^{mGroupStrideWidth} \\\\
& + memberID \times 2^{mMemberStrideWidth} \\\\
& + guestID \times 4K
\end{align}
$$

è™šæ‹ŸåŒ–ç›‘ç®¡æ€ä¸­æ–­æ–‡ä»¶çš„åœ°å€è¡¨è¾¾å¼ä¸ºï¼š

The formal expression for a virtualized supervisor-level interrupt file address:

$$
\begin{align}
vsIntFileAddr =
& vsBaseAddr \\\\
& + groupID \times 2^{vsGroupStrideWidth} \\\\
& + memberID \times 2^{vsMemberStrideWidth} \\\\
& + guestID \times 4K
\end{align}
$$

æŒ‰ç…§AIAè§„èŒƒçš„è¦æ±‚ï¼Œ`vsGroupStrideWidth`ä¸`mGroupStrideWidth`ç›¸åŒã€‚
æ›´å¤šè¯¦ç»†ä¿¡æ¯ï¼Œè¯·å‚é˜…AIAè§„èŒƒ[^imsic_memory_region]ã€‚

As required by the AIA specification, the `vsGroupStrideWidth` is the same as the `mGroupStrideWidth`.
For more details, please refer to the AIA specification[^imsic_memory_region].

### IMSICå†…å­˜åŒºåŸŸï¼ˆIMSIC Memory Regionsï¼‰

æœºå™¨å’Œç›‘ç®¡æ€çš„å†…å­˜åŒºåŸŸå¦‚ä¸‹æ‰€ç¤ºã€‚

The memory regions for machine and supervisor levels are shown as below.

![](./images/imsic_addr_space.svg)

è¿™é‡Œå±•ç¤ºä¸€ä¸ªå…·ä½“çš„ä¾‹å­ã€‚
å‡è®¾æœºå™¨æ€å’Œç›‘ç®¡æ€çš„å†…å­˜åŒºåŸŸåŸºåœ°å€åˆ†åˆ«ä¸º`0x6100_0000`å’Œ`0x8290_0000`ï¼Œé‚£ä¹ˆæ¯ä¸ªä¸­æ–­æ–‡ä»¶çš„åœ°å€ä¸ºï¼š

Here is a concrete example.
Assuming the base addresses for machine-level and supervisor-level memory regions are `0x6100_0000` and `0x8290_0000`, respectively,
the addresses for each interrupt file are:

* Machine-level interrupt files:
  * IMSIC00: `[0x61000000, 0x61000fff]`
  * IMSIC01: `[0x61001000, 0x61001fff]`
  * IMSIC10: `[0x61008000, 0x61008fff]`
  * IMSIC11: `[0x61009000, 0x61009fff]`
* Supervisor-level interrupt files:
  * IMSIC00: `[0x82900000, 0x82903fff]`
  * IMSIC01: `[0x82904000, 0x82907fff]`
  * IMSIC10: `[0x82908000, 0x8290bfff]`
  * IMSIC11: `[0x8290c000, 0x8290ffff]`

[^imsic_memory_region]: The RISC-V Advanced Interrupt Architecture: 3.6. Arrangement of the memory regions of multiple interrupt files
