0.6
2018.2
Jun 14 2018
20:41:02
D:/MTech 1St sem Materials/Analog IC Design/FPGA/UART/UART_rx/UART_rx.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/MTech 1St sem Materials/Analog IC Design/FPGA/UART/UART_rx/UART_rx.srcs/sources_1/new/uart_rx.v,1678713476,verilog,,D:/MTech 1St sem Materials/Analog IC Design/FPGA/UART/UART_rx/UART_rx.srcs/sources_1/new/uartrx_tb.v,,uart_rx,,,,,,,,
D:/MTech 1St sem Materials/Analog IC Design/FPGA/UART/UART_rx/UART_rx.srcs/sources_1/new/uartrx_tb.v,1678713776,verilog,,,,tb_uart_rx,,,,,,,,
