Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 11:01:38 2023
| Host         : NicoleYu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main3_final_control_sets_placed.rpt
| Design       : main3_final
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   272 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           15 |
| No           | No                    | Yes                    |              10 |           10 |
| No           | Yes                   | No                     |             178 |           56 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |         Enable Signal        |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[3]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.pause_reg_LDC_i_1_n_0          |                              | state_transferBCD.pause_reg_LDC_i_2_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | NX_STATE_reg_LDC_i_2_n_0                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | reset                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | NX_STATE_reg_LDC_i_1_n_0                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.pause_reg_LDC_i_1_n_0          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    |                              | state_transferBCD.counter_min_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[0]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[1]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[2]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[4]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_sec_reg[5]_LDC_i_1_n_0 |                              | state_transferBCD.counter_sec_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_min_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                    | action_DOWN/action_out_reg_0 | state_transferBCD.counter_sec_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  reset                                            |                              |                                                  |                1 |              1 |         1.00 |
|  NX_STATE_reg_LDC_i_1_n_0                         |                              | NX_STATE_reg_LDC_i_2_n_0                         |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[3]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[4]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[1]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[5]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[0]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  state_transferBCD.counter_min_reg[2]_LDC_i_1_n_0 |                              | state_transferBCD.counter_min_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  four_digits_unit/ck_5mhz/CLK                     |                              |                                                  |                1 |              2 |         2.00 |
|  clock_1s/CLK                                     |                              | state_transferBCD.counter_sec[5]__0_i_1_n_0      |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                    |                              |                                                  |                4 |              7 |         1.75 |
|  sw_reg[14]_i_2_n_0                               |                              |                                                  |                2 |              7 |         3.50 |
|  p_13_out[7]                                      |                              |                                                  |                2 |              7 |         3.50 |
|  clock_1s/CLK                                     |                              |                                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                    |                              | four_digits_unit/ck_5mhz/action_output           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                    |                              | clock_1s/action_output                           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                    |                              | action_Center/clear                              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                    |                              | action_DOWN/count1[0]_i_1__1_n_0                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                    |                              | action_UP/count1[0]_i_1__0_n_0                   |                8 |             32 |         4.00 |
+---------------------------------------------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+


