

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Wed Dec  4 20:23:28 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------+-------+-------+-------+-------+---------+
        |                                     |                        |    Latency    |    Interval   | Pipeline|
        |               Instance              |         Module         |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------------+------------------------+-------+-------+-------+-------+---------+
        |grp_pointwise_conv2d_fix_fu_14393    |pointwise_conv2d_fix    |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_14403  |pointwise_conv2d_fix_3  |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_14413  |pointwise_conv2d_fix_2  |      ?|      ?|      ?|      ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_14423  |depthwise_conv2d_fix_2  |      ?|      ?|      ?|      ?|   none  |
        |grp_max_pooling2d_fix16_fu_14447     |max_pooling2d_fix16     |      ?|      ?|      ?|      ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_14468  |depthwise_conv2d_fix_1  |      ?|      ?|      ?|      ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_14492  |pointwise_conv2d_fix_1  |  45721|  45721|  45721|  45721|   none  |
        |grp_depthwise_conv2d_fix_fu_14502    |depthwise_conv2d_fix    |   6357|   6357|   6357|   6357|   none  |
        |grp_pointwise_conv2d_fix_4_fu_14508  |pointwise_conv2d_fix_4  |  21225|  21225|  21225|  21225|   none  |
        |grp_up_sampling2d_fix16_fu_14514     |up_sampling2d_fix16     |      ?|      ?|      ?|      ?|   none  |
        |grp_padding2d_fix16_fu_14535         |padding2d_fix16         |    209|  40901|    209|  40901|   none  |
        +-------------------------------------+------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  784|  784|         1|          -|          -|   784|    no    |
        |- Loop 2  |  785|  785|         3|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|    183|   16236|  15681|
|Memory           |       37|      -|     128|     12|
|Multiplexer      |        -|      -|       -|  10000|
|Register         |        -|      -|     604|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       46|    183|   16968|  25835|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       16|     83|      15|     48|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------+---------+-------+------+------+
    |               Instance              |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+------------------------+---------+-------+------+------+
    |grp_depthwise_conv2d_fix_fu_14502    |depthwise_conv2d_fix    |        0|     18|  1116|   898|
    |grp_depthwise_conv2d_fix_1_fu_14468  |depthwise_conv2d_fix_1  |        0|     18|  2096|  1630|
    |grp_depthwise_conv2d_fix_2_fu_14423  |depthwise_conv2d_fix_2  |        0|     18|  2149|  1706|
    |grp_max_pooling2d_fix16_fu_14447     |max_pooling2d_fix16     |        0|      0|  1530|  2652|
    |network_AXILiteS_s_axi_U             |network_AXILiteS_s_axi  |        0|      0|    68|   104|
    |grp_padding2d_fix16_fu_14535         |padding2d_fix16         |        0|      0|   508|   970|
    |grp_pointwise_conv2d_fix_fu_14393    |pointwise_conv2d_fix    |        0|     32|  1860|  1556|
    |grp_pointwise_conv2d_fix_1_fu_14492  |pointwise_conv2d_fix_1  |        8|     17|  1675|  1082|
    |grp_pointwise_conv2d_fix_2_fu_14413  |pointwise_conv2d_fix_2  |        0|     32|  1791|  1532|
    |grp_pointwise_conv2d_fix_3_fu_14403  |pointwise_conv2d_fix_3  |        1|     32|  1819|  1523|
    |grp_pointwise_conv2d_fix_4_fu_14508  |pointwise_conv2d_fix_4  |        0|     16|  1074|   976|
    |grp_up_sampling2d_fix16_fu_14514     |up_sampling2d_fix16     |        0|      0|   550|  1052|
    +-------------------------------------+------------------------+---------+-------+------+------+
    |Total                                |                        |        9|    183| 16236| 15681|
    +-------------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |MemBank_A_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U              |network_MemBank_A              |       16|   0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U            |network_MemBank_Out            |        1|   0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_b_1_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_4_b_s_U  |network_SeparableConv2D_1_b_1  |        0|  32|   4|     16|   16|     1|          256|
    |SeparableConv2D_1_w_1_U  |network_SeparableConv2D_1_w_1  |        1|   0|   0|    144|   16|     1|         2304|
    |SeparableConv2D_2_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_3_b_1_U  |network_SeparableConv2D_2_b_1  |        0|  32|   2|      8|   16|     1|          128|
    |SeparableConv2D_2_w_1_U  |network_SeparableConv2D_2_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_3_w_1_U  |network_SeparableConv2D_3_w_1  |        1|   0|   0|     72|   16|     1|         1152|
    |SeparableConv2D_4_w_s_U  |network_SeparableConv2D_4_w_s  |        1|   0|   0|    144|   16|     1|         2304|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+
    |Total                    |                               |       37| 128|  12|  30064|  176|    11|       481024|
    +-------------------------+-------------------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_14569_p2                        |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_14591_p2                        |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state435_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state436_io                   |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_14563_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_49_fu_14585_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |tmp_last_V_fu_14608_p2                 |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_14602_p2                 |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state438                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 142|          84|          50|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+------+-----------+-----+-----------+
    |                        Name                       |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+------+-----------+-----+-----------+
    |MemBank_A_address0                                 |    56|         13|   14|        182|
    |MemBank_A_address1                                 |    33|          6|   14|         84|
    |MemBank_A_ce0                                      |    56|         13|    1|         13|
    |MemBank_A_ce1                                      |    33|          6|    1|          6|
    |MemBank_A_d0                                       |    38|          7|   16|        112|
    |MemBank_A_we0                                      |    38|          7|    1|          7|
    |MemBank_B_address0                                 |  1761|        404|   14|       5656|
    |MemBank_B_address1                                 |  1733|        397|   14|       5558|
    |MemBank_B_ce0                                      |    56|         13|    1|         13|
    |MemBank_B_ce1                                      |    33|          6|    1|          6|
    |MemBank_B_d0                                       |    38|          7|   16|        112|
    |MemBank_B_we0                                      |    38|          7|    1|          7|
    |MemBank_Out_address0                               |  1721|        394|   10|       3940|
    |MemBank_Out_address1                               |  1717|        393|   10|       3930|
    |SeparableConv2D_1_b_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_1_w_1_ce1                          |     9|          2|    1|          2|
    |SeparableConv2D_2_b_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_2_w_1_ce1                          |     9|          2|    1|          2|
    |SeparableConv2D_3_b_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_3_w_1_ce1                          |     9|          2|    1|          2|
    |SeparableConv2D_4_b_s_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce0                          |     9|          2|    1|          2|
    |SeparableConv2D_4_w_s_ce1                          |     9|          2|    1|          2|
    |ap_NS_fsm                                          |  1893|        437|    1|        437|
    |ap_enable_reg_pp0_iter1                            |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                            |     9|          2|    1|          2|
    |grp_depthwise_conv2d_fix_1_fu_14468_bias_q0        |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_14468_input_height   |    15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_14468_input_width    |    15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_1_fu_14468_kernel_0_q0    |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_14468_kernel_0_q1    |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_1_fu_14468_output_height  |    15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_1_fu_14468_output_width   |    15|          3|    5|         15|
    |grp_depthwise_conv2d_fix_2_fu_14423_bias_q0        |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_14423_input_height   |    15|          3|    7|         21|
    |grp_depthwise_conv2d_fix_2_fu_14423_input_width    |    15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_14423_kernel_0_q0    |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_14423_kernel_0_q1    |    15|          3|   16|         48|
    |grp_depthwise_conv2d_fix_2_fu_14423_output_height  |    15|          3|    6|         18|
    |grp_depthwise_conv2d_fix_2_fu_14423_output_width   |    15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_14447_input_height      |    15|          3|    7|         21|
    |grp_max_pooling2d_fix16_fu_14447_input_width       |    15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_14447_output_depth      |    15|          3|    6|         18|
    |grp_max_pooling2d_fix16_fu_14447_output_height     |    15|          3|    5|         15|
    |grp_max_pooling2d_fix16_fu_14447_output_width      |    15|          3|    5|         15|
    |grp_padding2d_fix16_fu_14535_input_depth           |    21|          4|    7|         28|
    |grp_padding2d_fix16_fu_14535_input_height          |    21|          4|    6|         24|
    |grp_padding2d_fix16_fu_14535_input_width           |    21|          4|    6|         24|
    |grp_up_sampling2d_fix16_fu_14514_input_height      |    15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_14514_input_width       |    15|          3|    5|         15|
    |grp_up_sampling2d_fix16_fu_14514_output_depth      |    15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_14514_output_height     |    15|          3|    6|         18|
    |grp_up_sampling2d_fix16_fu_14514_output_width      |    15|          3|    6|         18|
    |i2_reg_14382                                       |     9|          2|   10|         20|
    |i_reg_14371                                        |     9|          2|   10|         20|
    |input_data_TDATA_blk_n                             |     9|          2|    1|          2|
    |input_data_V_data_V_0_data_out                     |     9|          2|   16|         32|
    |input_data_V_data_V_0_state                        |    15|          3|    2|          6|
    |input_data_V_dest_V_0_state                        |    15|          3|    2|          6|
    |output_data_TDATA_blk_n                            |     9|          2|    1|          2|
    |output_data_V_data_V_1_data_out                    |     9|          2|   16|         32|
    |output_data_V_data_V_1_state                       |    15|          3|    2|          6|
    |output_data_V_dest_V_1_state                       |    15|          3|    2|          6|
    |output_data_V_id_V_1_state                         |    15|          3|    2|          6|
    |output_data_V_keep_V_1_state                       |    15|          3|    2|          6|
    |output_data_V_last_V_1_data_out                    |     9|          2|    1|          2|
    |output_data_V_last_V_1_state                       |    15|          3|    2|          6|
    |output_data_V_strb_V_1_state                       |    15|          3|    2|          6|
    |output_data_V_user_V_1_data_out                    |     9|          2|    1|          2|
    |output_data_V_user_V_1_state                       |    15|          3|    2|          6|
    +---------------------------------------------------+------+-----------+-----+-----------+
    |Total                                              | 10000|       2265|  422|      20933|
    +---------------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                         |  436|   0|  436|          0|
    |ap_enable_reg_pp0_iter0                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |    1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_14468_ap_start_reg  |    1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_14423_ap_start_reg  |    1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_14502_ap_start_reg    |    1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_14447_ap_start_reg     |    1|   0|    1|          0|
    |grp_padding2d_fix16_fu_14535_ap_start_reg         |    1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_14492_ap_start_reg  |    1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_14413_ap_start_reg  |    1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_14403_ap_start_reg  |    1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_14508_ap_start_reg  |    1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_14393_ap_start_reg    |    1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_14514_ap_start_reg     |    1|   0|    1|          0|
    |i2_reg_14382                                      |   10|   0|   10|          0|
    |i_reg_14371                                       |   10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                   |   16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                   |   16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                      |    1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                      |    1|   0|    1|          0|
    |input_data_V_data_V_0_state                       |    2|   0|    2|          0|
    |input_data_V_dest_V_0_state                       |    2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                  |   16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                  |   16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                     |    1|   0|    1|          0|
    |output_data_V_data_V_1_state                      |    2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_dest_V_1_state                      |    2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                       |    1|   0|    1|          0|
    |output_data_V_id_V_1_state                        |    2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_keep_V_1_state                      |    2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                  |    1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                  |    1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                     |    1|   0|    1|          0|
    |output_data_V_last_V_1_state                      |    2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_strb_V_1_state                      |    2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                  |    1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                  |    1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                     |    1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                     |    1|   0|    1|          0|
    |output_data_V_user_V_1_state                      |    2|   0|    2|          0|
    |reg_14553                                         |   16|   0|   16|          0|
    |reg_14558                                         |   16|   0|   16|          0|
    |tmp_49_reg_18542                                  |    1|   0|    1|          0|
    |tmp_49_reg_18542_pp0_iter1_reg                    |    1|   0|    1|          0|
    |tmp_last_V_reg_18556                              |    1|   0|    1|          0|
    |tmp_user_V_reg_18551                              |    1|   0|    1|          0|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             |  604|   0|  604|          0|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

