

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Mon Aug  7 16:46:49 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |      151|      151|         3|          1|          1|   150|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      241|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      241|      177|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_136_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln169_fu_130_p2              |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln171_fu_182_p2              |      icmp|   0|  0|  39|          32|          32|
    |upri_2_fu_197_p3                  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 109|          53|          78|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_107_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_i              |   9|          2|    8|         16|
    |gmem1_blk_n_R                   |   9|          2|    1|          2|
    |i_1_fu_76                       |   9|          2|    8|         16|
    |shiftreg_fu_68                  |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  68|         15|  211|        550|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_148_reg_254                 |    1|   0|    1|          0|
    |empty_148_reg_254_pp0_iter1_reg   |    1|   0|    1|          0|
    |gmem1_addr_read_reg_258           |  128|   0|  128|          0|
    |i_1_fu_76                         |    8|   0|    8|          0|
    |icmp_ln169_reg_250                |    1|   0|    1|          0|
    |icmp_ln169_reg_250_pp0_iter1_reg  |    1|   0|    1|          0|
    |shiftreg_fu_68                    |   64|   0|   64|          0|
    |upri_fu_72                        |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  241|   0|  241|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_169_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  128|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   16|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  128|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                   gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                   gmem1|       pointer|
|sext_ln169            |   in|   60|     ap_none|                              sext_ln169|        scalar|
|crate                 |   in|   32|     ap_none|                                   crate|        scalar|
|upri_out              |  out|   32|      ap_vld|                                upri_out|       pointer|
|upri_out_ap_vld       |  out|    1|      ap_vld|                                upri_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

