Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Thu Sep 14 14:58:40 2023
| Host         : sadhanpawar-ThinkPad-E14-Gen-4 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_1_timing_summary_routed.rpt -pb lab_1_timing_summary_routed.pb -rpx lab_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.015        0.000                      0                  367        0.104        0.000                      0                  367        3.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.015        0.000                      0                  367        0.104        0.000                      0                  367        3.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 c16/min_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.565ns (31.527%)  route 3.399ns (68.473%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.753     5.387    c16/CLK100_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  c16/min_val_reg[2]/Q
                         net (fo=4, routed)           1.116     7.021    c16/min_val[2]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.145 r  c16/inc1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    c16/inc1_carry_i_7_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  c16/inc1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    c16/inc1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  c16/inc1_carry__0/CO[3]
                         net (fo=32, routed)          1.686     9.481    c16/inc1_carry__0_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.605 r  c16/inc[7]_i_2/O
                         net (fo=1, routed)           0.598    10.202    c16/inc[7]_i_2_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.149    10.351 r  c16/inc[7]_i_1/O
                         net (fo=1, routed)           0.000    10.351    c16/inc[7]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[7]/C
                         clock pessimism              0.391    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.075    15.366    c16/inc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 c16/min_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.566ns (32.269%)  route 3.287ns (67.731%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.753     5.387    c16/CLK100_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  c16/min_val_reg[2]/Q
                         net (fo=4, routed)           1.116     7.021    c16/min_val[2]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.145 r  c16/inc1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    c16/inc1_carry_i_7_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  c16/inc1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    c16/inc1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  c16/inc1_carry__0/CO[3]
                         net (fo=32, routed)          1.519     9.314    c16/inc1_carry__0_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.438 r  c16/inc[6]_i_2/O
                         net (fo=1, routed)           0.652    10.090    c16/inc[6]_i_2_n_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.150    10.240 r  c16/inc[6]_i_1/O
                         net (fo=1, routed)           0.000    10.240    c16/inc[6]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[6]/C
                         clock pessimism              0.391    15.326    
                         clock uncertainty           -0.035    15.291    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)        0.075    15.366    c16/inc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 c16/min_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.570ns (32.373%)  route 3.280ns (67.627%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.753     5.387    c16/CLK100_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  c16/min_val_reg[2]/Q
                         net (fo=4, routed)           1.116     7.021    c16/min_val[2]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.145 r  c16/inc1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    c16/inc1_carry_i_7_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  c16/inc1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    c16/inc1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  c16/inc1_carry__0/CO[3]
                         net (fo=32, routed)          1.354     9.149    c16/inc1_carry__0_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124     9.273 r  c16/inc[14]_i_2/O
                         net (fo=1, routed)           0.810    10.083    c16/inc[14]_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.154    10.237 r  c16/inc[14]_i_1/O
                         net (fo=1, routed)           0.000    10.237    c16/inc[14]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579    14.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[14]/C
                         clock pessimism              0.391    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.075    15.368    c16/inc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 c16/inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 2.104ns (43.961%)  route 2.682ns (56.039%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.389    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.808 r  c16/inc_reg[1]/Q
                         net (fo=14, routed)          1.047     6.856    c16/inc_reg_n_0_[1]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.296     7.152 r  c16/inc0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.152    c16/inc0_carry_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.684 r  c16/inc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.684    c16/inc0_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  c16/inc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.798    c16/inc0_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.111 r  c16/inc0_carry__1/O[3]
                         net (fo=1, routed)           0.968     9.078    c16/inc0_carry__1_n_4
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.306     9.384 r  c16/inc[12]_i_2/O
                         net (fo=1, routed)           0.667    10.051    c16/inc[12]_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124    10.175 r  c16/inc[12]_i_1/O
                         net (fo=1, routed)           0.000    10.175    c16/inc[12]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579    14.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[12]/C
                         clock pessimism              0.429    15.366    
                         clock uncertainty           -0.035    15.331    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031    15.362    c16/inc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 c16/inc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.374ns (29.508%)  route 3.282ns (70.492%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.756     5.390    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.809 r  c16/inc_reg[8]/Q
                         net (fo=14, routed)          1.345     7.155    c16/inc_reg_n_0_[8]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.299     7.454 r  c16/inc1__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.454    c16/inc1__7_carry__0_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.986 r  c16/inc1__7_carry__0/CO[3]
                         net (fo=32, routed)          1.937     9.923    c16/p_1_in
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.047 r  c16/inc[4]_i_1/O
                         net (fo=1, routed)           0.000    10.047    c16/inc[4]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[4]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.032    15.361    c16/inc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 c16/inc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.374ns (29.516%)  route 3.281ns (70.484%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.756     5.390    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.809 r  c16/inc_reg[8]/Q
                         net (fo=14, routed)          1.345     7.155    c16/inc_reg_n_0_[8]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.299     7.454 r  c16/inc1__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.454    c16/inc1__7_carry__0_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.986 r  c16/inc1__7_carry__0/CO[3]
                         net (fo=32, routed)          1.936     9.921    c16/p_1_in
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.124    10.045 r  c16/inc[2]_i_1/O
                         net (fo=1, routed)           0.000    10.045    c16/inc[2]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[2]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.031    15.360    c16/inc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 c16/inc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.404ns (29.967%)  route 3.281ns (70.033%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.756     5.390    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.809 r  c16/inc_reg[8]/Q
                         net (fo=14, routed)          1.345     7.155    c16/inc_reg_n_0_[8]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.299     7.454 r  c16/inc1__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.454    c16/inc1__7_carry__0_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.986 r  c16/inc1__7_carry__0/CO[3]
                         net (fo=32, routed)          1.936     9.921    c16/p_1_in
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.154    10.075 r  c16/inc[3]_i_1/O
                         net (fo=1, routed)           0.000    10.075    c16/inc[3]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[3]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.075    15.404    c16/inc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 c16/min_val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.568ns (34.009%)  route 3.043ns (65.991%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.753     5.387    c16/CLK100_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  c16/min_val_reg[2]/Q
                         net (fo=4, routed)           1.116     7.021    c16/min_val[2]
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.145 r  c16/inc1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.145    c16/inc1_carry_i_7_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.678 r  c16/inc1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.678    c16/inc1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.795 r  c16/inc1_carry__0/CO[3]
                         net (fo=32, routed)          1.267     9.063    c16/inc1_carry__0_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I1_O)        0.124     9.187 r  c16/inc[15]_i_3/O
                         net (fo=1, routed)           0.659     9.846    c16/inc[15]_i_3_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.152     9.998 r  c16/inc[15]_i_2/O
                         net (fo=1, routed)           0.000     9.998    c16/inc[15]_i_2_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579    14.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/C
                         clock pessimism              0.391    15.328    
                         clock uncertainty           -0.035    15.293    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.075    15.368    c16/inc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -9.998    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 c16/inc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/count_16bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 1.374ns (29.600%)  route 3.268ns (70.400%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.756     5.390    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.419     5.809 r  c16/inc_reg[8]/Q
                         net (fo=14, routed)          1.345     7.155    c16/inc_reg_n_0_[8]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.299     7.454 r  c16/inc1__7_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.454    c16/inc1__7_carry__0_i_8_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.986 r  c16/inc1__7_carry__0/CO[3]
                         net (fo=32, routed)          1.923     9.908    c16/p_1_in
    SLICE_X42Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.032 r  c16/count_16bit[1]_i_1/O
                         net (fo=1, routed)           0.000    10.032    c16/count_16bit[1]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  c16/count_16bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577    14.935    c16/CLK100_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  c16/count_16bit_reg[1]/C
                         clock pessimism              0.429    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.081    15.410    c16/count_16bit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 c16/inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 2.036ns (44.784%)  route 2.510ns (55.216%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.755     5.389    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.419     5.808 r  c16/inc_reg[1]/Q
                         net (fo=14, routed)          1.047     6.856    c16/inc_reg_n_0_[1]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.296     7.152 r  c16/inc0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.152    c16/inc0_carry_i_4_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.684 r  c16/inc0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.684    c16/inc0_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  c16/inc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.798    c16/inc0_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.020 r  c16/inc0_carry__1/O[0]
                         net (fo=1, routed)           0.662     8.681    c16/inc0_carry__1_n_7
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.299     8.980 r  c16/inc[9]_i_2/O
                         net (fo=1, routed)           0.801     9.781    c16/inc[9]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.154     9.935 r  c16/inc[9]_i_1/O
                         net (fo=1, routed)           0.000     9.935    c16/inc[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.578    14.936    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[9]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.075    15.405    c16/inc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 c16/dv_500/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/dv_500/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/dv_500/CLK100_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  c16/dv_500/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/dv_500/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.729    c16/dv_500/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  c16/dv_500/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    c16/dv_500/count_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.944 r  c16/dv_500/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    c16/dv_500/count_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  c16/dv_500/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.857     1.982    c16/dv_500/CLK100_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  c16/dv_500/count_reg[24]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.840    c16/dv_500/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 c16/dv_500/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/dv_500/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/dv_500/CLK100_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  c16/dv_500/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/dv_500/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.729    c16/dv_500/count_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  c16/dv_500/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    c16/dv_500/count_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.980 r  c16/dv_500/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    c16/dv_500/count_reg[24]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  c16/dv_500/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.857     1.982    c16/dv_500/CLK100_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  c16/dv_500/count_reg[25]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.840    c16/dv_500/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 c16/min_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/count_16bit_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  c16/min_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/min_val_reg[10]/Q
                         net (fo=4, routed)           0.109     1.721    c16/min_val[10]
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.766 r  c16/count_16bit[10]_i_1/O
                         net (fo=1, routed)           0.000     1.766    c16/count_16bit[10]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/count_16bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/count_16bit_reg[10]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.091     1.575    c16/count_16bit_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 c16/min_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/count_16bit_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    c16/CLK100_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  c16/min_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c16/min_val_reg[13]/Q
                         net (fo=4, routed)           0.110     1.723    c16/min_val[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  c16/count_16bit[13]_i_1/O
                         net (fo=1, routed)           0.000     1.768    c16/count_16bit[13]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  c16/count_16bit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.988    c16/CLK100_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  c16/count_16bit_reg[13]/C
                         clock pessimism             -0.503     1.485    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091     1.576    c16/count_16bit_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 c16/inc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/max_val_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.302%)  route 0.164ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/inc_reg[2]/Q
                         net (fo=14, routed)          0.164     1.776    c16/inc_reg_n_0_[2]
    SLICE_X40Y41         FDSE                                         r  c16/max_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X40Y41         FDSE                                         r  c16/max_val_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X40Y41         FDSE (Hold_fdse_C_D)         0.070     1.557    c16/max_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 c16/inc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/min_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.704%)  route 0.174ns (55.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/inc_reg[0]/Q
                         net (fo=12, routed)          0.174     1.786    c16/inc_reg_n_0_[0]
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     1.985    c16/CLK100_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  c16/min_val_reg[0]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.059     1.564    c16/min_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 c16/inc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/max_val_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.717%)  route 0.189ns (57.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/inc_reg[4]/Q
                         net (fo=14, routed)          0.189     1.801    c16/inc_reg_n_0_[4]
    SLICE_X39Y41         FDSE                                         r  c16/max_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     1.985    c16/CLK100_IBUF_BUFG
    SLICE_X39Y41         FDSE                                         r  c16/max_val_reg[4]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X39Y41         FDSE (Hold_fdse_C_D)         0.070     1.575    c16/max_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 c16/min_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/count_16bit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  c16/min_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/min_val_reg[8]/Q
                         net (fo=4, routed)           0.148     1.760    c16/min_val[8]
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  c16/count_16bit[8]_i_1/O
                         net (fo=1, routed)           0.000     1.805    c16/count_16bit[8]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/count_16bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/count_16bit_reg[8]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.579    c16/count_16bit_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pre_match_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            match_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.150%)  route 0.178ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.473    CLK100_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  pre_match_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pre_match_reg/Q
                         net (fo=1, routed)           0.178     1.792    pre_match
    SLICE_X38Y47         FDRE                                         r  match_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  match_reg/C
                         clock pessimism             -0.480     1.507    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.059     1.566    match_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 c16/min_val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            c16/inc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.055%)  route 0.161ns (45.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.471    c16/CLK100_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  c16/min_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  c16/min_val_reg[15]/Q
                         net (fo=4, routed)           0.161     1.773    c16/min_val[15]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.049     1.822 r  c16/inc[15]_i_2/O
                         net (fo=1, routed)           0.000     1.822    c16/inc[15]_i_2_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.988    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.107     1.595    c16/inc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47    match_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y39    max_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42    min_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49    pre_match_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y36    pre_max_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42    pre_min_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45    pre_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45    reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40    c16/count_16bit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y47    match_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y47    match_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y39    max_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y39    max_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    min_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y42    min_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y49    pre_match_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y49    pre_match_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y36    pre_max_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y36    pre_max_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    match_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    match_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    max_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y39    max_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    min_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y42    min_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y49    pre_match_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y49    pre_match_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    pre_max_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    pre_max_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sg/cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.001ns  (logic 4.052ns (57.873%)  route 2.949ns (42.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sg/cathodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sg/cathodes_reg[4]/Q
                         net (fo=1, routed)           2.949     8.797    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    12.392 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.392    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.045ns (59.695%)  route 2.731ns (40.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.758     5.392    sg/CLK100_IBUF_BUFG
    SLICE_X43Y47         FDSE                                         r  sg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.456     5.848 r  sg/anodes_reg[2]/Q
                         net (fo=1, routed)           2.731     8.580    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    12.169 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.169    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.052ns (60.488%)  route 2.647ns (39.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  sg/cathodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  sg/cathodes_reg[2]/Q
                         net (fo=1, routed)           2.647     8.556    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.089 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.089    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.680ns  (logic 4.002ns (59.911%)  route 2.678ns (40.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X43Y46         FDSE                                         r  sg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDSE (Prop_fdse_C_Q)         0.456     5.847 r  sg/anodes_reg[3]/Q
                         net (fo=1, routed)           2.678     8.525    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.071 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.071    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 3.999ns (60.273%)  route 2.636ns (39.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.758     5.392    sg/CLK100_IBUF_BUFG
    SLICE_X43Y47         FDSE                                         r  sg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.456     5.848 r  sg/anodes_reg[0]/Q
                         net (fo=1, routed)           2.636     8.484    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    12.027 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.027    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.048ns (61.649%)  route 2.518ns (38.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sg/cathodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 r  sg/cathodes_reg[6]/Q
                         net (fo=1, routed)           2.518     8.427    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    11.958 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.958    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 3.969ns (61.355%)  route 2.500ns (38.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X43Y46         FDSE                                         r  sg/anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDSE (Prop_fdse_C_Q)         0.456     5.847 r  sg/anodes_reg[1]/Q
                         net (fo=1, routed)           2.500     8.347    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    11.861 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.861    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c16/matched_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 4.005ns (63.051%)  route 2.347ns (36.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.754     5.388    c16/CLK100_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  c16/matched_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  c16/matched_led_reg/Q
                         net (fo=1, routed)           2.347     8.191    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    11.740 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.740    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 4.017ns (64.098%)  route 2.250ns (35.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sg/cathodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sg/cathodes_reg[0]/Q
                         net (fo=1, routed)           2.250     8.097    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    11.658 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.658    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 3.972ns (63.773%)  route 2.256ns (36.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.757     5.391    sg/CLK100_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  sg/cathodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sg/cathodes_reg[1]/Q
                         net (fo=1, routed)           2.256     8.103    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    11.619 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.619    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sg/cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.355ns (76.442%)  route 0.418ns (23.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  sg/cathodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sg/cathodes_reg[3]/Q
                         net (fo=1, routed)           0.418     2.031    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.245 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.245    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.386ns (74.423%)  route 0.476ns (25.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sg/cathodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  sg/cathodes_reg[5]/Q
                         net (fo=1, routed)           0.476     2.112    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.335 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.335    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.358ns (69.917%)  route 0.584ns (30.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  sg/cathodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sg/cathodes_reg[1]/Q
                         net (fo=1, routed)           0.584     2.197    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.414 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.414    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.403ns (70.532%)  route 0.586ns (29.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  sg/cathodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sg/cathodes_reg[0]/Q
                         net (fo=1, routed)           0.586     2.199    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.461 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.461    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c16/matched_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.391ns (68.284%)  route 0.646ns (31.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.469    c16/CLK100_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  c16/matched_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c16/matched_led_reg/Q
                         net (fo=1, routed)           0.646     2.256    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.505 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.355ns (66.196%)  route 0.692ns (33.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X43Y46         FDSE                                         r  sg/anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  sg/anodes_reg[1]/Q
                         net (fo=1, routed)           0.692     2.305    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.520 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.520    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.395ns (66.706%)  route 0.696ns (33.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  sg/cathodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  sg/cathodes_reg[6]/Q
                         net (fo=1, routed)           0.696     2.332    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     3.563 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.563    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.385ns (65.672%)  route 0.724ns (34.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.473    sg/CLK100_IBUF_BUFG
    SLICE_X43Y47         FDSE                                         r  sg/anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  sg/anodes_reg[0]/Q
                         net (fo=1, routed)           0.724     2.338    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.581 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.581    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.398ns (65.165%)  route 0.748ns (34.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  sg/cathodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  sg/cathodes_reg[2]/Q
                         net (fo=1, routed)           0.748     2.384    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.618 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.618    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sg/anodes_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.388ns (63.842%)  route 0.786ns (36.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.472    sg/CLK100_IBUF_BUFG
    SLICE_X43Y46         FDSE                                         r  sg/anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  sg/anodes_reg[3]/Q
                         net (fo=1, routed)           0.786     2.399    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     3.646 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.646    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 3.170ns (45.313%)  route 3.826ns (54.687%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  c16/inc_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.974     5.739    c16/inc[9]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.303     6.042 r  c16/inc[9]_i_2/O
                         net (fo=1, routed)           0.801     6.843    c16/inc[9]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.154     6.997 r  c16/inc[9]_i_1/O
                         net (fo=1, routed)           0.000     6.997    c16/inc[9]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.578     4.936    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[9]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.612ns  (logic 3.264ns (49.375%)  route 3.347ns (50.625%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  c16/inc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.545    c16/inc_reg[11]_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.858 r  c16/inc_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.637     5.494    c16/inc[15]
    SLICE_X39Y44         LUT5 (Prop_lut5_I2_O)        0.306     5.800 r  c16/inc[15]_i_3/O
                         net (fo=1, routed)           0.659     6.460    c16/inc[15]_i_3_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.152     6.612 r  c16/inc[15]_i_2/O
                         net (fo=1, routed)           0.000     6.612    c16/inc[15]_i_2_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579     4.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[15]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.572ns  (logic 3.188ns (48.516%)  route 3.384ns (51.484%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  c16/inc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.545    c16/inc_reg[11]_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.784 r  c16/inc_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.522     5.306    c16/inc[14]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.302     5.608 r  c16/inc[14]_i_2/O
                         net (fo=1, routed)           0.810     6.418    c16/inc[14]_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.154     6.572 r  c16/inc[14]_i_1/O
                         net (fo=1, routed)           0.000     6.572    c16/inc[14]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579     4.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[14]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.552ns  (logic 3.254ns (49.672%)  route 3.297ns (50.328%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  c16/inc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.545    c16/inc_reg[11]_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.879 r  c16/inc_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.807     5.686    c16/inc[13]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.303     5.989 r  c16/inc[13]_i_2/O
                         net (fo=1, routed)           0.439     6.428    c16/inc[13]_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.552 r  c16/inc[13]_i_1/O
                         net (fo=1, routed)           0.000     6.552    c16/inc[13]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579     4.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[13]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.502ns  (logic 3.138ns (48.268%)  route 3.364ns (51.732%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  c16/inc_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.545    c16/inc_reg[11]_i_3_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.767 r  c16/inc_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.646     5.412    c16/inc[12]
    SLICE_X40Y43         LUT5 (Prop_lut5_I2_O)        0.299     5.711 r  c16/inc[12]_i_2/O
                         net (fo=1, routed)           0.667     6.378    c16/inc[12]_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.502 r  c16/inc[12]_i_1/O
                         net (fo=1, routed)           0.000     6.502    c16/inc[12]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.579     4.937    c16/CLK100_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  c16/inc_reg[12]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 3.033ns (46.769%)  route 3.453ns (53.231%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.630 r  c16/inc_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.804     5.433    c16/inc[7]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.306     5.739 r  c16/inc[7]_i_2/O
                         net (fo=1, routed)           0.598     6.337    c16/inc[7]_i_2_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.149     6.486 r  c16/inc[7]_i_1/O
                         net (fo=1, routed)           0.000     6.486    c16/inc[7]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577     4.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[7]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.410ns  (logic 3.122ns (48.715%)  route 3.287ns (51.285%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.744 r  c16/inc_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.656     5.400    c16/inc[11]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.306     5.706 r  c16/inc[11]_i_2/O
                         net (fo=1, routed)           0.580     6.286    c16/inc[11]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.410 r  c16/inc[11]_i_1/O
                         net (fo=1, routed)           0.000     6.410    c16/inc[11]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.578     4.936    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[11]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 3.049ns (47.642%)  route 3.351ns (52.358%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.653 r  c16/inc_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.658     5.311    c16/inc[8]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.299     5.610 r  c16/inc[8]_i_2/O
                         net (fo=1, routed)           0.642     6.252    c16/inc[8]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.149     6.401 r  c16/inc[8]_i_1/O
                         net (fo=1, routed)           0.000     6.401    c16/inc[8]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.578     4.936    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[8]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.170ns  (logic 3.044ns (49.342%)  route 3.126ns (50.658%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  c16/inc_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.431    c16/inc_reg[7]_i_3_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.670 r  c16/inc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.524     5.194    c16/inc[10]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.302     5.496 r  c16/inc[10]_i_2/O
                         net (fo=1, routed)           0.550     6.046    c16/inc[10]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.124     6.170 r  c16/inc[10]_i_1/O
                         net (fo=1, routed)           0.000     6.170    c16/inc[10]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.578     4.936    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[10]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.148ns  (logic 3.026ns (49.226%)  route 3.122ns (50.774%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          1.416     2.924    c16/SW_IBUF[11]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.048 r  c16/inc[3]_i_4/O
                         net (fo=1, routed)           0.635     3.684    c16/inc[3]_i_4_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.317 r  c16/inc_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.317    c16/inc_reg[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  c16/inc_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.586     5.237    c16/inc[5]
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.303     5.540 r  c16/inc[5]_i_2/O
                         net (fo=1, routed)           0.484     6.024    c16/inc[5]_i_2_n_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.148 r  c16/inc[5]_i_1/O
                         net (fo=1, routed)           0.000     6.148    c16/inc[5]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.577     4.935    c16/CLK100_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            pre_match_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.244ns (39.441%)  route 0.375ns (60.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PB_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.619    PB_IBUF[3]
    SLICE_X43Y49         FDRE                                         r  pre_match_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     1.989    CLK100_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  pre_match_reg/C

Slack:                    inf
  Source:                 PB[1]
                            (input port)
  Destination:            pre_min_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.306ns (47.428%)  route 0.340ns (52.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  PB[1] (IN)
                         net (fo=0)                   0.000     0.000    PB[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  PB_IBUF[1]_inst/O
                         net (fo=1, routed)           0.340     0.646    PB_IBUF[1]
    SLICE_X42Y42         FDRE                                         r  pre_min_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    CLK100_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  pre_min_reg/C

Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.350ns (40.904%)  route 0.505ns (59.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.505     0.855    PB_IBUF[0]
    SLICE_X40Y45         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.988    CLK100_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  pre_reset_reg/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            pre_max_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.219ns (22.194%)  route 0.767ns (77.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PB_IBUF[2]_inst/O
                         net (fo=1, routed)           0.767     0.986    PB_IBUF[2]
    SLICE_X42Y36         FDRE                                         r  pre_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pre_max_reg/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            c16/inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.547ns (41.661%)  route 0.766ns (58.339%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.425     0.705    c16/SW_IBUF[4]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.750 r  c16/inc[7]_i_7/O
                         net (fo=1, routed)           0.000     0.750    c16/inc[7]_i_7_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.820 r  c16/inc_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.141     0.961    c16/inc[4]
    SLICE_X38Y40         LUT5 (Prop_lut5_I2_O)        0.107     1.068 r  c16/inc[4]_i_2/O
                         net (fo=1, routed)           0.200     1.268    c16/inc[4]_i_2_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.313 r  c16/inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.313    c16/inc[4]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[4]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.606ns (44.929%)  route 0.743ns (55.071%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          0.448     0.724    c16/SW_IBUF[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.171     0.895 r  c16/inc0_carry/O[2]
                         net (fo=1, routed)           0.136     1.031    c16/inc0_carry_n_5
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.108     1.139 r  c16/inc[3]_i_2/O
                         net (fo=1, routed)           0.159     1.298    c16/inc[3]_i_2_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.051     1.349 r  c16/inc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.349    c16/inc[3]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[3]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.540ns (39.436%)  route 0.829ns (60.564%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          0.442     0.718    c16/SW_IBUF[11]
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.763 r  c16/inc[3]_i_6/O
                         net (fo=1, routed)           0.000     0.763    c16/inc[3]_i_6_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.829 r  c16/inc_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.166     0.995    c16/inc[2]
    SLICE_X38Y40         LUT5 (Prop_lut5_I2_O)        0.108     1.103 r  c16/inc[2]_i_2/O
                         net (fo=1, routed)           0.222     1.324    c16/inc[2]_i_2_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.369 r  c16/inc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.369    c16/inc[2]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  c16/inc_reg[2]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            c16/inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.583ns (41.900%)  route 0.808ns (58.100%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.425     0.705    c16/SW_IBUF[4]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.750 r  c16/inc[7]_i_7/O
                         net (fo=1, routed)           0.000     0.750    c16/inc[7]_i_7_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.856 r  c16/inc_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.214     1.070    c16/inc[5]
    SLICE_X40Y39         LUT5 (Prop_lut5_I2_O)        0.107     1.177 r  c16/inc[5]_i_2/O
                         net (fo=1, routed)           0.169     1.346    c16/inc[5]_i_2_n_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.391 r  c16/inc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.391    c16/inc[5]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     1.986    c16/CLK100_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[5]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            c16/inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.621ns (43.774%)  route 0.798ns (56.227%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=2 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=2, routed)           0.425     0.705    c16/SW_IBUF[4]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.750 r  c16/inc[7]_i_7/O
                         net (fo=1, routed)           0.000     0.750    c16/inc[7]_i_7_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.896 r  c16/inc_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.147     1.043    c16/inc[6]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.108     1.151 r  c16/inc[6]_i_2/O
                         net (fo=1, routed)           0.226     1.377    c16/inc[6]_i_2_n_0
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.042     1.419 r  c16/inc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.419    c16/inc[6]_i_1_n_0
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     1.986    c16/CLK100_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  c16/inc_reg[6]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            c16/inc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.711ns (48.699%)  route 0.749ns (51.301%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  SW_IBUF[11]_inst/O
                         net (fo=15, routed)          0.448     0.724    c16/SW_IBUF[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.178     0.902 r  c16/inc0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.902    c16/inc0_carry_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.941 r  c16/inc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.941    c16/inc0_carry__0_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.006 r  c16/inc0_carry__1/O[2]
                         net (fo=1, routed)           0.104     1.109    c16/inc0_carry__1_n_5
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.108     1.217 r  c16/inc[11]_i_2/O
                         net (fo=1, routed)           0.198     1.415    c16/inc[11]_i_2_n_0
    SLICE_X41Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  c16/inc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.460    c16/inc[11]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.987    c16/CLK100_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  c16/inc_reg[11]/C





