{
  "module_name": "uncore-memory.json",
  "hash_id": "b78ccbb39005d7a338c8344932693efaeb6750ca94111d703fad1c448ededc24",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/meteorlake/uncore-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every read and write request entering the Memory Controller 0.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_TOTAL_REQCOUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every read and write request entering the Memory Controller 0 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC0_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels).  Each CAS commands can be for 32B or 64B of data.\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_0\"\n    },\n    {\n        \"BriefDescription\": \"Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_RDCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"Counts every read and write request entering the Memory Controller 1.\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_TOTAL_REQCOUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every read and write request entering the Memory Controller 1 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.\",\n        \"UMask\": \"0x10\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels).\",\n        \"EventCode\": \"0xff\",\n        \"EventName\": \"UNC_MC1_WRCAS_COUNT_FREERUN\",\n        \"PerPkg\": \"1\",\n        \"PublicDescription\": \"Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels).  Each CAS commands can be for 32B or 64B of data.\",\n        \"UMask\": \"0x30\",\n        \"Unit\": \"imc_free_running_1\"\n    },\n    {\n        \"BriefDescription\": \"ACT command for a read request sent to DRAM\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"UNC_M_ACT_COUNT_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"ACT command sent to DRAM\",\n        \"EventCode\": \"0x26\",\n        \"EventName\": \"UNC_M_ACT_COUNT_TOTAL\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"ACT command for a write request sent to DRAM\",\n        \"EventCode\": \"0x25\",\n        \"EventName\": \"UNC_M_ACT_COUNT_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Read CAS command sent to DRAM\",\n        \"EventCode\": \"0x22\",\n        \"EventName\": \"UNC_M_CAS_COUNT_RD\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Write CAS command sent to DRAM\",\n        \"EventCode\": \"0x23\",\n        \"EventName\": \"UNC_M_CAS_COUNT_WR\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"PRE command sent to DRAM due to page table idle timer expiration\",\n        \"EventCode\": \"0x28\",\n        \"EventName\": \"UNC_M_PRE_COUNT_IDLE\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"PRE command sent to DRAM for a read/write request\",\n        \"EventCode\": \"0x27\",\n        \"EventName\": \"UNC_M_PRE_COUNT_PAGE_MISS\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of bytes read from DRAM, in 32B chunks. Counter increments by 1 after receiving 32B chunk data.\",\n        \"EventCode\": \"0x3A\",\n        \"EventName\": \"UNC_M_RD_DATA\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Total number of read and write byte transfers to/from DRAM, in 32B chunks. Counter increments by 1 after sending or receiving 32B chunk data.\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"UNC_M_TOTAL_DATA\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    },\n    {\n        \"BriefDescription\": \"Number of bytes written to DRAM, in 32B chunks. Counter increments by 1 after sending 32B chunk data.\",\n        \"EventCode\": \"0x3B\",\n        \"EventName\": \"UNC_M_WR_DATA\",\n        \"PerPkg\": \"1\",\n        \"Unit\": \"iMC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}