INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module angle_decoder
INFO: [VRFC 10-311] analyzing module sw_to_angle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/step1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1
INFO: [VRFC 10-311] analyzing module bin_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
