\hypertarget{group__ALT__I2C__TX__FIFO}{}\section{TX F\+I\+FO Management}
\label{group__ALT__I2C__TX__FIFO}\index{TX FIFO Management@{TX FIFO Management}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_ga8fdcef1d93529a30efd59075f699ad95}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+ES}}~64
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_gad05ec1e8cc6ad14170154fb6ceac7bc6}{alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+is\+\_\+empty}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_ga741f705473ce5cb1c2859f91c1dc3f6b}{alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+is\+\_\+full}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_ga933113da14d91a6276239c233e123572}{alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+level\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint32\+\_\+t $\ast$num\+\_\+entries)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_gad72ef4aff5f1ee4e1f35aa525a4f04c2}{alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+threshold\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint8\+\_\+t $\ast$threshold)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__TX__FIFO_ga586c10f3131294a2d8a20b8698277279}{alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+threshold\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const uint8\+\_\+t threshold)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The transmit F\+I\+FO has a configurable threshold value that controls the level of entries (or below) that sets the T\+X\+\_\+\+E\+M\+P\+TY status condition and triggers an interrupt. The valid range is 0 -\/ (A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+E\+S-\/1), with the additional restriction that I2C controller does not allow this value to be set to a value larger than the depth of the buffer. If an attempt is made to do that, the actual value set will be the maximum depth of the buffer. A value of 0 sets the threshold for 0 entries, and a value of (A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+E\+S-\/1) sets the threshold for (A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+E\+S-\/1) entries. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_ga8fdcef1d93529a30efd59075f699ad95}\label{group__ALT__I2C__TX__FIFO_ga8fdcef1d93529a30efd59075f699ad95}} 
\index{TX FIFO Management@{TX FIFO Management}!ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES@{ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES}}
\index{ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES@{ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES}{ALT\_I2C\_TX\_FIFO\_NUM\_ENTRIES}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+ES~64}

The number of entries (depth) of the I2C controller transmit F\+I\+FO. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_gad05ec1e8cc6ad14170154fb6ceac7bc6}\label{group__ALT__I2C__TX__FIFO_gad05ec1e8cc6ad14170154fb6ceac7bc6}} 
\index{TX FIFO Management@{TX FIFO Management}!alt\_i2c\_tx\_fifo\_is\_empty@{alt\_i2c\_tx\_fifo\_is\_empty}}
\index{alt\_i2c\_tx\_fifo\_is\_empty@{alt\_i2c\_tx\_fifo\_is\_empty}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_tx\_fifo\_is\_empty()}{alt\_i2c\_tx\_fifo\_is\_empty()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+is\+\_\+empty (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE when the transmit F\+I\+FO is empty.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_ga741f705473ce5cb1c2859f91c1dc3f6b}\label{group__ALT__I2C__TX__FIFO_ga741f705473ce5cb1c2859f91c1dc3f6b}} 
\index{TX FIFO Management@{TX FIFO Management}!alt\_i2c\_tx\_fifo\_is\_full@{alt\_i2c\_tx\_fifo\_is\_full}}
\index{alt\_i2c\_tx\_fifo\_is\_full@{alt\_i2c\_tx\_fifo\_is\_full}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_tx\_fifo\_is\_full()}{alt\_i2c\_tx\_fifo\_is\_full()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+is\+\_\+full (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE when the transmit F\+I\+FO is completely full.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_ga933113da14d91a6276239c233e123572}\label{group__ALT__I2C__TX__FIFO_ga933113da14d91a6276239c233e123572}} 
\index{TX FIFO Management@{TX FIFO Management}!alt\_i2c\_tx\_fifo\_level\_get@{alt\_i2c\_tx\_fifo\_level\_get}}
\index{alt\_i2c\_tx\_fifo\_level\_get@{alt\_i2c\_tx\_fifo\_level\_get}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_tx\_fifo\_level\_get()}{alt\_i2c\_tx\_fifo\_level\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+level\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint32\+\_\+t $\ast$}]{num\+\_\+entries }\end{DoxyParamCaption})}

Returns the number of valid entries in the transmit F\+I\+FO.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em num\+\_\+entries} & \mbox{[}out\mbox{]} The number of entries in the transmit F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_gad72ef4aff5f1ee4e1f35aa525a4f04c2}\label{group__ALT__I2C__TX__FIFO_gad72ef4aff5f1ee4e1f35aa525a4f04c2}} 
\index{TX FIFO Management@{TX FIFO Management}!alt\_i2c\_tx\_fifo\_threshold\_get@{alt\_i2c\_tx\_fifo\_threshold\_get}}
\index{alt\_i2c\_tx\_fifo\_threshold\_get@{alt\_i2c\_tx\_fifo\_threshold\_get}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_tx\_fifo\_threshold\_get()}{alt\_i2c\_tx\_fifo\_threshold\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+threshold\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint8\+\_\+t $\ast$}]{threshold }\end{DoxyParamCaption})}

Gets the current transmit F\+I\+FO threshold level value.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em threshold} & \mbox{[}out\mbox{]} The current threshold value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__TX__FIFO_ga586c10f3131294a2d8a20b8698277279}\label{group__ALT__I2C__TX__FIFO_ga586c10f3131294a2d8a20b8698277279}} 
\index{TX FIFO Management@{TX FIFO Management}!alt\_i2c\_tx\_fifo\_threshold\_set@{alt\_i2c\_tx\_fifo\_threshold\_set}}
\index{alt\_i2c\_tx\_fifo\_threshold\_set@{alt\_i2c\_tx\_fifo\_threshold\_set}!TX FIFO Management@{TX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_tx\_fifo\_threshold\_set()}{alt\_i2c\_tx\_fifo\_threshold\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+tx\+\_\+fifo\+\_\+threshold\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const uint8\+\_\+t}]{threshold }\end{DoxyParamCaption})}

Sets the current transmit F\+I\+FO threshold level value.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em threshold} & The threshold value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
