Analysis & Synthesis report for mp3
Sat Apr 22 15:36:10 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mp3|l2_cache:l2cache|l2_cache_control:ccl|state
 10. State Machine - |mp3|arbiter:cache_arbiter|state
 11. State Machine - |mp3|arbiter:cache_arbiter|curr_operation
 12. State Machine - |mp3|cache:dcache|cache_control:ccl|state
 13. State Machine - |mp3|cache:icache|cache_control:ccl|state
 14. Logic Cells Representing Combinational Loops
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated
 22. Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated
 23. Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated
 24. Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated
 25. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux
 26. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_a
 27. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_b
 28. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux2:out_mux
 29. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc
 30. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|plus2:pc_plus2
 31. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:control_word
 32. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1
 33. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2
 34. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest
 35. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1_data
 36. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2_data
 37. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest_data
 38. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction
 39. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:alu
 40. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:br
 41. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc
 42. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc_br
 43. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:mar
 44. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:mdr
 45. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:destmux
 46. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:storemux
 47. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:storemux_two
 48. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mux2:mem_to_id_sr1
 49. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mux2:mem_to_id_sr2
 50. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word
 51. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1
 52. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2
 53. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest
 54. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1_data
 55. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2_data
 56. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest_data
 57. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction
 58. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:alu
 59. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:br
 60. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:pc
 61. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:pc_br
 62. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:mar
 63. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:mdr
 64. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux2:br_add_mux
 65. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|badder:br_add
 66. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux
 67. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux_two
 68. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_one_mux
 69. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_two_mux
 70. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj5
 71. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj6
 72. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj6ns
 73. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj9
 74. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj11
 75. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word
 76. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src1
 77. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src2
 78. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:dest
 79. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src1_data
 80. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src2_data
 81. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:dest_data
 82. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:instruction
 83. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:alu
 84. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:br
 85. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc
 86. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc_br
 87. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:mar
 88. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:mdr
 89. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux
 90. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux4:mux_a
 91. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux4:mux_b
 92. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux
 93. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:stbmux
 94. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux
 95. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux4:mux_a
 96. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux4:mux_b
 97. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux2:out_mux
 98. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:cc
 99. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:ldbmux
100. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit
101. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udjns:zext_8
102. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udj:trap_zext
103. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udjns:ldbzext
104. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux
105. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux4:mux_a
106. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux4:mux_b
107. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux
108. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_reg
109. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_addr_reg
110. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:control_word
111. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src1
112. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src2
113. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest
114. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src1_data
115. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src2_data
116. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest_data
117. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:instruction
118. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:alu
119. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:br
120. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:pc
121. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:pc_br
122. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:mar
123. Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:mdr
124. Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:cache_in_mux
125. Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:pmem_write_mux
126. Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:insert_mux
127. Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:cache_in_mux
128. Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:pmem_write_mux
129. Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:insert_mux
130. Parameter Settings for User Entity Instance: arbiter:cache_arbiter|register:rdata_a
131. Parameter Settings for User Entity Instance: arbiter:cache_arbiter|register:rdata_b
132. Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:cache_in_mux
133. Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:pmem_write_mux
134. Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:insert_mux
135. Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0
136. Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0
137. Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0
138. Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0
139. altsyncram Parameter Settings by Entity Instance
140. Port Connectivity Checks: "arbiter:cache_arbiter|register:rdata_b"
141. Port Connectivity Checks: "arbiter:cache_arbiter|register:rdata_a"
142. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf"
143. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_addr_reg"
144. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_reg"
145. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux"
146. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:cc"
147. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux"
148. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:stbmux"
149. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux"
150. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf"
151. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|forwarding_unit:hot_box"
152. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux_two"
153. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf"
154. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:destmux"
155. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf"
156. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc"
157. Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux"
158. Elapsed Time Per Partition
159. Analysis & Synthesis Messages
160. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat Apr 22 15:36:10 2017       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp3                                         ;
; Top-level Entity Name         ; mp3                                         ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 3,261                                       ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 5,763                                       ;
; Total registers               ; 5763                                        ;
; Total pins                    ; 276                                         ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 2,192                                       ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE50F780C2      ;                    ;
; Top-level entity name                                                           ; mp3                ; mp3                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+
; l2_cache_set.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/l2_cache_set.sv                                  ;         ;
; l2_cache_datapath.sv                   ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/l2_cache_datapath.sv                             ;         ;
; l2_cache_control.sv                    ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/l2_cache_control.sv                              ;         ;
; l2_cache_block.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/l2_cache_block.sv                                ;         ;
; l2_cache.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/l2_cache.sv                                      ;         ;
; forwarding_unit.sv                     ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/forwarding_unit.sv                               ;         ;
; cache_set.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cache_set.sv                                     ;         ;
; cache_datapath.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cache_datapath.sv                                ;         ;
; cache_control.sv                       ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cache_control.sv                                 ;         ;
; cache_block.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cache_block.sv                                   ;         ;
; cache.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cache.sv                                         ;         ;
; arbiter.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/arbiter.sv                                       ;         ;
; control_rom.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/control_rom.sv                                   ;         ;
; buffer.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/buffer.sv                                        ;         ;
; mem_datapath.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/mem_datapath.sv                                  ;         ;
; if_datapath.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/if_datapath.sv                                   ;         ;
; id_datapath.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/id_datapath.sv                                   ;         ;
; ex_datapath.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/ex_datapath.sv                                   ;         ;
; byte_insert.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/byte_insert.sv                                   ;         ;
; lc3b_types.sv                          ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/lc3b_types.sv                                    ;         ;
; lru.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/lru.sv                                           ;         ;
; cpu_datapath.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cpu_datapath.sv                                  ;         ;
; cpu.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/cpu.sv                                           ;         ;
; adj.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/adj.sv                                           ;         ;
; alu.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/alu.sv                                           ;         ;
; gencc.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/gencc.sv                                         ;         ;
; ir.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/ir.sv                                            ;         ;
; mp3.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/mp3.sv                                           ;         ;
; plus2.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/plus2.sv                                         ;         ;
; regfile.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/regfile.sv                                       ;         ;
; register.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/register.sv                                      ;         ;
; mux2.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/mux2.sv                                          ;         ;
; benable.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/benable.sv                                       ;         ;
; badder.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/badder.sv                                        ;         ;
; mux4.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/mux4.sv                                          ;         ;
; udj.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/udj.sv                                           ;         ;
; mux8.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/mux8.sv                                          ;         ;
; adjns.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/adjns.sv                                         ;         ;
; udjns.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/udjns.sv                                         ;         ;
; shiftunit.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/tdubey3/fmax_420/mp3/shiftunit.sv                                     ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                         ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_reo1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/tdubey3/fmax_420/mp3/db/altsyncram_reo1.tdf                           ;         ;
; db/mp3.ram2_cache_set_708bd3f9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tdubey3/fmax_420/mp3/db/mp3.ram2_cache_set_708bd3f9.hdl.mif           ;         ;
; db/altsyncram_0lo1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/tdubey3/fmax_420/mp3/db/altsyncram_0lo1.tdf                           ;         ;
; db/mp3.ram3_cache_set_708bd3f9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/tdubey3/fmax_420/mp3/db/mp3.ram3_cache_set_708bd3f9.hdl.mif           ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 3261      ;
;     -- Combinational ALUTs                    ; 3261      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 5763      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 1263      ;
;     -- Due to unpartnered combinational logic ; 1263      ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 3261      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 1263      ;
;     -- 6 input functions                      ; 869       ;
;     -- 5 input functions                      ; 298       ;
;     -- 4 input functions                      ; 476       ;
;     -- <=3 input functions                    ; 355       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1952      ;
;     -- extended LUT mode                      ; 1263      ;
;     -- arithmetic mode                        ; 46        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 9251      ;
;                                               ;           ;
; Total registers                               ; 5763      ;
;     -- Dedicated logic registers              ; 5763      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 276       ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 2192      ;
; DSP block 18-bit elements                     ; 0         ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 6037      ;
; Total fan-out                                 ; 38090     ;
; Average fan-out                               ; 3.87      ;
+-----------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mp3                                               ; 3261 (0)          ; 5763 (0)     ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 276  ; 0            ; |mp3                                                                                                                               ; work         ;
;    |arbiter:cache_arbiter|                         ; 40 (40)           ; 262 (6)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|arbiter:cache_arbiter                                                                                                         ; work         ;
;       |register:rdata_a|                           ; 0 (0)             ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|arbiter:cache_arbiter|register:rdata_a                                                                                        ; work         ;
;       |register:rdata_b|                           ; 0 (0)             ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|arbiter:cache_arbiter|register:rdata_b                                                                                        ; work         ;
;    |cache:dcache|                                  ; 973 (0)           ; 2236 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache                                                                                                                  ; work         ;
;       |cache_control:ccl|                          ; 13 (13)           ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_control:ccl                                                                                                ; work         ;
;       |cache_datapath:cdp|                         ; 960 (0)           ; 2232 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp                                                                                               ; work         ;
;          |byte_insert:binsert|                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|byte_insert:binsert                                                                           ; work         ;
;          |cache_block:main_block|                  ; 670 (95)          ; 2224 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|cache_block:main_block                                                                        ; work         ;
;             |cache_set:set_one|                    ; 286 (286)         ; 1112 (1112)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one                                                      ; work         ;
;             |cache_set:set_two|                    ; 289 (289)         ; 1112 (1112)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two                                                      ; work         ;
;          |lru:main_lru|                            ; 12 (12)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|lru:main_lru                                                                                  ; work         ;
;          |mux2:cache_in_mux|                       ; 189 (189)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux                                                                             ; work         ;
;          |mux2:insert_mux|                         ; 88 (88)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:dcache|cache_datapath:cdp|mux2:insert_mux                                                                               ; work         ;
;    |cache:icache|                                  ; 404 (0)           ; 603 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache                                                                                                                  ; work         ;
;       |cache_control:ccl|                          ; 6 (6)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_control:ccl                                                                                                ; work         ;
;       |cache_datapath:cdp|                         ; 398 (0)           ; 600 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp                                                                                               ; work         ;
;          |cache_block:main_block|                  ; 388 (98)          ; 592 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block                                                                        ; work         ;
;             |cache_set:set_one|                    ; 147 (147)         ; 296 (296)    ; 1096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one                                                      ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0                                ; work         ;
;                   |altsyncram_0lo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated ; work         ;
;                |altsyncram:tag_rtl_0|              ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0                                 ; work         ;
;                   |altsyncram_reo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated  ; work         ;
;             |cache_set:set_two|                    ; 143 (143)         ; 296 (296)    ; 1096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two                                                      ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0                                ; work         ;
;                   |altsyncram_0lo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated ; work         ;
;                |altsyncram:tag_rtl_0|              ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0                                 ; work         ;
;                   |altsyncram_reo1:auto_generated| ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated  ; work         ;
;          |lru:main_lru|                            ; 10 (10)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cache:icache|cache_datapath:cdp|lru:main_lru                                                                                  ; work         ;
;    |cpu:mcpu|                                      ; 575 (0)           ; 426 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu                                                                                                                      ; work         ;
;       |cpu_datapath:cpu_datapath|                  ; 575 (1)           ; 426 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath                                                                                            ; work         ;
;          |buffer:ex_mem_buf|                       ; 16 (0)            ; 107 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf                                                                          ; work         ;
;             |register:alu|                         ; 16 (16)           ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:alu                                                             ; work         ;
;             |register:control_word|                ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word                                                    ; work         ;
;             |register:dest|                        ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:dest                                                            ; work         ;
;             |register:instruction|                 ; 0 (0)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:instruction                                                     ; work         ;
;             |register:pc_br|                       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc_br                                                           ; work         ;
;             |register:pc|                          ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc                                                              ; work         ;
;             |register:src1_data|                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src1_data                                                       ; work         ;
;             |register:src2_data|                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src2_data                                                       ; work         ;
;          |buffer:id_ex_buf|                        ; 41 (0)            ; 87 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf                                                                           ; work         ;
;             |register:control_word|                ; 4 (4)             ; 24 (24)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word                                                     ; work         ;
;             |register:dest|                        ; 3 (3)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest                                                             ; work         ;
;             |register:instruction|                 ; 0 (0)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction                                                      ; work         ;
;             |register:pc|                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:pc                                                               ; work         ;
;             |register:src1_data|                   ; 16 (16)           ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1_data                                                        ; work         ;
;             |register:src2_data|                   ; 18 (18)           ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2_data                                                        ; work         ;
;          |buffer:if_id_buf|                        ; 2 (0)             ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf                                                                           ; work         ;
;             |register:dest|                        ; 1 (1)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest                                                             ; work         ;
;             |register:instruction|                 ; 0 (0)             ; 13 (13)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction                                                      ; work         ;
;             |register:pc|                          ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc                                                               ; work         ;
;          |buffer:mem_wb_buf|                       ; 0 (0)             ; 20 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf                                                                          ; work         ;
;             |register:control_word|                ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:control_word                                                    ; work         ;
;             |register:dest_data|                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest_data                                                       ; work         ;
;             |register:dest|                        ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest                                                            ; work         ;
;          |ex_datapath:ex|                          ; 114 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex                                                                             ; work         ;
;             |alu:alu_unit|                         ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|alu:alu_unit                                                                ; work         ;
;             |badder:br_add|                        ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|badder:br_add                                                               ; work         ;
;             |mux4:alu_input_one_mux|               ; 43 (43)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_one_mux                                                      ; work         ;
;             |mux4:alu_input_two_mux|               ; 40 (40)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_two_mux                                                      ; work         ;
;          |forwarding_unit:hot_box|                 ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|forwarding_unit:hot_box                                                                    ; work         ;
;          |id_datapath:id|                          ; 101 (0)           ; 128 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id                                                                             ; work         ;
;             |control_rom:controls|                 ; 24 (24)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|control_rom:controls                                                        ; work         ;
;             |mux2:storemux_two|                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:storemux_two                                                           ; work         ;
;             |regfile:rfile|                        ; 74 (74)           ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|regfile:rfile                                                               ; work         ;
;          |if_datapath:if_data|                     ; 47 (4)            ; 32 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data                                                                        ; work         ;
;             |ir:ir_unit|                           ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|ir:ir_unit                                                             ; work         ;
;             |mux8:pcmux|                           ; 27 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux                                                             ; work         ;
;                |mux2:out_mux|                      ; 25 (25)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux2:out_mux                                                ; work         ;
;                |mux4:mux_a|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_a                                                  ; work         ;
;                |mux4:mux_b|                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_b                                                  ; work         ;
;             |plus2:pc_plus2|                       ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|plus2:pc_plus2                                                         ; work         ;
;             |register:pc|                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc                                                            ; work         ;
;          |mem_datapath:mem|                        ; 241 (11)          ; 20 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem                                                                           ; work         ;
;             |benable:cccomp|                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|benable:cccomp                                                            ; work         ;
;             |gencc:gen_cc|                         ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|gencc:gen_cc                                                              ; work         ;
;             |mux8:marmux|                          ; 28 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux                                                               ; work         ;
;                |mux2:out_mux|                      ; 28 (28)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux                                                  ; work         ;
;             |mux8:mdrmux|                          ; 39 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux                                                               ; work         ;
;                |mux2:out_mux|                      ; 39 (39)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux2:out_mux                                                  ; work         ;
;             |mux8:regfilemux|                      ; 107 (0)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux                                                           ; work         ;
;                |mux2:out_mux|                      ; 95 (95)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux                                              ; work         ;
;                |mux4:mux_b|                        ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux4:mux_b                                                ; work         ;
;             |register:cc|                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:cc                                                               ; work         ;
;             |register:indirect_addr_reg|           ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_addr_reg                                                ; work         ;
;             |register:indirect_reg|                ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_reg                                                     ; work         ;
;             |shiftunit:sunit|                      ; 49 (49)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit                                                           ; work         ;
;    |l2_cache:l2cache|                              ; 1269 (0)          ; 2236 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache                                                                                                              ; work         ;
;       |l2_cache_control:ccl|                       ; 23 (23)           ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_control:ccl                                                                                         ; work         ;
;       |l2_cache_datapath:cdp|                      ; 1246 (0)          ; 2232 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp                                                                                        ; work         ;
;          |l2_cache_block:main_block|               ; 980 (397)         ; 2224 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block                                                              ; work         ;
;             |l2_cache_set:set_one|                 ; 293 (293)         ; 1112 (1112)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one                                         ; work         ;
;             |l2_cache_set:set_two|                 ; 290 (290)         ; 1112 (1112)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_two                                         ; work         ;
;          |lru:main_lru|                            ; 10 (10)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|lru:main_lru                                                                           ; work         ;
;          |mux2:cache_in_mux|                       ; 128 (128)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|mux2:cache_in_mux                                                                      ; work         ;
;          |mux2:pmem_write_mux|                     ; 128 (128)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|mux2:pmem_write_mux                                                                    ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; db/mp3.ram3_cache_set_708bd3f9.hdl.mif ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; db/mp3.ram2_cache_set_708bd3f9.hdl.mif ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; db/mp3.ram3_cache_set_708bd3f9.hdl.mif ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; db/mp3.ram2_cache_set_708bd3f9.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |mp3|l2_cache:l2cache|l2_cache_control:ccl|state                      ;
+--------------------+---------------+--------------------+---------------+-------------+
; Name               ; state.write_s ; state.write_back_s ; state.fetch_s ; state.hit_s ;
+--------------------+---------------+--------------------+---------------+-------------+
; state.hit_s        ; 0             ; 0                  ; 0             ; 0           ;
; state.fetch_s      ; 0             ; 0                  ; 1             ; 1           ;
; state.write_back_s ; 0             ; 1                  ; 0             ; 1           ;
; state.write_s      ; 1             ; 0                  ; 0             ; 1           ;
+--------------------+---------------+--------------------+---------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |mp3|arbiter:cache_arbiter|state             ;
+---------------+---------------+---------------+--------------+
; Name          ; state.s_ready ; state.s_write ; state.s_read ;
+---------------+---------------+---------------+--------------+
; state.s_ready ; 0             ; 0             ; 0            ;
; state.s_read  ; 1             ; 0             ; 1            ;
; state.s_write ; 1             ; 1             ; 0            ;
+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mp3|arbiter:cache_arbiter|curr_operation                                                                                      ;
+------------------------+------------------------+-----------------------+------------------------+-----------------------+---------------------+
; Name                   ; curr_operation.b_write ; curr_operation.b_read ; curr_operation.a_write ; curr_operation.a_read ; curr_operation.none ;
+------------------------+------------------------+-----------------------+------------------------+-----------------------+---------------------+
; curr_operation.a_read  ; 0                      ; 0                     ; 0                      ; 0                     ; 0                   ;
; curr_operation.a_write ; 0                      ; 0                     ; 1                      ; 1                     ; 0                   ;
; curr_operation.b_read  ; 0                      ; 1                     ; 0                      ; 1                     ; 0                   ;
; curr_operation.b_write ; 1                      ; 0                     ; 0                      ; 1                     ; 0                   ;
; curr_operation.none    ; 0                      ; 0                     ; 0                      ; 1                     ; 1                   ;
+------------------------+------------------------+-----------------------+------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |mp3|cache:dcache|cache_control:ccl|state                             ;
+--------------------+---------------+--------------------+---------------+-------------+
; Name               ; state.write_s ; state.write_back_s ; state.fetch_s ; state.hit_s ;
+--------------------+---------------+--------------------+---------------+-------------+
; state.hit_s        ; 0             ; 0                  ; 0             ; 0           ;
; state.fetch_s      ; 0             ; 0                  ; 1             ; 1           ;
; state.write_back_s ; 0             ; 1                  ; 0             ; 1           ;
; state.write_s      ; 1             ; 0                  ; 0             ; 1           ;
+--------------------+---------------+--------------------+---------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |mp3|cache:icache|cache_control:ccl|state                             ;
+--------------------+---------------+--------------------+---------------+-------------+
; Name               ; state.write_s ; state.write_back_s ; state.fetch_s ; state.hit_s ;
+--------------------+---------------+--------------------+---------------+-------------+
; state.hit_s        ; 0             ; 0                  ; 0             ; 0           ;
; state.fetch_s      ; 0             ; 0                  ; 1             ; 1           ;
; state.write_back_s ; 0             ; 1                  ; 0             ; 1           ;
; state.write_s      ; 1             ; 0                  ; 0             ; 1           ;
+--------------------+---------------+--------------------+---------------+-------------+


+-----------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                            ;
+-------------------------------------------------------------------------------------+---+
; Logic Cell Name                                                                     ;   ;
+-------------------------------------------------------------------------------------+---+
; l2_cache:l2cache|l2_cache_control:ccl|mem_resp~1                                    ;   ;
; cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[2]~1 ;   ;
; cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[1]~2 ;   ;
; cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[3]~0 ;   ;
; cache:dcache|cache_datapath:cdp|cache_block:main_block|set_one_hit~0                ;   ;
; cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[0]~3 ;   ;
; Number of logic cells representing combinational loops                              ; 6 ;
+-------------------------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                              ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[23,25,35] ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[11]  ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[18,24,34] ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[12]  ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2|data[2]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[2]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2|data[0]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[0]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1|data[0]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[6]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1|data[1]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[7]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1|data[2]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[8]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc|data[0]                 ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc_br|data[0]         ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[23,25]   ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[11] ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[24]      ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[12] ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2|data[0]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[0]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1|data[0]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[6]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1|data[1]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[7]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1|data[2]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[8]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2|data[1]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[1]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2|data[2]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[2]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[4]        ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[5]   ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[12]       ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[11]  ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[12]      ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[11] ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2|data[1]                ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction|data[1]    ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[5]       ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[4]  ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[10]        ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest|data[1]           ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[9]         ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest|data[0]           ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction|data[11]        ; Merged with cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest|data[2]           ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[11]       ; Stuck at GND due to stuck port data_in                                                          ;
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[11]      ; Stuck at GND due to stuck port data_in                                                          ;
; l2_cache:l2cache|l2_cache_control:ccl|state~2                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~3                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~4                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~5                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~6                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~7                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~8                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~9                                            ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~10                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~11                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~12                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~13                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~14                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~15                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~16                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~17                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~18                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~19                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~20                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~21                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~22                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~23                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~24                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~25                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~26                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~27                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~28                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~29                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~30                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~31                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~32                                           ; Lost fanout                                                                                     ;
; l2_cache:l2cache|l2_cache_control:ccl|state~33                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~4                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~5                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~6                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~7                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~8                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~9                                                            ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~10                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~11                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~12                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~13                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~14                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~15                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~16                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~17                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~18                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~19                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~20                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~21                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~22                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~23                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~24                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~25                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~26                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~27                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~28                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~29                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~30                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~31                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~32                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|state~33                                                           ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~7                                                   ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~8                                                   ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~10                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~11                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~12                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~13                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~14                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~15                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~16                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~17                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~18                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~19                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~20                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~21                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~22                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~23                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~24                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~25                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~26                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~27                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~28                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~29                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~30                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~31                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~32                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~33                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~34                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~35                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~36                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~37                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation~38                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~2                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~3                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~4                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~5                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~6                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~7                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~8                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~9                                                   ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~10                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~11                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~12                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~13                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~14                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~15                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~16                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~17                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~18                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~19                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~20                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~21                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~22                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~23                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~24                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~25                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~26                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~27                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~28                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~29                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~30                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~31                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~32                                                  ; Lost fanout                                                                                     ;
; cache:dcache|cache_control:ccl|state~33                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~2                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~3                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~4                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~5                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~6                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~7                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~8                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~9                                                   ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~10                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~11                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~12                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~13                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~14                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~15                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~16                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~17                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~18                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~19                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~20                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~21                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~22                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~23                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~24                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~25                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~26                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~27                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~28                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~29                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~30                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~31                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~32                                                  ; Lost fanout                                                                                     ;
; cache:icache|cache_control:ccl|state~33                                                  ; Lost fanout                                                                                     ;
; arbiter:cache_arbiter|curr_operation.none                                                ; Lost fanout                                                                                     ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~0         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~1         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~2         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~3         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~4         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~5         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~6         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~7         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~0         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~1         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~2         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~3         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~4         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~5         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~6         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty~7         ; Stuck at GND due to stuck port data_in                                                          ;
; cache:icache|cache_control:ccl|state.write_back_s                                        ; Stuck at GND due to stuck port data_in                                                          ;
; arbiter:cache_arbiter|curr_operation.a_write                                             ; Stuck at GND due to stuck port data_in                                                          ;
; Total Number of Removed Registers = 207                                                  ;                                                                                                 ;
+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                          ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[11] ; Stuck at GND              ; cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word|data[11] ;
;                                                                                    ; due to stuck port data_in ;                                                                                     ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty~0   ; Stuck at GND              ; cache:icache|cache_control:ccl|state.write_back_s                                   ;
;                                                                                    ; due to stuck port data_in ;                                                                                     ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5763  ;
; Number of registers using Synchronous Clear  ; 235   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5146  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[12]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[14]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[16]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[24]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[8]    ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[10]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[18]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[20]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[22]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[16]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[8]    ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[10]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[12]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[14]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[18]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[20]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[22]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[24]   ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[16]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[16]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[80]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[80]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[144] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[144] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[208] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[208] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[48]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[48]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[112] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[112] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[176] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[176] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[240] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[240] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[18]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[50]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[146] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[178] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[18]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[50]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[146] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[178] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[82]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[114] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[210] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[242] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[82]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[114] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[210] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[242] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[20]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[20]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[84]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[84]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[148] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[148] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[212] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[212] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[52]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[52]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[116] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[116] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[180] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[180] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[244] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[244] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[14]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[46]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[142] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[174] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[14]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[46]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[142] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[174] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[78]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[110] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[206] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[238] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[78]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[110] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[206] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[238] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[32]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[64]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[160] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[192] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[32]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[64]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[160] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[192] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[96]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[128] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[224] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[256] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[96]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[128] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[224] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[256] ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[34]  ; 1       ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[34]  ; 1       ;
; Total number of inverted registers = 274*                                                       ;         ;
+-------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register Name                                                                                   ; RAM Name                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[0]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[1]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[2]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[3]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[4]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[5]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[6]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[7]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[8]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[9]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[10]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[11]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[12]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[13]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[14]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[15]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[16]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[17]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[18]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[19]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[20]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[21]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[22]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[23]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0_bypass[24]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[0]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[1]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[2]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[3]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[4]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[5]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[6]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[7]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[8]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[9]    ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[10]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[11]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[12]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[13]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[14]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[15]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[16]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[17]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[18]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[19]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[20]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[21]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[22]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[23]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0_bypass[24]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0  ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[0]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[1]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[2]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[3]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[4]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[5]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[6]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[7]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[8]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[9]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[10]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[11]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[12]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[13]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[14]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[15]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[16]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[17]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[18]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[19]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[20]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[21]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[22]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[23]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[24]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[25]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[26]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[27]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[28]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[29]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[30]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[31]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[32]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[33]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[34]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[35]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[36]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[37]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[38]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[39]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[40]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[41]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[42]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[43]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[44]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[45]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[46]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[47]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[48]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[49]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[50]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[51]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[52]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[53]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[54]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[55]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[56]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[57]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[58]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[59]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[60]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[61]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[62]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[63]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[64]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[65]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[66]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[67]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[68]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[69]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[70]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[71]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[72]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[73]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[74]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[75]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[76]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[77]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[78]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[79]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[80]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[81]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[82]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[83]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[84]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[85]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[86]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[87]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[88]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[89]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[90]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[91]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[92]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[93]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[94]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[95]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[96]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[97]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[98]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[99]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[100] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[101] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[102] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[103] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[104] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[105] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[106] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[107] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[108] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[109] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[110] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[111] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[112] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[113] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[114] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[115] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[116] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[117] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[118] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[119] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[120] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[121] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[122] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[123] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[124] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[125] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[126] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[127] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[128] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[129] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[130] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[131] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[132] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[133] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[134] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[135] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[136] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[137] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[138] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[139] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[140] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[141] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[142] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[143] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[144] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[145] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[146] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[147] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[148] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[149] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[150] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[151] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[152] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[153] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[154] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[155] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[156] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[157] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[158] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[159] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[160] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[161] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[162] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[163] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[164] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[165] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[166] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[167] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[168] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[169] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[170] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[171] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[172] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[173] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[174] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[175] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[176] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[177] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[178] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[179] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[180] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[181] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[182] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[183] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[184] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[185] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[186] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[187] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[188] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[189] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[190] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[191] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[192] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[193] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[194] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[195] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[196] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[197] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[198] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[199] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[200] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[201] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[202] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[203] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[204] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[205] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[206] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[207] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[208] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[209] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[210] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[211] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[212] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[213] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[214] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[215] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[216] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[217] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[218] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[219] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[220] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[221] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[222] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[223] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[224] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[225] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[226] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[227] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[228] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[229] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[230] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[231] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[232] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[233] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[234] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[235] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[236] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[237] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[238] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[239] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[240] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[241] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[242] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[243] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[244] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[245] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[246] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[247] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[248] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[249] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[250] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[251] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[252] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[253] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[254] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[255] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[256] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[257] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[258] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[259] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[260] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[261] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0_bypass[262] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[0]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[1]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[2]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[3]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[4]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[5]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[6]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[7]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[8]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[9]   ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[10]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[11]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[12]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[13]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[14]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[15]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[16]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[17]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[18]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[19]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[20]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[21]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[22]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[23]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[24]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[25]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[26]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[27]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[28]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[29]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[30]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[31]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[32]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[33]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[34]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[35]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[36]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[37]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[38]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[39]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[40]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[41]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[42]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[43]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[44]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[45]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[46]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[47]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[48]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[49]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[50]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[51]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[52]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[53]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[54]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[55]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[56]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[57]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[58]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[59]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[60]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[61]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[62]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[63]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[64]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[65]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[66]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[67]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[68]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[69]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[70]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[71]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[72]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[73]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[74]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[75]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[76]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[77]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[78]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[79]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[80]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[81]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[82]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[83]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[84]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[85]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[86]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[87]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[88]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[89]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[90]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[91]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[92]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[93]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[94]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[95]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[96]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[97]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[98]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[99]  ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[100] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[101] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[102] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[103] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[104] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[105] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[106] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[107] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[108] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[109] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[110] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[111] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[112] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[113] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[114] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[115] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[116] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[117] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[118] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[119] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[120] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[121] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[122] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[123] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[124] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[125] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[126] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[127] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[128] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[129] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[130] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[131] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[132] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[133] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[134] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[135] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[136] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[137] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[138] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[139] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[140] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[141] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[142] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[143] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[144] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[145] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[146] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[147] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[148] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[149] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[150] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[151] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[152] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[153] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[154] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[155] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[156] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[157] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[158] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[159] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[160] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[161] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[162] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[163] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[164] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[165] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[166] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[167] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[168] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[169] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[170] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[171] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[172] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[173] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[174] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[175] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[176] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[177] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[178] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[179] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[180] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[181] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[182] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[183] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[184] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[185] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[186] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[187] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[188] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[189] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[190] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[191] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[192] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[193] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[194] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[195] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[196] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[197] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[198] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[199] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[200] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[201] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[202] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[203] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[204] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[205] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[206] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[207] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[208] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[209] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[210] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[211] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[212] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[213] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[214] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[215] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[216] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[217] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[218] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[219] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[220] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[221] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[222] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[223] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[224] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[225] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[226] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[227] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[228] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[229] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[230] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[231] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[232] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[233] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[234] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[235] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[236] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[237] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[238] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[239] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[240] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[241] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[242] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[243] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[244] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[245] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[246] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[247] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[248] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[249] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[250] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[251] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[252] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[253] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[254] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[255] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[256] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[257] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[258] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[259] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[260] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[261] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0_bypass[262] ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0 ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|ir:ir_unit|data[8]              ;
; 3:1                ; 152 bits  ; 304 ALUTs     ; 0 ALUTs              ; 304 ALUTs              ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc|data[12]               ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word|data[38]     ;
; 4:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest|data[0]              ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest|data[0]              ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 32 ALUTs             ; 16 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1_data|data[0]         ;
; 6:1                ; 16 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2_data|data[9]         ;
; 8:1                ; 12 bits   ; 60 ALUTs      ; 24 ALUTs             ; 36 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc|data[11]            ;
; 6:1                ; 16 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:alu|data[5]              ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[0]      ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux|f[1]      ;
; 3:1                ; 9 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cache:icache|cache_control:ccl|pmem_address[13]                                        ;
; 3:1                ; 9 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cache:dcache|cache_control:ccl|pmem_address[7]                                         ;
; 3:1                ; 9 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp3|l2_cache:l2cache|l2_cache_control:ccl|pmem_address[9]                                  ;
; 3:1                ; 88 bits   ; 176 ALUTs     ; 176 ALUTs            ; 0 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:insert_mux|f[90]                                  ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|write_b                            ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|wmask_b[1]                         ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit|ShiftLeft0         ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit|ShiftLeft0         ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|internal_mdrmux_sel[0]             ;
; 3:1                ; 128 bits  ; 256 ALUTs     ; 128 ALUTs            ; 128 ALUTs              ; No         ; |mp3|l2_cache:l2cache|l2_cache_datapath:cdp|mux2:cache_in_mux|f[18]                         ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|pcmux_sel_internal[1]           ;
; 5:1                ; 12 bits   ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; No         ; |mp3|arbiter:cache_arbiter|pmem_address                                                     ;
; 5:1                ; 12 bits   ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; No         ; |mp3|arbiter:cache_arbiter|pmem_address                                                     ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |mp3|arbiter:cache_arbiter|curr_operation                                                   ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[41]                                ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_one_mux|f[12]         ;
; 5:1                ; 10 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_two_mux|f[6]          ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[18]                                ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[7]                                 ;
; 5:1                ; 8 bits    ; 24 ALUTs      ; 16 ALUTs             ; 8 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[15]                                ;
; 6:1                ; 5 bits    ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_two_mux|f[5]          ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux2:out_mux|f[0]      ;
; 7:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux2:out_mux|f[13]     ;
; 7:1                ; 3 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |mp3|arbiter:cache_arbiter|Selector19                                                       ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[34]                                ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux2:out_mux|f[5]    ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[53]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[71]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[80]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[103]                               ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[115]                               ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[121]                               ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[56]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[72]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[93]                                ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[107]                               ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 24 ALUTs             ; 8 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|mux2:cache_in_mux|f[28]                                ;
; 17:1               ; 8 bits    ; 88 ALUTs      ; 88 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|cache_block:main_block|out_data_block[5]               ;
; 17:1               ; 8 bits    ; 88 ALUTs      ; 88 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cache:dcache|cache_datapath:cdp|cache_block:main_block|out_data_block[12]              ;
; 12:1               ; 2 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux|f[10] ;
; 14:1               ; 2 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux|f[14] ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux|f[1]  ;
; 17:1               ; 2 bits    ; 22 ALUTs      ; 20 ALUTs             ; 2 ALUTs                ; No         ; |mp3|cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux|f[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0|altsyncram_reo1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0|altsyncram_0lo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux2:out_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|plus2:pc_plus2 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:control_word ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 40    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src2_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:dest_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:instruction ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:alu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:br ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:pc_br ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:mar ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:mdr ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:destmux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:storemux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:storemux_two ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mux2:mem_to_id_sr1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mux2:mem_to_id_sr2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:control_word ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 40    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src1_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:src2_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:dest_data ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:instruction ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:alu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:br ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:pc ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:pc_br ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:mar ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf|register:mdr ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux2:br_add_mux ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|badder:br_add ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux_two ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_one_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alu_input_two_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj5 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj6 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj6ns ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj9 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj11 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:control_word ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 40    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:dest ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src1_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:src2_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:dest_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:instruction ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:alu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:br ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:pc_br ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:mar ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf|register:mdr ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux4:mux_a ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux4:mux_b ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux|mux2:out_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:stbmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux4:mux_a ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux4:mux_b ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux|mux2:out_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:cc ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:ldbmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udjns:zext_8 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udj:trap_zext ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udjns:ldbzext ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux4:mux_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux4:mux_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux|mux2:out_mux ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_addr_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:control_word ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 40    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src2 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src1_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:src2_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:dest_data ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:instruction ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:alu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:br ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:pc ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:pc_br ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:mar ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf|register:mdr ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:cache_in_mux ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:pmem_write_mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:icache|cache_datapath:cdp|mux2:insert_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:cache_in_mux ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:pmem_write_mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:dcache|cache_datapath:cdp|mux2:insert_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter:cache_arbiter|register:rdata_a ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter:cache_arbiter|register:rdata_b ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:cache_in_mux ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:pmem_write_mux ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: l2_cache:l2cache|l2_cache_datapath:cdp|mux2:insert_mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0 ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                             ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                          ;
; WIDTH_A                            ; 9                                      ; Untyped                                                          ;
; WIDTHAD_A                          ; 3                                      ; Untyped                                                          ;
; NUMWORDS_A                         ; 8                                      ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; WIDTH_B                            ; 9                                      ; Untyped                                                          ;
; WIDTHAD_B                          ; 3                                      ; Untyped                                                          ;
; NUMWORDS_B                         ; 8                                      ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                          ;
; INIT_FILE                          ; db/mp3.ram2_cache_set_708bd3f9.hdl.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Stratix III                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_reo1                        ; Untyped                                                          ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0 ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                             ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                          ;
; WIDTH_A                            ; 9                                      ; Untyped                                                          ;
; WIDTHAD_A                          ; 3                                      ; Untyped                                                          ;
; NUMWORDS_A                         ; 8                                      ; Untyped                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                          ;
; WIDTH_B                            ; 9                                      ; Untyped                                                          ;
; WIDTHAD_B                          ; 3                                      ; Untyped                                                          ;
; NUMWORDS_B                         ; 8                                      ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                          ;
; INIT_FILE                          ; db/mp3.ram2_cache_set_708bd3f9.hdl.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Stratix III                            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_reo1                        ; Untyped                                                          ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                              ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                           ;
; WIDTH_A                            ; 128                                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 3                                      ; Untyped                                                           ;
; NUMWORDS_A                         ; 8                                      ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_B                            ; 128                                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 3                                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 8                                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                           ;
; INIT_FILE                          ; db/mp3.ram3_cache_set_708bd3f9.hdl.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Stratix III                            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0lo1                        ; Untyped                                                           ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                              ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                                           ;
; WIDTH_A                            ; 128                                    ; Untyped                                                           ;
; WIDTHAD_A                          ; 3                                      ; Untyped                                                           ;
; NUMWORDS_A                         ; 8                                      ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_B                            ; 128                                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 3                                      ; Untyped                                                           ;
; NUMWORDS_B                         ; 8                                      ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                           ;
; INIT_FILE                          ; db/mp3.ram3_cache_set_708bd3f9.hdl.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Stratix III                            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0lo1                        ; Untyped                                                           ;
+------------------------------------+----------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                              ;
; Entity Instance                           ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 9                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 9                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:tag_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 9                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 9                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter:cache_arbiter|register:rdata_b" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter:cache_arbiter|register:rdata_a" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:mem_wb_buf"                                                    ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; flush                     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_out.opcode           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.alu_op           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.load_cc          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.load_pc          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.load_ir          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.load_mar         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.load_mdr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.pcmux_sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.storemux_sel     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.storemux_sel_two ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.alumux_sel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.alumux_sel_two   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.regfilemux_sel   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.marmux_sel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.mdrmux_sel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.mem_read         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.mem_write        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.mem_byte_enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.br_addmux_sel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.destmux_sel      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.uses_sr1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctrl_out.uses_sr2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_out                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; br_out                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_br_out                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mar_out                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mdr_out                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src1_data_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; src2_data_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_addr_reg" ;
+-------+-------+----------+---------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                         ;
+-------+-------+----------+---------------------------------------------------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                                                                    ;
+-------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:indirect_reg" ;
+-------+-------+----------+----------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:regfilemux" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; h    ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|register:cc" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:mdrmux" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; c[7..0] ; Input ; Info     ; Stuck at GND                                                   ;
; f       ; Input ; Info     ; Stuck at GND                                                   ;
; g       ; Input ; Info     ; Stuck at GND                                                   ;
; h       ; Input ; Info     ; Stuck at GND                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:stbmux" ;
+---------+-------+----------+----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                        ;
+---------+-------+----------+----------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                   ;
+---------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux8:marmux" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; g    ; Input ; Info     ; Stuck at GND                                                      ;
; h    ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:ex_mem_buf"                                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; br_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mar_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mdr_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dest_data_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mar_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mdr_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dest_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; br_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|forwarding_unit:hot_box"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_forward_a ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_forward_b ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux_two" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                        ;
; d    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:id_ex_buf"                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; br_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pc_br_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mar_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mdr_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dest_data_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pc_br_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mar_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mdr_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dest_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; br_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:destmux" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf"                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; br_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; alu_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pc_br_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mar_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mdr_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; src1_data_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; src2_data_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dest_data_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ctrl_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ctrl_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; alu_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pc_br_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mar_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mdr_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; src1_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; src2_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dest_data_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; br_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc" ;
+-------+-------+----------+---------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                             ;
+-------+-------+----------+---------------------------------------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                                                        ;
+-------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; f    ; Input ; Info     ; Stuck at GND                                                        ;
; g    ; Input ; Info     ; Stuck at GND                                                        ;
; h    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Sat Apr 22 15:35:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_set.sv
    Info (12023): Found entity 1: l2_cache_set
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_datapath.sv
    Info (12023): Found entity 1: l2_cache_datapath
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_control.sv
    Info (12023): Found entity 1: l2_cache_control
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_block.sv
    Info (12023): Found entity 1: l2_cache_block
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache.sv
    Info (12023): Found entity 1: l2_cache
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file cache_set.sv
    Info (12023): Found entity 1: cache_set
Info (12021): Found 1 design units, including 1 entities, in source file cache_datapath.sv
    Info (12023): Found entity 1: cache_datapath
Info (12021): Found 1 design units, including 1 entities, in source file cache_control.sv
    Info (12023): Found entity 1: cache_control
Info (12021): Found 1 design units, including 1 entities, in source file cache_block.sv
    Info (12023): Found entity 1: cache_block
Info (12021): Found 1 design units, including 1 entities, in source file cache.sv
    Info (12023): Found entity 1: cache
Info (12021): Found 1 design units, including 1 entities, in source file arbiter.sv
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file control_rom.sv
    Info (12023): Found entity 1: control_rom
Info (12021): Found 1 design units, including 1 entities, in source file buffer.sv
    Info (12023): Found entity 1: buffer
Info (12021): Found 1 design units, including 1 entities, in source file mp3_tb.sv
    Info (12023): Found entity 1: mp3_tb
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file mem_datapath.sv
    Info (12023): Found entity 1: mem_datapath
Info (12021): Found 1 design units, including 1 entities, in source file magic_memory_dp.sv
    Info (12023): Found entity 1: magic_memory_dp
Info (12021): Found 1 design units, including 1 entities, in source file if_datapath.sv
    Info (12023): Found entity 1: if_datapath
Info (12021): Found 1 design units, including 1 entities, in source file id_datapath.sv
    Info (12023): Found entity 1: id_datapath
Info (12021): Found 1 design units, including 1 entities, in source file ex_datapath.sv
    Info (12023): Found entity 1: ex_datapath
Info (12021): Found 1 design units, including 1 entities, in source file wb_datapath.sv
    Info (12023): Found entity 1: wb_datapath
Info (12021): Found 1 design units, including 1 entities, in source file byte_insert.sv
    Info (12023): Found entity 1: byte_insert
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file lru.sv
    Info (12023): Found entity 1: lru
Info (12021): Found 1 design units, including 1 entities, in source file cpu_datapath.sv
    Info (12023): Found entity 1: cpu_datapath
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file mp3.sv
    Info (12023): Found entity 1: mp3
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file benable.sv
    Info (12023): Found entity 1: benable
Info (12021): Found 1 design units, including 1 entities, in source file badder.sv
    Info (12023): Found entity 1: badder
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file udj.sv
    Info (12023): Found entity 1: udj
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file adjns.sv
    Info (12023): Found entity 1: adjns
Info (12021): Found 1 design units, including 1 entities, in source file udjns.sv
    Info (12023): Found entity 1: udjns
Info (12021): Found 1 design units, including 1 entities, in source file shiftunit.sv
    Info (12023): Found entity 1: shiftunit
Info (12127): Elaborating entity "mp3" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:mcpu"
Info (12128): Elaborating entity "cpu_datapath" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath"
Info (12128): Elaborating entity "if_datapath" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data"
Info (12128): Elaborating entity "ir" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|ir:ir_unit"
Info (12128): Elaborating entity "mux8" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux"
Info (12128): Elaborating entity "mux4" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux4:mux_a"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|mux8:pcmux|mux2:out_mux"
Info (12128): Elaborating entity "register" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|register:pc"
Info (12128): Elaborating entity "plus2" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|if_datapath:if_data|plus2:pc_plus2"
Info (12128): Elaborating entity "buffer" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf"
Info (12128): Elaborating entity "register" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:control_word"
Info (12128): Elaborating entity "register" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:src1"
Info (12128): Elaborating entity "register" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|buffer:if_id_buf|register:br"
Info (12128): Elaborating entity "id_datapath" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|mux2:destmux"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|regfile:rfile"
Info (12128): Elaborating entity "control_rom" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|control_rom:controls"
Info (12128): Elaborating entity "ex_datapath" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux2:br_add_mux"
Info (12128): Elaborating entity "badder" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|badder:br_add"
Info (12128): Elaborating entity "mux4" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|mux4:alumux"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|alu:alu_unit"
Info (12128): Elaborating entity "adjns" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj5"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj6"
Info (12128): Elaborating entity "adjns" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adjns:adj6ns"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj9"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|ex_datapath:ex|adj:adj11"
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|forwarding_unit:hot_box"
Warning (10036): Verilog HDL or VHDL warning at forwarding_unit.sv(39): object "mem_id_str_sr1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at forwarding_unit.sv(40): object "mem_id_str_sr2" assigned a value but never read
Info (12128): Elaborating entity "mem_datapath" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem"
Info (12128): Elaborating entity "gencc" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|gencc:gen_cc"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|mux2:ldbmux"
Info (12128): Elaborating entity "shiftunit" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|shiftunit:sunit"
Info (12128): Elaborating entity "udjns" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udjns:zext_8"
Info (12128): Elaborating entity "udj" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|udj:trap_zext"
Info (12128): Elaborating entity "benable" for hierarchy "cpu:mcpu|cpu_datapath:cpu_datapath|mem_datapath:mem|benable:cccomp"
Info (12128): Elaborating entity "cache" for hierarchy "cache:icache"
Info (12128): Elaborating entity "cache_datapath" for hierarchy "cache:icache|cache_datapath:cdp"
Info (12128): Elaborating entity "mux2" for hierarchy "cache:icache|cache_datapath:cdp|mux2:cache_in_mux"
Info (12128): Elaborating entity "byte_insert" for hierarchy "cache:icache|cache_datapath:cdp|byte_insert:binsert"
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(30): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(62): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(94): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(126): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(158): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(190): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(222): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at byte_insert.sv(254): case item expression never matches the case expression
Info (12128): Elaborating entity "cache_block" for hierarchy "cache:icache|cache_datapath:cdp|cache_block:main_block"
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(94): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(100): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(106): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(112): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(118): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(124): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(130): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(136): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(147): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(153): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(159): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(165): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(171): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(177): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(183): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at cache_block.sv(189): case item expression never matches the case expression
Info (12128): Elaborating entity "cache_set" for hierarchy "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one"
Info (12128): Elaborating entity "lru" for hierarchy "cache:icache|cache_datapath:cdp|lru:main_lru"
Info (12128): Elaborating entity "cache_control" for hierarchy "cache:icache|cache_control:ccl"
Info (12128): Elaborating entity "arbiter" for hierarchy "arbiter:cache_arbiter"
Info (12128): Elaborating entity "register" for hierarchy "arbiter:cache_arbiter|register:rdata_a"
Info (12128): Elaborating entity "l2_cache" for hierarchy "l2_cache:l2cache"
Info (12128): Elaborating entity "l2_cache_datapath" for hierarchy "l2_cache:l2cache|l2_cache_datapath:cdp"
Info (12128): Elaborating entity "l2_cache_block" for hierarchy "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block"
Info (12128): Elaborating entity "l2_cache_set" for hierarchy "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one"
Info (12128): Elaborating entity "l2_cache_control" for hierarchy "l2_cache:l2cache|l2_cache_control:ccl"
Warning (276020): Inferred RAM node "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 24 instances of uninferred RAM logic
    Info (276004): RAM logic "cache:icache|cache_datapath:cdp|lru:main_lru|data" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "cache:dcache|cache_datapath:cdp|lru:main_lru|data" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_two|tag" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one|tag" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|lru:main_lru|data" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_two|data" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one|data" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one|valid" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_two|valid" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_two|dirty" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "l2_cache:l2cache|l2_cache_datapath:cdp|l2_cache_block:main_block|l2_cache_set:set_one|dirty" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|valid" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|valid" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|valid" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|dirty" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|dirty" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "cache:dcache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|valid" is uninferred due to inappropriate RAM size
    Info (276006): RAM logic "cpu:mcpu|cpu_datapath:cpu_datapath|id_datapath:id|regfile:rfile|data" is uninferred due to "logic" being set as ramstyle synthesis attribute
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|tag_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram2_cache_set_708bd3f9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|tag_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram2_cache_set_708bd3f9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram3_cache_set_708bd3f9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_one|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram3_cache_set_708bd3f9.hdl.mif
Info (12130): Elaborated megafunction instantiation "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0"
Info (12133): Instantiated megafunction "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:tag_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mp3.ram2_cache_set_708bd3f9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reo1.tdf
    Info (12023): Found entity 1: altsyncram_reo1
Info (12130): Elaborated megafunction instantiation "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "cache:icache|cache_datapath:cdp|cache_block:main_block|cache_set:set_two|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mp3.ram3_cache_set_708bd3f9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0lo1.tdf
    Info (12023): Found entity 1: altsyncram_0lo1
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pmem_address[0]" is stuck at GND
    Warning (13410): Pin "pmem_address[1]" is stuck at GND
    Warning (13410): Pin "pmem_address[2]" is stuck at GND
    Warning (13410): Pin "pmem_address[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 158 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/tdubey3/fmax_420/mp3/output_files/mp3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 130 input pins
    Info (21059): Implemented 146 output pins
    Info (21061): Implemented 8867 logic cells
    Info (21064): Implemented 274 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 497 megabytes
    Info: Processing ended: Sat Apr 22 15:36:10 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tdubey3/fmax_420/mp3/output_files/mp3.map.smsg.


