# System-Verilog
Exploring SystemVerilog through practical examples and testbench designs
