Warning (10268): Verilog HDL information at priority_encoder.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/AER_system/priority_encoder.v Line: 13
Warning (10268): Verilog HDL information at gate.v(17): always construct contains both blocking and non-blocking assignments File: C:/Users/Racemuis/Documents/school/m artificial intelligence/semester 1/neuromorphic engineering/neuromorphic_engineering/AER_system/gate.v Line: 17
