{
    "nl": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.nl.v",
    "pnl": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.odb",
    "sdc": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/34-openroad-cts/SPI_Master_With_Multi_CS.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/12-openroad-staprepnr/nom_tt_025C_1v80/SPI_Master_With_Multi_CS__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/12-openroad-staprepnr/nom_ss_100C_1v60/SPI_Master_With_Multi_CS__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/12-openroad-staprepnr/nom_ff_n40C_1v95/SPI_Master_With_Multi_CS__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/05-yosys-jsonheader/SPI_Master_With_Multi_CS.h.json",
    "vh": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/28-odb-writeverilogheader/SPI_Master_With_Multi_CS.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 286,
        "design__instance__area": 2641.28,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 48,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000439894,
        "power__switching__total": 0.000226107,
        "power__leakage__total": 1.08849e-09,
        "power__total": 0.000666002,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.250836,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.251305,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.229103,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.24242,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.229103,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.7592,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 55,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6040498272548436,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.919842450466565,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.60405,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.431542,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.030094483312736845,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.474024055647044,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.030094,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.626368,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 48,
        "design__max_fanout_violation__count": 3,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.250836,
        "clock__skew__worst_setup": 0.251305,
        "timing__hold__ws": 0.229103,
        "timing__setup__ws": 5.24242,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.229103,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 7.7592,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 80.335 91.055",
        "design__core__bbox": "5.52 10.88 74.52 78.88",
        "design__io": 36,
        "design__die__area": 7314.9,
        "design__core__area": 4692,
        "design__instance__count__stdcell": 286,
        "design__instance__area__stdcell": 2641.28,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.562933,
        "design__instance__utilization__stdcell": 0.562933,
        "design__instance__count__class:inverter": 9,
        "design__instance__count__class:sequential_cell": 49,
        "design__instance__count__class:multi_input_combinational_cell": 110,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 50,
        "design__instance__count__class:tap_cell": 67,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1059519,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 123.768,
        "design__instance__displacement__mean": 0.368,
        "design__instance__displacement__max": 7.36,
        "route__wirelength__estimated": 3613.32,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 43,
        "design__instance__count__class:clock_buffer": 7,
        "design__instance__count__class:clock_inverter": 1
    }
}