library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity FullAdder32 is
	port (a_in		: in  std_logic_vector(31 downto 0);	--Operand 1
			b_in		: in  std_logic_vector(31 downto 0);	--Operand 2
			c_in		: in  std_logic;								--Carry in (Maybe from previous stage)
			result	: out std_logic_vector(31 downto 0);	--Result
			c_out		: out std_logic								--Carry out (Maybe for next stage)
	);
end FullAdder32;

architecture behavior of FullAdder32 is
	component FullAdder is
		port (a		: in  std_logic;	--Operand 1
				b		: in  std_logic;	--Operand 2
				cin	: in  std_logic;	--Carry in (Maybe from previous stage)
				sum	: out std_logic;	--Result
				cout	: out std_logic	--Carry out (Maybe for next stage)
		);
	end component;
	signal wire:std_logic_vector(30 downto 0);
begin
	p1:	FullAdder port map(a_in(0), b_in(0), c_in, result(0), wire(0));
	p2:	FullAdder port map(a_in(1), b_in(1), wire(0), result(1), wire(1));
	p3:	FullAdder port map(a_in(2), b_in(2), wire(1), result(2), wire(2));
	p4:	FullAdder port map(a_in(3), b_in(3), wire(2), result(3), wire(3));
	p5:	FullAdder port map(a_in(4), b_in(4), wire(3), result(4), wire(4));
	p6:	FullAdder port map(a_in(5), b_in(5), wire(4), result(5), wire(5));
	p7:	FullAdder port map(a_in(6), b_in(6), wire(5), result(6), wire(6));
	p8:	FullAdder port map(a_in(7), b_in(7), wire(6), result(7), wire(7));
	p9:	FullAdder port map(a_in(8), b_in(8), wire(7), result(8), wire(8));
	p10:	FullAdder port map(a_in(9), b_in(9), wire(8), result(9), wire(9));
	p11:	FullAdder port map(a_in(10), b_in(10), wire(9), result(10), wire(10));
	p12:	FullAdder port map(a_in(11), b_in(11), wire(10), result(11), wire(11));
	p13:	FullAdder port map(a_in(12), b_in(12), wire(11), result(12), wire(12));
	p14:	FullAdder port map(a_in(13), b_in(13), wire(12), result(13), wire(13));
	p15:	FullAdder port map(a_in(14), b_in(14), wire(13), result(14), wire(14));
	p16:	FullAdder port map(a_in(15), b_in(15), wire(14), result(15), wire(15));
	p17:	FullAdder port map(a_in(16), b_in(16), wire(15), result(16), wire(16));
	p18:	FullAdder port map(a_in(17), b_in(17), wire(16), result(17), wire(17));
	p19:	FullAdder port map(a_in(18), b_in(18), wire(17), result(18), wire(18));
	p20:	FullAdder port map(a_in(19), b_in(19), wire(18), result(19), wire(19));
	p21:	FullAdder port map(a_in(20), b_in(20), wire(19), result(20), wire(20));
	p22:	FullAdder port map(a_in(21), b_in(21), wire(20), result(21), wire(21));
	p23:	FullAdder port map(a_in(22), b_in(22), wire(21), result(22), wire(22));
	p24:	FullAdder port map(a_in(23), b_in(23), wire(22), result(23), wire(23));
	p25:	FullAdder port map(a_in(24), b_in(24), wire(23), result(24), wire(24));
	p26:	FullAdder port map(a_in(25), b_in(25), wire(24), result(25), wire(25));
	p27:	FullAdder port map(a_in(26), b_in(26), wire(25), result(26), wire(26));
	p28:	FullAdder port map(a_in(27), b_in(27), wire(26), result(27), wire(27));
	p29:	FullAdder port map(a_in(28), b_in(28), wire(27), result(28), wire(28));
	p30:	FullAdder port map(a_in(29), b_in(29), wire(28), result(29), wire(29));
	p31:	FullAdder port map(a_in(30), b_in(30), wire(29), result(30), wire(30));
	p32:	FullAdder port map(a_in(31), b_in(31), wire(30), result(31), c_out);
end behavior;