 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Encrypt                             Date:  1-31-2021,  1:33PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
25 /72  ( 35%) 291 /360  ( 81%) 70 /216 ( 32%)   0  /72  (  0%) 26 /34  ( 76%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       21/54       75/90       6/ 9
FB2           4/18       11/54       83/90       9/ 9*
FB3           9/18       21/54       87/90       4/ 9
FB4           3/18       17/54       46/90       7/ 7*
             -----       -----       -----      -----    
             25/72       70/216     291/360     26/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   18          18    |  I/O              :    20      28
Output        :    8           8    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     26          26

** Power Data **

There are 25 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal                                                      Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                        Pts   Inps          No.  Type    Use     Mode Rate State
C5                                                          21    9     FB1_5   2    I/O     O       STD  FAST 
C2                                                          21    15    FB1_15  8    I/O     O       STD  FAST 
C6                                                          21    8     FB2_5   36   I/O     O       STD  FAST 
C3                                                          21    9     FB2_15  43   I/O     O       STD  FAST 
C7                                                          17    8     FB3_2   11   I/O     O       STD  FAST 
C4                                                          15    8     FB3_14  19   I/O     O       STD  FAST 
C0                                                          15    8     FB4_2   25   I/O     O       STD  FAST 
C1                                                          10    7     FB4_14  29   I/O     O       STD  FAST 

** 17 Buried Nodes **

Signal                                                      Total Total Loc     Pwr  Reg Init
Name                                                        Pts   Inps          Mode State
$OpTx$FX_DC$28                                              2     2     FB1_1   STD  
$OpTx$FX_DC$60                                              6     4     FB1_2   STD  
$OpTx$FX_DC$61                                              6     4     FB1_8   STD  
$OpTx$FX_DC$59                                              6     4     FB1_9   STD  
$OpTx$FX_DC$62                                              6     4     FB1_12  STD  
$OpTx$FX_DC$66                                              5     4     FB1_17  STD  
$OpTx$FX_DC$25                                              2     2     FB1_18  STD  
$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6  20    8     FB2_1   STD  
C3_OBUF/C3_OBUF_D13_                                        21    9     FB2_17  STD  
$OpTx$FX_DC$32                                              2     2     FB3_1   STD  
$OpTx$FX_DC$31                                              2     2     FB3_4   STD  
$OpTx$FX_DC$30                                              2     2     FB3_5   STD  
$OpTx$FX_DC$24                                              2     2     FB3_6   STD  
$OpTx$FX_DC$75                                              11    7     FB3_8   STD  
C7_OBUF10_                                                  17    8     FB3_10  STD  
$OpTx$FX_DC$70                                              19    8     FB3_17  STD  
$OpTx$FX_DC$74                                              21    8     FB4_16  STD  

** 18 Inputs **

Signal                                                      Loc     Pin  Pin     Pin     
Name                                                                No.  Type    Use     
A7                                                          FB1_6   3    I/O     I
A4                                                          FB1_9   5    GCK/I/O I
P2                                                          FB1_11  6    GCK/I/O I
A9                                                          FB1_14  7    GCK/I/O I
P1                                                          FB2_2   35   I/O     I
P0                                                          FB2_6   37   I/O     I
P3                                                          FB2_8   38   I/O     I
P6                                                          FB2_9   39   GSR/I/O I
A5                                                          FB2_11  40   GTS/I/O I
P7                                                          FB2_14  42   GTS/I/O I
P5                                                          FB2_17  44   I/O     I
A1                                                          FB3_16  24   I/O     I
A0                                                          FB3_17  22   I/O     I
A2                                                          FB4_5   26   I/O     I
P4                                                          FB4_8   27   I/O     I
A6                                                          FB4_11  28   I/O     I
A3                                                          FB4_15  33   I/O     I
A8                                                          FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$28        2       0   \/1   2     FB1_1         (b)     (b)
$OpTx$FX_DC$60        6       1<-   0   0     FB1_2   1     I/O     (b)
(unused)              0       0   \/5   0     FB1_3         (b)     (b)
(unused)              0       0   \/5   0     FB1_4         (b)     (b)
C5                   21      16<-   0   0     FB1_5   2     I/O     O
(unused)              0       0   /\5   0     FB1_6   3     I/O     I
(unused)              0       0   /\1   4     FB1_7         (b)     (b)
$OpTx$FX_DC$61        6       1<-   0   0     FB1_8   4     I/O     (b)
$OpTx$FX_DC$59        6       2<- /\1   0     FB1_9   5     GCK/I/O I
(unused)              0       0   /\2   3     FB1_10        (b)     (b)
(unused)              0       0   \/1   4     FB1_11  6     GCK/I/O I
$OpTx$FX_DC$62        6       1<-   0   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
(unused)              0       0   \/5   0     FB1_14  7     GCK/I/O I
C2                   21      16<-   0   0     FB1_15  8     I/O     O
(unused)              0       0   /\5   0     FB1_16        (b)     (b)
$OpTx$FX_DC$66        5       1<- /\1   0     FB1_17  9     I/O     (b)
$OpTx$FX_DC$25        2       0   /\1   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$28     8: $OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6  15: C3_OBUF/C3_OBUF_D13_ 
  2: $OpTx$FX_DC$59     9: A0                                                          16: C4 
  3: $OpTx$FX_DC$60    10: A1                                                          17: C6 
  4: $OpTx$FX_DC$61    11: A2                                                          18: C7 
  5: $OpTx$FX_DC$62    12: A8                                                          19: P1 
  6: $OpTx$FX_DC$66    13: A9                                                          20: P4 
  7: $OpTx$FX_DC$75    14: C3                                                          21: P7 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$28       ........XX.............................. 2
$OpTx$FX_DC$60       ........XX..X....X...................... 4
C5                   X.....X.XX..XX.X.X..X................... 9
$OpTx$FX_DC$61       ........XX..X....X...................... 4
$OpTx$FX_DC$59       ........XX..X....X...................... 4
$OpTx$FX_DC$62       ........XX..X....X...................... 4
C2                   .XXXXXX.XX..XXXXXX.X.................... 15
$OpTx$FX_DC$66       .......XX..X......X..................... 4
$OpTx$FX_DC$25       ..........X........X.................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6
                     20      18<- /\3   0     FB2_1         (b)     (b)
(unused)              0       0   /\5   0     FB2_2   35    I/O     I
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   /\5   0     FB2_4         (b)     (b)
C6                   21      19<- /\3   0     FB2_5   36    I/O     O
(unused)              0       0   /\5   0     FB2_6   37    I/O     I
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   /\5   0     FB2_8   38    I/O     I
(unused)              0       0   /\4   1     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0   \/4   1     FB2_11  40    GTS/I/O I
(unused)              0       0   \/5   0     FB2_12        (b)     (b)
(unused)              0       0   \/5   0     FB2_13        (b)     (b)
(unused)              0       0   \/5   0     FB2_14  42    GTS/I/O I
C3                   21      19<- \/3   0     FB2_15  43    I/O     O
(unused)              0       0   \/5   0     FB2_16        (b)     (b)
C3_OBUF/C3_OBUF_D13_
                     21      16<-   0   0     FB2_17  44    I/O     I
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$31     5: A8                 9: P4 
  2: A0                 6: P0                10: P6 
  3: A3                 7: P1                11: P7 
  4: A6                 8: P3               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6 
                     .XXXX..XXXX............................. 8
C6                   X.XXXX.XX.X............................. 8
C3                   .XXXX.XXXXX............................. 9
C3_OBUF/C3_OBUF_D13_ 
                     .XXXX.XXXXX............................. 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$FX_DC$32        2       0   \/3   0     FB3_1         (b)     (b)
C7                   17      12<-   0   0     FB3_2   11    I/O     O
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
$OpTx$FX_DC$31        2       1<- /\4   0     FB3_4         (b)     (b)
$OpTx$FX_DC$30        2       0   /\1   2     FB3_5   12    I/O     (b)
$OpTx$FX_DC$24        2       0   \/3   0     FB3_6         (b)     (b)
(unused)              0       0   \/5   0     FB3_7         (b)     (b)
$OpTx$FX_DC$75       11       8<- \/2   0     FB3_8   13    I/O     (b)
(unused)              0       0   \/5   0     FB3_9   14    I/O     (b)
C7_OBUF10_           17      12<-   0   0     FB3_10        (b)     (b)
(unused)              0       0   /\5   0     FB3_11  18    I/O     (b)
(unused)              0       0   \/5   0     FB3_12        (b)     (b)
(unused)              0       0   \/5   0     FB3_13        (b)     (b)
C4                   15      10<-   0   0     FB3_14  19    I/O     O
(unused)              0       0   \/4   1     FB3_15  20    I/O     (b)
(unused)              0       0   \/5   0     FB3_16  24    I/O     I
$OpTx$FX_DC$70       19      14<-   0   0     FB3_17  22    I/O     I
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$24     8: A3                15: P0 
  2: $OpTx$FX_DC$25     9: A4                16: P2 
  3: $OpTx$FX_DC$30    10: A5                17: P3 
  4: $OpTx$FX_DC$31    11: A6                18: P4 
  5: $OpTx$FX_DC$32    12: A7                19: P5 
  6: A0                13: A8                20: P6 
  7: A2                14: A9                21: P7 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$FX_DC$32       .............X.....X.................... 2
C7                   ..X...X..X...X..XXXX.................... 8
$OpTx$FX_DC$31       .....X.............X.................... 2
$OpTx$FX_DC$30       ...........X........X................... 2
$OpTx$FX_DC$24       ..........X.....X....................... 2
$OpTx$FX_DC$75       X..X...X....X.X..X..X................... 7
C7_OBUF10_           ..X...X..X...X..XXXX.................... 8
C4                   ....X.X..X.X...XXX..X................... 8
$OpTx$FX_DC$70       .X..X...XX.X...XX...X................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB4_1         (b)     (b)
C0                   15      10<-   0   0     FB4_2   25    I/O     O
(unused)              0       0   /\5   0     FB4_3         (b)     (b)
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     I
(unused)              0       0   \/1   4     FB4_12        (b)     (b)
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
C1                   10       6<- \/1   0     FB4_14  29    I/O     O
(unused)              0       0   \/5   0     FB4_15  33    I/O     I
$OpTx$FX_DC$74       21      16<-   0   0     FB4_16        (b)     (b)
(unused)              0       0   /\5   0     FB4_17  34    I/O     I
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$24     7: A5                13: P0 
  2: $OpTx$FX_DC$31     8: A7                14: P3 
  3: $OpTx$FX_DC$70     9: A8                15: P4 
  4: $OpTx$FX_DC$74    10: C3                16: P6 
  5: A2                11: C7                17: P7 
  6: A3                12: C7_OBUF10_       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
C0                   ..XXX.X..XXX...X........................ 8
C1                   ..XXX.X..XX..X.......................... 7
$OpTx$FX_DC$74       XX...X.XX...X.X.X....................... 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$24 <= NOT (A6
	 XOR 
$OpTx$FX_DC$24 <= NOT (P3);


$OpTx$FX_DC$25 <= A2
	 XOR 
$OpTx$FX_DC$25 <= P4;


$OpTx$FX_DC$28 <= NOT (A0
	 XOR 
$OpTx$FX_DC$28 <= NOT (A1);


$OpTx$FX_DC$30 <= NOT (A7
	 XOR 
$OpTx$FX_DC$30 <= NOT (P7);


$OpTx$FX_DC$31 <= NOT (A0
	 XOR 
$OpTx$FX_DC$31 <= NOT (P6);


$OpTx$FX_DC$32 <= A9
	 XOR 
$OpTx$FX_DC$32 <= P6;


$OpTx$FX_DC$59 <= ((A0 AND NOT A1 AND A9 AND NOT C7)
	OR (NOT A0 AND NOT A1 AND NOT A9 AND NOT C7)
	OR (A0 AND NOT A1 AND NOT A9 AND C7)
	OR (NOT A0 AND A1 AND A9 AND NOT C7)
	OR (NOT A0 AND A1 AND NOT A9 AND C7)
	OR (NOT A0 AND NOT A1 AND A9 AND C7));


$OpTx$FX_DC$60 <= ((NOT A0 AND NOT A1 AND A9 AND NOT C7)
	OR (A0 AND A1 AND A9 AND NOT C7)
	OR (A0 AND A1 AND NOT A9 AND C7)
	OR (NOT A0 AND A1 AND A9 AND C7)
	OR (NOT A0 AND A1 AND NOT A9 AND NOT C7)
	OR (NOT A0 AND NOT A1 AND NOT A9 AND C7));


$OpTx$FX_DC$61 <= ((A0 AND NOT A1 AND NOT A9 AND NOT C7)
	OR (A0 AND A1 AND A9 AND NOT C7)
	OR (A0 AND A1 AND NOT A9 AND C7)
	OR (A0 AND NOT A1 AND A9 AND C7)
	OR (NOT A0 AND NOT A1 AND A9 AND NOT C7)
	OR (NOT A0 AND NOT A1 AND NOT A9 AND C7));


$OpTx$FX_DC$62 <= ((A0 AND NOT A1 AND A9 AND NOT C7)
	OR (A0 AND A1 AND A9 AND C7)
	OR (A0 AND A1 AND NOT A9 AND NOT C7)
	OR (A0 AND NOT A1 AND NOT A9 AND C7)
	OR (NOT A0 AND A1 AND A9 AND NOT C7)
	OR (NOT A0 AND A1 AND NOT A9 AND C7));


$OpTx$FX_DC$66 <= NOT (A0
	 XOR 
$OpTx$FX_DC$66 <= NOT (((NOT A8 AND NOT P1 AND 
	NOT $OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6)
	OR (A8 AND P1 AND 
	NOT $OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6)
	OR (A8 AND NOT P1 AND 
	$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6)
	OR (NOT A8 AND P1 AND 
	$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6)));


$OpTx$FX_DC$70 <= NOT (A4
	 XOR 
$OpTx$FX_DC$70 <= NOT (((EXP34_.EXP)
	OR (P3 AND NOT A5 AND P2 AND $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)
	OR (NOT P3 AND A5 AND P2 AND $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)
	OR (NOT P3 AND NOT A5 AND P2 AND NOT $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)
	OR (NOT P3 AND NOT A5 AND NOT P2 AND $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)
	OR (P7 AND A7 AND P2 AND $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (P7 AND A7 AND NOT P2 AND NOT $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (P7 AND NOT A7 AND NOT P2 AND $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (NOT P7 AND A7 AND NOT P2 AND $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (NOT P7 AND NOT A7 AND P2 AND $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (NOT P7 AND NOT A7 AND NOT P2 AND NOT $OpTx$FX_DC$32 AND NOT $OpTx$FX_DC$25)
	OR (P3 AND NOT A5 AND NOT P2 AND NOT $OpTx$FX_DC$32)
	OR (NOT P3 AND A5 AND NOT P2 AND NOT $OpTx$FX_DC$32)
	OR (P3 AND A5 AND P2 AND NOT $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)
	OR (P3 AND A5 AND NOT P2 AND $OpTx$FX_DC$32 AND $OpTx$FX_DC$25)));


$OpTx$FX_DC$74 <= A7
	 XOR 
$OpTx$FX_DC$74 <= ((C1_OBUF.EXP)
	OR (NOT P4 AND NOT A3 AND P0 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (NOT P4 AND NOT A3 AND NOT P0 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P7 AND A8 AND P0 AND NOT $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (P7 AND A8 AND NOT P0 AND $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (P7 AND NOT A8 AND P0 AND $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (EXP43_.EXP)
	OR (P7 AND NOT A8 AND P0 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P7 AND NOT A8 AND NOT P0 AND NOT $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (NOT P7 AND A8 AND P0 AND $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (NOT P7 AND A8 AND P0 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (NOT P7 AND A8 AND NOT P0 AND NOT $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (P4 AND A3 AND P0 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P4 AND A3 AND NOT P0 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P4 AND NOT A3 AND P0 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (NOT P4 AND A3 AND P0 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31));


$OpTx$FX_DC$75 <= NOT (P0
	 XOR 
$OpTx$FX_DC$75 <= NOT ((($OpTx$FX_DC$24.EXP)
	OR (P4 AND NOT P7 AND NOT A3 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P4 AND A8 AND A3 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P4 AND A8 AND NOT A3 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P4 AND NOT A8 AND A3 AND $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (NOT P4 AND NOT P7 AND A3 AND NOT $OpTx$FX_DC$24 AND NOT $OpTx$FX_DC$31)
	OR (P7 AND NOT $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)
	OR (NOT P7 AND $OpTx$FX_DC$24 AND $OpTx$FX_DC$31)));


$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6 <= ((EXP16_.EXP)
	OR (P4 AND P6 AND A0 AND NOT A3)
	OR (P4 AND NOT P6 AND NOT A0 AND NOT A3)
	OR (P6 AND NOT A0 AND P3 AND A6 AND P7 AND A8)
	OR (NOT P6 AND A0 AND P3 AND A6 AND P7 AND A8)
	OR (NOT P6 AND A0 AND NOT P3 AND NOT A6 AND P7 AND A8)
	OR (NOT P4 AND P6 AND A0 AND A3)
	OR (NOT P4 AND NOT P6 AND NOT A0 AND A3));


C0 <= NOT (P6
	 XOR 
C0 <= NOT (((A2 AND A5 AND NOT C3 AND $OpTx$FX_DC$74 AND NOT C7_OBUF10_)
	OR (A2 AND NOT A5 AND C3 AND $OpTx$FX_DC$74 AND NOT C7_OBUF10_)
	OR (A2 AND NOT A5 AND NOT C3 AND $OpTx$FX_DC$74 AND C7_OBUF10_)
	OR (NOT A2 AND A5 AND C3 AND $OpTx$FX_DC$74 AND NOT C7_OBUF10_)
	OR (NOT A2 AND NOT A5 AND C3 AND $OpTx$FX_DC$74 AND C7_OBUF10_)
	OR (NOT A2 AND NOT A5 AND NOT C3 AND $OpTx$FX_DC$74 AND NOT C7_OBUF10_)
	OR (A2 AND A5 AND NOT C3 AND C7 AND NOT $OpTx$FX_DC$74 AND 
	$OpTx$FX_DC$70)
	OR (A2 AND NOT A5 AND NOT C3 AND NOT C7 AND NOT $OpTx$FX_DC$74 AND 
	$OpTx$FX_DC$70)
	OR (NOT A2 AND A5 AND C3 AND C7 AND NOT $OpTx$FX_DC$74 AND 
	$OpTx$FX_DC$70)
	OR (NOT A2 AND NOT A5 AND C3 AND NOT C7 AND NOT $OpTx$FX_DC$74 AND 
	$OpTx$FX_DC$70)
	OR (A2 AND C3 AND NOT $OpTx$FX_DC$74 AND NOT $OpTx$FX_DC$70)
	OR (NOT A2 AND NOT C3 AND NOT $OpTx$FX_DC$74 AND NOT $OpTx$FX_DC$70)
	OR (A2 AND A5 AND C3 AND $OpTx$FX_DC$74 AND C7_OBUF10_)
	OR (NOT A2 AND A5 AND NOT C3 AND $OpTx$FX_DC$74 AND C7_OBUF10_)));


C1 <= NOT (P3
	 XOR 
C1 <= NOT (((EXP39_.EXP)
	OR (A2 AND A5 AND NOT C3 AND NOT C7 AND $OpTx$FX_DC$70)
	OR (A2 AND NOT A5 AND C3 AND NOT C7 AND NOT $OpTx$FX_DC$74)
	OR (A2 AND NOT A5 AND NOT C3 AND C7 AND $OpTx$FX_DC$70)
	OR (NOT A2 AND A5 AND C3 AND NOT C7 AND $OpTx$FX_DC$70)
	OR (NOT A2 AND NOT A5 AND C3 AND C7 AND $OpTx$FX_DC$70)
	OR ($OpTx$FX_DC$74 AND $OpTx$FX_DC$70)
	OR (NOT A2 AND A5 AND NOT C3 AND C7 AND NOT $OpTx$FX_DC$74)
	OR (NOT A2 AND NOT A5 AND NOT C3 AND NOT C7 AND NOT $OpTx$FX_DC$74)));


C2 <= P4
	 XOR 
C2 <= ((EXP12_.EXP)
	OR (A0 AND A1 AND NOT C4 AND NOT $OpTx$FX_DC$75 AND 
	C3_OBUF/C3_OBUF_D13_)
	OR (NOT A0 AND NOT A1 AND C4 AND NOT $OpTx$FX_DC$75 AND 
	NOT C3_OBUF/C3_OBUF_D13_)
	OR (C3 AND NOT C4 AND C6 AND $OpTx$FX_DC$59 AND NOT $OpTx$FX_DC$66)
	OR (NOT C3 AND C4 AND C6 AND $OpTx$FX_DC$62 AND NOT $OpTx$FX_DC$66)
	OR (NOT C3 AND C4 AND NOT C6 AND $OpTx$FX_DC$62 AND $OpTx$FX_DC$66)
	OR ($OpTx$FX_DC$66.EXP)
	OR (A0 AND NOT A1 AND C4 AND NOT $OpTx$FX_DC$75 AND 
	C3_OBUF/C3_OBUF_D13_)
	OR (NOT A1 AND NOT A9 AND NOT C4 AND NOT C7 AND $OpTx$FX_DC$75)
	OR (NOT A9 AND NOT C6 AND NOT C7 AND $OpTx$FX_DC$75 AND $OpTx$FX_DC$66)
	OR (C3 AND C4 AND C6 AND $OpTx$FX_DC$60 AND NOT $OpTx$FX_DC$66)
	OR (C3 AND C4 AND NOT C6 AND $OpTx$FX_DC$60 AND $OpTx$FX_DC$66)
	OR (NOT A0 AND A1 AND NOT C4 AND NOT $OpTx$FX_DC$75 AND 
	NOT C3_OBUF/C3_OBUF_D13_)
	OR (C3 AND NOT C4 AND NOT C6 AND $OpTx$FX_DC$59 AND $OpTx$FX_DC$66)
	OR (NOT C3 AND NOT C4 AND C6 AND $OpTx$FX_DC$61 AND NOT $OpTx$FX_DC$66)
	OR (NOT C3 AND NOT C4 AND NOT C6 AND $OpTx$FX_DC$61 AND $OpTx$FX_DC$66));


C3 <= NOT (P1
	 XOR 
C3 <= NOT (((EXP24_.EXP)
	OR (P4 AND NOT P6 AND NOT A0 AND NOT A3)
	OR (NOT P4 AND P3 AND NOT A6 AND NOT P7 AND A8 AND A3)
	OR (NOT P4 AND NOT P3 AND A6 AND NOT P7 AND A8 AND A3)
	OR (NOT P6 AND A0 AND P3 AND A6 AND NOT P7 AND NOT A8)
	OR (NOT P6 AND A0 AND NOT P3 AND NOT A6 AND NOT P7 AND NOT A8)
	OR (NOT P4 AND NOT P6 AND NOT A0 AND A3)));


C3_OBUF/C3_OBUF_D13_ <= NOT (P1
	 XOR 
C3_OBUF/C3_OBUF_D13_ <= NOT (((C3_OBUF.EXP)
	OR (P4 AND P3 AND NOT A6 AND NOT P7 AND A8 AND NOT A3)
	OR (P4 AND NOT P3 AND A6 AND NOT P7 AND A8 AND NOT A3)
	OR (NOT P4 AND P3 AND NOT A6 AND NOT P7 AND A8 AND A3)
	OR (NOT P4 AND NOT P3 AND A6 AND P7 AND NOT A8 AND A3)
	OR (NOT P4 AND NOT P3 AND A6 AND NOT P7 AND A8 AND A3)
	OR (
	$OpTx$XLXI_3/XLXI_8/XLXN_39/XLXI_3/XLXI_8/XLXN_39_D2_INV$6.EXP)
	OR (P4 AND P3 AND NOT A6 AND P7 AND NOT A8 AND NOT A3)
	OR (P4 AND NOT P3 AND A6 AND P7 AND NOT A8 AND NOT A3)
	OR (NOT P4 AND P3 AND NOT A6 AND P7 AND NOT A8 AND A3)
	OR (NOT P6 AND A0 AND P3 AND A6 AND P7 AND A8)
	OR (NOT P6 AND A0 AND NOT P3 AND NOT A6 AND P7 AND A8)
	OR (P4 AND NOT P6 AND NOT A0 AND NOT A3)
	OR (NOT P4 AND NOT P6 AND NOT A0 AND A3)
	OR (NOT P6 AND A0 AND P3 AND A6 AND NOT P7 AND NOT A8)
	OR (NOT P6 AND A0 AND NOT P3 AND NOT A6 AND NOT P7 AND NOT A8)));


C4 <= NOT (P2
	 XOR 
C4 <= NOT (((EXP32_.EXP)
	OR (P3 AND NOT A5 AND NOT $OpTx$FX_DC$32)
	OR (NOT P3 AND A5 AND NOT $OpTx$FX_DC$32)
	OR (NOT P4 AND A2 AND NOT P3 AND NOT A5 AND $OpTx$FX_DC$32)
	OR (NOT P4 AND NOT A2 AND P7 AND NOT A7 AND $OpTx$FX_DC$32)
	OR (NOT P4 AND NOT A2 AND NOT P7 AND A7 AND $OpTx$FX_DC$32)
	OR (P4 AND A2 AND P7 AND A7 AND NOT $OpTx$FX_DC$32)
	OR (P4 AND A2 AND NOT P7 AND NOT A7 AND NOT $OpTx$FX_DC$32)
	OR (NOT P4 AND NOT A2 AND P7 AND A7 AND NOT $OpTx$FX_DC$32)
	OR (NOT P4 AND NOT A2 AND NOT P7 AND NOT A7 AND NOT $OpTx$FX_DC$32)));


C5 <= P7
	 XOR 
C5 <= ((EXP6_.EXP)
	OR (A1 AND A9 AND NOT C4 AND C7 AND $OpTx$FX_DC$75)
	OR (A9 AND C3 AND NOT C4 AND NOT C7 AND NOT $OpTx$FX_DC$28)
	OR (A9 AND NOT C3 AND C4 AND NOT C7 AND NOT $OpTx$FX_DC$28)
	OR (NOT A9 AND C3 AND NOT C4 AND C7 AND NOT $OpTx$FX_DC$28)
	OR (NOT A9 AND NOT C3 AND C4 AND C7 AND NOT $OpTx$FX_DC$28)
	OR (EXP9_.EXP)
	OR (A1 AND NOT A9 AND NOT C4 AND NOT C7 AND $OpTx$FX_DC$75)
	OR (NOT A1 AND A9 AND C4 AND C7 AND $OpTx$FX_DC$75)
	OR (NOT A1 AND NOT A9 AND C4 AND NOT C7 AND $OpTx$FX_DC$75)
	OR (A0 AND A1 AND A9 AND NOT C3 AND C4 AND C7)
	OR (NOT A0 AND A1 AND A9 AND C3 AND C4 AND C7)
	OR (A9 AND C3 AND C4 AND NOT C7 AND $OpTx$FX_DC$28)
	OR (A9 AND NOT C3 AND NOT C4 AND NOT C7 AND $OpTx$FX_DC$28)
	OR (NOT A9 AND C3 AND C4 AND C7 AND $OpTx$FX_DC$28)
	OR (NOT A9 AND NOT C3 AND NOT C4 AND C7 AND $OpTx$FX_DC$28));


C6 <= NOT (P0
	 XOR 
C6 <= NOT (((EXP19_.EXP)
	OR (NOT P4 AND P3 AND A6 AND NOT A3 AND NOT $OpTx$FX_DC$31)
	OR (P3 AND A6 AND P7 AND A8 AND $OpTx$FX_DC$31)
	OR (P3 AND A6 AND NOT P7 AND NOT A8 AND $OpTx$FX_DC$31)
	OR (P3 AND NOT A6 AND P7 AND NOT A8 AND $OpTx$FX_DC$31)
	OR (P3 AND NOT A6 AND NOT P7 AND A8 AND $OpTx$FX_DC$31)
	OR (P4 AND P3 AND A6 AND A3 AND NOT $OpTx$FX_DC$31)));


C7 <= P5
	 XOR 
C7 <= ((P4 AND NOT A2 AND P6 AND NOT A9 AND $OpTx$FX_DC$30)
	OR (P4 AND NOT A2 AND NOT P6 AND A9 AND $OpTx$FX_DC$30)
	OR (P4 AND NOT A2 AND P3 AND NOT A5 AND NOT $OpTx$FX_DC$30)
	OR ($OpTx$FX_DC$31.EXP)
	OR (P4 AND NOT A2 AND NOT P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND P6 AND NOT A9 AND $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND NOT P6 AND A9 AND $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND P3 AND NOT A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND NOT P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (P4 AND A2 AND P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (P4 AND A2 AND P3 AND NOT A5 AND $OpTx$FX_DC$30)
	OR (P4 AND A2 AND NOT P3 AND A5 AND $OpTx$FX_DC$30)
	OR (P4 AND A2 AND NOT P3 AND NOT A5 AND NOT $OpTx$FX_DC$30));


C7_OBUF10_ <= P5
	 XOR 
C7_OBUF10_ <= (($OpTx$FX_DC$75.EXP)
	OR (P4 AND NOT A2 AND P6 AND NOT A9 AND $OpTx$FX_DC$30)
	OR (P4 AND NOT A2 AND NOT P6 AND A9 AND $OpTx$FX_DC$30)
	OR (P4 AND NOT A2 AND P3 AND NOT A5 AND NOT $OpTx$FX_DC$30)
	OR (P4 AND NOT A2 AND NOT P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND P6 AND NOT A9 AND $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND NOT P6 AND A9 AND $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND P3 AND NOT A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND A2 AND NOT P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND NOT A2 AND P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (NOT P4 AND NOT A2 AND P3 AND NOT A5 AND $OpTx$FX_DC$30)
	OR (P4 AND A2 AND P3 AND A5 AND NOT $OpTx$FX_DC$30)
	OR (P4 AND A2 AND P3 AND NOT A5 AND $OpTx$FX_DC$30)
	OR (P4 AND A2 AND NOT P3 AND A5 AND $OpTx$FX_DC$30)
	OR (P4 AND A2 AND NOT P3 AND NOT A5 AND NOT $OpTx$FX_DC$30));













































































Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 C5                               24 A1                            
  3 A7                               25 C0                            
  4 KPR                              26 A2                            
  5 A4                               27 P4                            
  6 P2                               28 A6                            
  7 A9                               29 C1                            
  8 C2                               30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 C7                               33 A3                            
 12 KPR                              34 A8                            
 13 KPR                              35 P1                            
 14 KPR                              36 C6                            
 15 TDI                              37 P0                            
 16 TMS                              38 P3                            
 17 TCK                              39 P6                            
 18 KPR                              40 A5                            
 19 C4                               41 VCC                           
 20 KPR                              42 P7                            
 21 VCC                              43 C3                            
 22 A0                               44 P5                            


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*xl-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
