
pwnRF_WL55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000babc  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800bbfc  0800bbfc  0001bbfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c064  0800c064  000200d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c064  0800c064  0001c064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c06c  0800c06c  000200d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c06c  0800c06c  0001c06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c070  0800c070  0001c070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  0800c074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000254c  200000d8  0800c14c  000200d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002624  0800c14c  00022624  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003242e  00000000  00000000  00020102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006282  00000000  00000000  00052530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024e8  00000000  00000000  000587b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002290  00000000  00000000  0005aca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231bc  00000000  00000000  0005cf30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026432  00000000  00000000  000800ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb7d4  00000000  00000000  000a651e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00171cf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c78  00000000  00000000  00171d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000d8 	.word	0x200000d8
 800015c:	00000000 	.word	0x00000000
 8000160:	0800bbe4 	.word	0x0800bbe4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000dc 	.word	0x200000dc
 800017c:	0800bbe4 	.word	0x0800bbe4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295
 80001a4:	f000 b96c 	b.w	8000480 <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9e08      	ldr	r6, [sp, #32]
 80001c6:	460d      	mov	r5, r1
 80001c8:	4604      	mov	r4, r0
 80001ca:	468e      	mov	lr, r1
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	f040 8082 	bne.w	80002d6 <__udivmoddi4+0x116>
 80001d2:	428a      	cmp	r2, r1
 80001d4:	4617      	mov	r7, r2
 80001d6:	d946      	bls.n	8000266 <__udivmoddi4+0xa6>
 80001d8:	fab2 f282 	clz	r2, r2
 80001dc:	b14a      	cbz	r2, 80001f2 <__udivmoddi4+0x32>
 80001de:	f1c2 0120 	rsb	r1, r2, #32
 80001e2:	fa05 f302 	lsl.w	r3, r5, r2
 80001e6:	fa20 f101 	lsr.w	r1, r0, r1
 80001ea:	4097      	lsls	r7, r2
 80001ec:	ea41 0e03 	orr.w	lr, r1, r3
 80001f0:	4094      	lsls	r4, r2
 80001f2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001f6:	0c23      	lsrs	r3, r4, #16
 80001f8:	fbbe fcf8 	udiv	ip, lr, r8
 80001fc:	b2b9      	uxth	r1, r7
 80001fe:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000202:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000206:	fb0c f001 	mul.w	r0, ip, r1
 800020a:	4298      	cmp	r0, r3
 800020c:	d90a      	bls.n	8000224 <__udivmoddi4+0x64>
 800020e:	18fb      	adds	r3, r7, r3
 8000210:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000214:	f080 8116 	bcs.w	8000444 <__udivmoddi4+0x284>
 8000218:	4298      	cmp	r0, r3
 800021a:	f240 8113 	bls.w	8000444 <__udivmoddi4+0x284>
 800021e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000222:	443b      	add	r3, r7
 8000224:	1a1b      	subs	r3, r3, r0
 8000226:	b2a4      	uxth	r4, r4
 8000228:	fbb3 f0f8 	udiv	r0, r3, r8
 800022c:	fb08 3310 	mls	r3, r8, r0, r3
 8000230:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000234:	fb00 f101 	mul.w	r1, r0, r1
 8000238:	42a1      	cmp	r1, r4
 800023a:	d909      	bls.n	8000250 <__udivmoddi4+0x90>
 800023c:	193c      	adds	r4, r7, r4
 800023e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000242:	f080 8101 	bcs.w	8000448 <__udivmoddi4+0x288>
 8000246:	42a1      	cmp	r1, r4
 8000248:	f240 80fe 	bls.w	8000448 <__udivmoddi4+0x288>
 800024c:	3802      	subs	r0, #2
 800024e:	443c      	add	r4, r7
 8000250:	1a64      	subs	r4, r4, r1
 8000252:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000256:	2100      	movs	r1, #0
 8000258:	b11e      	cbz	r6, 8000262 <__udivmoddi4+0xa2>
 800025a:	40d4      	lsrs	r4, r2
 800025c:	2300      	movs	r3, #0
 800025e:	e9c6 4300 	strd	r4, r3, [r6]
 8000262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000266:	b902      	cbnz	r2, 800026a <__udivmoddi4+0xaa>
 8000268:	deff      	udf	#255	; 0xff
 800026a:	fab2 f282 	clz	r2, r2
 800026e:	2a00      	cmp	r2, #0
 8000270:	d14f      	bne.n	8000312 <__udivmoddi4+0x152>
 8000272:	1bcb      	subs	r3, r1, r7
 8000274:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000278:	fa1f f887 	uxth.w	r8, r7
 800027c:	2101      	movs	r1, #1
 800027e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000282:	0c25      	lsrs	r5, r4, #16
 8000284:	fb0e 331c 	mls	r3, lr, ip, r3
 8000288:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800028c:	fb08 f30c 	mul.w	r3, r8, ip
 8000290:	42ab      	cmp	r3, r5
 8000292:	d907      	bls.n	80002a4 <__udivmoddi4+0xe4>
 8000294:	197d      	adds	r5, r7, r5
 8000296:	f10c 30ff 	add.w	r0, ip, #4294967295
 800029a:	d202      	bcs.n	80002a2 <__udivmoddi4+0xe2>
 800029c:	42ab      	cmp	r3, r5
 800029e:	f200 80e7 	bhi.w	8000470 <__udivmoddi4+0x2b0>
 80002a2:	4684      	mov	ip, r0
 80002a4:	1aed      	subs	r5, r5, r3
 80002a6:	b2a3      	uxth	r3, r4
 80002a8:	fbb5 f0fe 	udiv	r0, r5, lr
 80002ac:	fb0e 5510 	mls	r5, lr, r0, r5
 80002b0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80002b4:	fb08 f800 	mul.w	r8, r8, r0
 80002b8:	45a0      	cmp	r8, r4
 80002ba:	d907      	bls.n	80002cc <__udivmoddi4+0x10c>
 80002bc:	193c      	adds	r4, r7, r4
 80002be:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c2:	d202      	bcs.n	80002ca <__udivmoddi4+0x10a>
 80002c4:	45a0      	cmp	r8, r4
 80002c6:	f200 80d7 	bhi.w	8000478 <__udivmoddi4+0x2b8>
 80002ca:	4618      	mov	r0, r3
 80002cc:	eba4 0408 	sub.w	r4, r4, r8
 80002d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002d4:	e7c0      	b.n	8000258 <__udivmoddi4+0x98>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x12c>
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f000 80af 	beq.w	800043e <__udivmoddi4+0x27e>
 80002e0:	2100      	movs	r1, #0
 80002e2:	e9c6 0500 	strd	r0, r5, [r6]
 80002e6:	4608      	mov	r0, r1
 80002e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ec:	fab3 f183 	clz	r1, r3
 80002f0:	2900      	cmp	r1, #0
 80002f2:	d14b      	bne.n	800038c <__udivmoddi4+0x1cc>
 80002f4:	42ab      	cmp	r3, r5
 80002f6:	d302      	bcc.n	80002fe <__udivmoddi4+0x13e>
 80002f8:	4282      	cmp	r2, r0
 80002fa:	f200 80b7 	bhi.w	800046c <__udivmoddi4+0x2ac>
 80002fe:	1a84      	subs	r4, r0, r2
 8000300:	eb65 0303 	sbc.w	r3, r5, r3
 8000304:	2001      	movs	r0, #1
 8000306:	469e      	mov	lr, r3
 8000308:	2e00      	cmp	r6, #0
 800030a:	d0aa      	beq.n	8000262 <__udivmoddi4+0xa2>
 800030c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000310:	e7a7      	b.n	8000262 <__udivmoddi4+0xa2>
 8000312:	f1c2 0c20 	rsb	ip, r2, #32
 8000316:	fa01 f302 	lsl.w	r3, r1, r2
 800031a:	4097      	lsls	r7, r2
 800031c:	fa20 f00c 	lsr.w	r0, r0, ip
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000328:	4318      	orrs	r0, r3
 800032a:	fbbc f1fe 	udiv	r1, ip, lr
 800032e:	0c05      	lsrs	r5, r0, #16
 8000330:	fb0e cc11 	mls	ip, lr, r1, ip
 8000334:	fa1f f887 	uxth.w	r8, r7
 8000338:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800033c:	fb01 f308 	mul.w	r3, r1, r8
 8000340:	42ab      	cmp	r3, r5
 8000342:	fa04 f402 	lsl.w	r4, r4, r2
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x19c>
 8000348:	197d      	adds	r5, r7, r5
 800034a:	f101 3cff 	add.w	ip, r1, #4294967295
 800034e:	f080 808b 	bcs.w	8000468 <__udivmoddi4+0x2a8>
 8000352:	42ab      	cmp	r3, r5
 8000354:	f240 8088 	bls.w	8000468 <__udivmoddi4+0x2a8>
 8000358:	3902      	subs	r1, #2
 800035a:	443d      	add	r5, r7
 800035c:	1aeb      	subs	r3, r5, r3
 800035e:	b285      	uxth	r5, r0
 8000360:	fbb3 f0fe 	udiv	r0, r3, lr
 8000364:	fb0e 3310 	mls	r3, lr, r0, r3
 8000368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800036c:	fb00 f308 	mul.w	r3, r0, r8
 8000370:	42ab      	cmp	r3, r5
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x1c4>
 8000374:	197d      	adds	r5, r7, r5
 8000376:	f100 3cff 	add.w	ip, r0, #4294967295
 800037a:	d271      	bcs.n	8000460 <__udivmoddi4+0x2a0>
 800037c:	42ab      	cmp	r3, r5
 800037e:	d96f      	bls.n	8000460 <__udivmoddi4+0x2a0>
 8000380:	3802      	subs	r0, #2
 8000382:	443d      	add	r5, r7
 8000384:	1aeb      	subs	r3, r5, r3
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	e778      	b.n	800027e <__udivmoddi4+0xbe>
 800038c:	f1c1 0c20 	rsb	ip, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f70c 	lsr.w	r7, r2, ip
 8000396:	431f      	orrs	r7, r3
 8000398:	fa20 f40c 	lsr.w	r4, r0, ip
 800039c:	fa05 f301 	lsl.w	r3, r5, r1
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	fa25 f50c 	lsr.w	r5, r5, ip
 80003a8:	431c      	orrs	r4, r3
 80003aa:	0c23      	lsrs	r3, r4, #16
 80003ac:	fbb5 f9fe 	udiv	r9, r5, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 5519 	mls	r5, lr, r9, r5
 80003b8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 80003bc:	fb09 fa08 	mul.w	sl, r9, r8
 80003c0:	45aa      	cmp	sl, r5
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	fa00 f301 	lsl.w	r3, r0, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x21e>
 80003cc:	197d      	adds	r5, r7, r5
 80003ce:	f109 30ff 	add.w	r0, r9, #4294967295
 80003d2:	d247      	bcs.n	8000464 <__udivmoddi4+0x2a4>
 80003d4:	45aa      	cmp	sl, r5
 80003d6:	d945      	bls.n	8000464 <__udivmoddi4+0x2a4>
 80003d8:	f1a9 0902 	sub.w	r9, r9, #2
 80003dc:	443d      	add	r5, r7
 80003de:	eba5 050a 	sub.w	r5, r5, sl
 80003e2:	b2a4      	uxth	r4, r4
 80003e4:	fbb5 f0fe 	udiv	r0, r5, lr
 80003e8:	fb0e 5510 	mls	r5, lr, r0, r5
 80003ec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003f0:	fb00 f808 	mul.w	r8, r0, r8
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	d907      	bls.n	8000408 <__udivmoddi4+0x248>
 80003f8:	193c      	adds	r4, r7, r4
 80003fa:	f100 35ff 	add.w	r5, r0, #4294967295
 80003fe:	d22d      	bcs.n	800045c <__udivmoddi4+0x29c>
 8000400:	45a0      	cmp	r8, r4
 8000402:	d92b      	bls.n	800045c <__udivmoddi4+0x29c>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	fba0 8902 	umull	r8, r9, r0, r2
 8000414:	454c      	cmp	r4, r9
 8000416:	46c6      	mov	lr, r8
 8000418:	464d      	mov	r5, r9
 800041a:	d319      	bcc.n	8000450 <__udivmoddi4+0x290>
 800041c:	d016      	beq.n	800044c <__udivmoddi4+0x28c>
 800041e:	b15e      	cbz	r6, 8000438 <__udivmoddi4+0x278>
 8000420:	ebb3 020e 	subs.w	r2, r3, lr
 8000424:	eb64 0405 	sbc.w	r4, r4, r5
 8000428:	fa04 fc0c 	lsl.w	ip, r4, ip
 800042c:	40ca      	lsrs	r2, r1
 800042e:	ea4c 0202 	orr.w	r2, ip, r2
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c6 2400 	strd	r2, r4, [r6]
 8000438:	2100      	movs	r1, #0
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e70e      	b.n	8000262 <__udivmoddi4+0xa2>
 8000444:	46ac      	mov	ip, r5
 8000446:	e6ed      	b.n	8000224 <__udivmoddi4+0x64>
 8000448:	4618      	mov	r0, r3
 800044a:	e701      	b.n	8000250 <__udivmoddi4+0x90>
 800044c:	4543      	cmp	r3, r8
 800044e:	d2e6      	bcs.n	800041e <__udivmoddi4+0x25e>
 8000450:	ebb8 0e02 	subs.w	lr, r8, r2
 8000454:	eb69 0507 	sbc.w	r5, r9, r7
 8000458:	3801      	subs	r0, #1
 800045a:	e7e0      	b.n	800041e <__udivmoddi4+0x25e>
 800045c:	4628      	mov	r0, r5
 800045e:	e7d3      	b.n	8000408 <__udivmoddi4+0x248>
 8000460:	4660      	mov	r0, ip
 8000462:	e78f      	b.n	8000384 <__udivmoddi4+0x1c4>
 8000464:	4681      	mov	r9, r0
 8000466:	e7ba      	b.n	80003de <__udivmoddi4+0x21e>
 8000468:	4661      	mov	r1, ip
 800046a:	e777      	b.n	800035c <__udivmoddi4+0x19c>
 800046c:	4608      	mov	r0, r1
 800046e:	e74b      	b.n	8000308 <__udivmoddi4+0x148>
 8000470:	f1ac 0c02 	sub.w	ip, ip, #2
 8000474:	443d      	add	r5, r7
 8000476:	e715      	b.n	80002a4 <__udivmoddi4+0xe4>
 8000478:	3802      	subs	r0, #2
 800047a:	443c      	add	r4, r7
 800047c:	e726      	b.n	80002cc <__udivmoddi4+0x10c>
 800047e:	bf00      	nop

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of initThread */
  initThreadHandle = osThreadNew(initTask, NULL, &initThread_attributes);
 8000488:	4a04      	ldr	r2, [pc, #16]	; (800049c <MX_FREERTOS_Init+0x18>)
 800048a:	2100      	movs	r1, #0
 800048c:	4804      	ldr	r0, [pc, #16]	; (80004a0 <MX_FREERTOS_Init+0x1c>)
 800048e:	f005 f819 	bl	80054c4 <osThreadNew>
 8000492:	4603      	mov	r3, r0
 8000494:	4a03      	ldr	r2, [pc, #12]	; (80004a4 <MX_FREERTOS_Init+0x20>)
 8000496:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}
 800049c:	0800bdac 	.word	0x0800bdac
 80004a0:	080004a9 	.word	0x080004a9
 80004a4:	2000245c 	.word	0x2000245c

080004a8 <initTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_initTask */
void initTask(void *argument)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  /* init code for SubGHz_Phy */
  MX_SubGHz_Phy_Init();
 80004b0:	f00a feda 	bl	800b268 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN initTask */

  commandLineInit();
 80004b4:	f004 ff66 	bl	8005384 <commandLineInit>

  /* Delete Init Task */
  osThreadTerminate(initThreadHandle);
 80004b8:	4b04      	ldr	r3, [pc, #16]	; (80004cc <initTask+0x24>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4618      	mov	r0, r3
 80004be:	f005 f8a7 	bl	8005610 <osThreadTerminate>
  /* USER CODE END initTask */
}
 80004c2:	bf00      	nop
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	2000245c 	.word	0x2000245c

080004d0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4313      	orrs	r3, r2
 80004e6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004f4:	68fb      	ldr	r3, [r7, #12]
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
 800050c:	605a      	str	r2, [r3, #4]
 800050e:	609a      	str	r2, [r3, #8]
 8000510:	60da      	str	r2, [r3, #12]
 8000512:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000514:	2001      	movs	r0, #1
 8000516:	f7ff ffdb 	bl	80004d0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051a:	2002      	movs	r0, #2
 800051c:	f7ff ffd8 	bl	80004d0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000520:	2004      	movs	r0, #4
 8000522:	f7ff ffd5 	bl	80004d0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	f44f 410a 	mov.w	r1, #35328	; 0x8a00
 800052c:	481e      	ldr	r0, [pc, #120]	; (80005a8 <MX_GPIO_Init+0xa8>)
 800052e:	f000 fe89 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	2138      	movs	r1, #56	; 0x38
 8000536:	481d      	ldr	r0, [pc, #116]	; (80005ac <MX_GPIO_Init+0xac>)
 8000538:	f000 fe84 	bl	8001244 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 800053c:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 8000540:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000542:	2301      	movs	r3, #1
 8000544:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054a:	2300      	movs	r3, #0
 800054c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	4619      	mov	r1, r3
 8000552:	4815      	ldr	r0, [pc, #84]	; (80005a8 <MX_GPIO_Init+0xa8>)
 8000554:	f000 fd16 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000558:	2338      	movs	r3, #56	; 0x38
 800055a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055c:	2301      	movs	r3, #1
 800055e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000564:	2300      	movs	r3, #0
 8000566:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	4619      	mov	r1, r3
 800056c:	480f      	ldr	r0, [pc, #60]	; (80005ac <MX_GPIO_Init+0xac>)
 800056e:	f000 fd09 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 8000572:	2303      	movs	r3, #3
 8000574:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000576:	2300      	movs	r3, #0
 8000578:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800057a:	2301      	movs	r3, #1
 800057c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	4619      	mov	r1, r3
 8000582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000586:	f000 fcfd 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B3_Pin;
 800058a:	2340      	movs	r3, #64	; 0x40
 800058c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800058e:	2300      	movs	r3, #0
 8000590:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000592:	2301      	movs	r3, #1
 8000594:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	4619      	mov	r1, r3
 800059a:	4804      	ldr	r0, [pc, #16]	; (80005ac <MX_GPIO_Init+0xac>)
 800059c:	f000 fcf2 	bl	8000f84 <HAL_GPIO_Init>

}
 80005a0:	bf00      	nop
 80005a2:	3718      	adds	r7, #24
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	48000400 	.word	0x48000400
 80005ac:	48000800 	.word	0x48000800

080005b0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80005b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80005bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80005c0:	f023 0218 	bic.w	r2, r3, #24
 80005c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	4313      	orrs	r3, r2
 80005cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr

080005da <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005de:	f000 fad7 	bl	8000b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e2:	f000 f80d 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e6:	f7ff ff8b 	bl	8000500 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ea:	f000 fa0d 	bl	8000a08 <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 80005ee:	f000 f941 	bl	8000874 <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80005f2:	f004 feff 	bl	80053f4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80005f6:	f7ff ff45 	bl	8000484 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80005fa:	f004 ff2d 	bl	8005458 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <main+0x24>

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b09a      	sub	sp, #104	; 0x68
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 0320 	add.w	r3, r7, #32
 800060a:	2248      	movs	r2, #72	; 0x48
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f00b f9f6 	bl	800ba00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]
 8000620:	611a      	str	r2, [r3, #16]
 8000622:	615a      	str	r2, [r3, #20]
 8000624:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000626:	f000 fe3d 	bl	80012a4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800062a:	2000      	movs	r0, #0
 800062c:	f7ff ffc0 	bl	80005b0 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000630:	4b1e      	ldr	r3, [pc, #120]	; (80006ac <SystemClock_Config+0xac>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000638:	4a1c      	ldr	r2, [pc, #112]	; (80006ac <SystemClock_Config+0xac>)
 800063a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800063e:	6013      	str	r3, [r2, #0]
 8000640:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <SystemClock_Config+0xac>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000648:	603b      	str	r3, [r7, #0]
 800064a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800064c:	2324      	movs	r3, #36	; 0x24
 800064e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000650:	2381      	movs	r3, #129	; 0x81
 8000652:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000654:	2301      	movs	r3, #1
 8000656:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000658:	2300      	movs	r3, #0
 800065a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800065c:	23b0      	movs	r3, #176	; 0xb0
 800065e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000660:	2300      	movs	r3, #0
 8000662:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	4618      	mov	r0, r3
 800066a:	f001 f8f9 	bl	8001860 <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000674:	f000 f82e 	bl	80006d4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000678:	234f      	movs	r3, #79	; 0x4f
 800067a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800067c:	2300      	movs	r3, #0
 800067e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2102      	movs	r1, #2
 8000694:	4618      	mov	r0, r3
 8000696:	f001 fc7d 	bl	8001f94 <HAL_RCC_ClockConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80006a0:	f000 f818 	bl	80006d4 <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3768      	adds	r7, #104	; 0x68
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	58000400 	.word	0x58000400

080006b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a04      	ldr	r2, [pc, #16]	; (80006d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d101      	bne.n	80006c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006c2:	f000 fa85 	bl	8000bd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40012c00 	.word	0x40012c00

080006d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d8:	b672      	cpsid	i
}
 80006da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006dc:	e7fe      	b.n	80006dc <Error_Handler+0x8>

080006de <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006e2:	2200      	movs	r2, #0
 80006e4:	210f      	movs	r1, #15
 80006e6:	f06f 0001 	mvn.w	r0, #1
 80006ea:	f000 fb66 	bl	8000dba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ee:	bf00      	nop
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006f2:	b480      	push	{r7}
 80006f4:	b085      	sub	sp, #20
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80006fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000700:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	4313      	orrs	r3, r2
 8000708:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800070a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800070e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4013      	ands	r3, r2
 8000714:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000716:	68fb      	ldr	r3, [r7, #12]
}
 8000718:	bf00      	nop
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
	...

08000724 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08e      	sub	sp, #56	; 0x38
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800072c:	2300      	movs	r3, #0
 800072e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000734:	2300      	movs	r3, #0
 8000736:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800073a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800073e:	f7ff ffd8 	bl	80006f2 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000742:	f107 020c 	add.w	r2, r7, #12
 8000746:	f107 0310 	add.w	r3, r7, #16
 800074a:	4611      	mov	r1, r2
 800074c:	4618      	mov	r0, r3
 800074e:	f001 fe3b 	bl	80023c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000752:	f001 fe27 	bl	80023a4 <HAL_RCC_GetPCLK2Freq>
 8000756:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800075a:	4a21      	ldr	r2, [pc, #132]	; (80007e0 <HAL_InitTick+0xbc>)
 800075c:	fba2 2303 	umull	r2, r3, r2, r3
 8000760:	0c9b      	lsrs	r3, r3, #18
 8000762:	3b01      	subs	r3, #1
 8000764:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000766:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <HAL_InitTick+0xc0>)
 8000768:	4a1f      	ldr	r2, [pc, #124]	; (80007e8 <HAL_InitTick+0xc4>)
 800076a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800076c:	4b1d      	ldr	r3, [pc, #116]	; (80007e4 <HAL_InitTick+0xc0>)
 800076e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000772:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000774:	4a1b      	ldr	r2, [pc, #108]	; (80007e4 <HAL_InitTick+0xc0>)
 8000776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000778:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800077a:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <HAL_InitTick+0xc0>)
 800077c:	2200      	movs	r2, #0
 800077e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000780:	4b18      	ldr	r3, [pc, #96]	; (80007e4 <HAL_InitTick+0xc0>)
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000786:	4817      	ldr	r0, [pc, #92]	; (80007e4 <HAL_InitTick+0xc0>)
 8000788:	f002 fd4a 	bl	8003220 <HAL_TIM_Base_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 8000792:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000796:	2b00      	cmp	r3, #0
 8000798:	d11b      	bne.n	80007d2 <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800079a:	4812      	ldr	r0, [pc, #72]	; (80007e4 <HAL_InitTick+0xc0>)
 800079c:	f002 fda0 	bl	80032e0 <HAL_TIM_Base_Start_IT>
 80007a0:	4603      	mov	r3, r0
 80007a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 80007a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d111      	bne.n	80007d2 <HAL_InitTick+0xae>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80007ae:	2018      	movs	r0, #24
 80007b0:	f000 fb1d 	bl	8000dee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b0f      	cmp	r3, #15
 80007b8:	d808      	bhi.n	80007cc <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80007ba:	2200      	movs	r2, #0
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	2018      	movs	r0, #24
 80007c0:	f000 fafb 	bl	8000dba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007c4:	4a09      	ldr	r2, [pc, #36]	; (80007ec <HAL_InitTick+0xc8>)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6013      	str	r3, [r2, #0]
 80007ca:	e002      	b.n	80007d2 <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 80007cc:	2301      	movs	r3, #1
 80007ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
 /* Return function status */
  return status;
 80007d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3738      	adds	r7, #56	; 0x38
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	431bde83 	.word	0x431bde83
 80007e4:	20002460 	.word	0x20002460
 80007e8:	40012c00 	.word	0x40012c00
 80007ec:	20000004 	.word	0x20000004

080007f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007f4:	e7fe      	b.n	80007f4 <NMI_Handler+0x4>

080007f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f6:	b480      	push	{r7}
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fa:	e7fe      	b.n	80007fa <HardFault_Handler+0x4>

080007fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <MemManage_Handler+0x4>

08000802 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000802:	b480      	push	{r7}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000806:	e7fe      	b.n	8000806 <BusFault_Handler+0x4>

08000808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800080c:	e7fe      	b.n	800080c <UsageFault_Handler+0x4>

0800080e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800080e:	b480      	push	{r7}
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000812:	bf00      	nop
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
	...

0800081c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000820:	4802      	ldr	r0, [pc, #8]	; (800082c <TIM1_UP_IRQHandler+0x10>)
 8000822:	f002 fda9 	bl	8003378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20002460 	.word	0x20002460

08000830 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000834:	4802      	ldr	r0, [pc, #8]	; (8000840 <USART2_IRQHandler+0x10>)
 8000836:	f003 f885 	bl	8003944 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	200024b8 	.word	0x200024b8

08000844 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 800084c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000850:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000852:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4313      	orrs	r3, r2
 800085a:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800085c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000860:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	4013      	ands	r3, r2
 8000866:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000868:	68fb      	ldr	r3, [r7, #12]
}
 800086a:	bf00      	nop
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr

08000874 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000878:	4b06      	ldr	r3, [pc, #24]	; (8000894 <MX_SUBGHZ_Init+0x20>)
 800087a:	2208      	movs	r2, #8
 800087c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800087e:	4805      	ldr	r0, [pc, #20]	; (8000894 <MX_SUBGHZ_Init+0x20>)
 8000880:	f002 f93e 	bl	8002b00 <HAL_SUBGHZ_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 800088a:	f7ff ff23 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	200024ac 	.word	0x200024ac

08000898 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ffcf 	bl	8000844 <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 80008ae:	b480      	push	{r7}
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */
}
 80008b2:	bf00      	nop
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr

080008ba <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80008be:	bf00      	nop
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bc80      	pop	{r7}
 80008c4:	4770      	bx	lr

080008c6 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	b083      	sub	sp, #12
 80008ca:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008cc:	2300      	movs	r3, #0
 80008ce:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  return ret;
 80008d0:	79fb      	ldrb	r3, [r7, #7]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr

080008dc <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008e4:	2300      	movs	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  return ret;
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr

080008f4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008fa:	2300      	movs	r3, #0
 80008fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  return ret;
 80008fe:	79fb      	ldrb	r3, [r7, #7]
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr

0800090a <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 800090a:	b480      	push	{r7}
 800090c:	b083      	sub	sp, #12
 800090e:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_SetTimerContext */

  /* USER CODE END TIMER_IF_SetTimerContext */
  return ret;
 8000914:	687b      	ldr	r3, [r7, #4]
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr

08000920 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerContext */

  /* USER CODE END TIMER_IF_GetTimerContext */
  return ret;
 800092a:	687b      	ldr	r3, [r7, #4]
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr

08000936 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8000936:	b480      	push	{r7}
 8000938:	b083      	sub	sp, #12
 800093a:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ret;
 8000940:	687b      	ldr	r3, [r7, #4]
}
 8000942:	4618      	mov	r0, r3
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr

0800094c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  return ret;
 8000956:	687b      	ldr	r3, [r7, #4]
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr

08000962 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8000962:	b480      	push	{r7}
 8000964:	b083      	sub	sp, #12
 8000966:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  return ret;
 800096c:	687b      	ldr	r3, [r7, #4]
}
 800096e:	4618      	mov	r0, r3
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr

08000978 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ret;
 8000984:	68fb      	ldr	r3, [r7, #12]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3714      	adds	r7, #20
 800098a:	46bd      	mov	sp, r7
 800098c:	bc80      	pop	{r7}
 800098e:	4770      	bx	lr

08000990 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
    return ret;
 800099c:	68fb      	ldr	r3, [r7, #12]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3714      	adds	r7, #20
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <LL_AHB2_GRP1_EnableClock>:
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4313      	orrs	r3, r2
 80009be:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4013      	ands	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009cc:	68fb      	ldr	r3, [r7, #12]
}
 80009ce:	bf00      	nop
 80009d0:	3714      	adds	r7, #20
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr

080009d8 <LL_APB1_GRP1_EnableClock>:
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80009e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80009f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009f4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4013      	ands	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009fc:	68fb      	ldr	r3, [r7, #12]
}
 80009fe:	bf00      	nop
 8000a00:	3714      	adds	r7, #20
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr

08000a08 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a0e:	4a23      	ldr	r2, [pc, #140]	; (8000a9c <MX_USART2_UART_Init+0x94>)
 8000a10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a12:	4b21      	ldr	r3, [pc, #132]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1a:	4b1f      	ldr	r3, [pc, #124]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a20:	4b1d      	ldr	r3, [pc, #116]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a26:	4b1c      	ldr	r3, [pc, #112]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a2e:	220c      	movs	r2, #12
 8000a30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a32:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a44:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a4a:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a50:	4811      	ldr	r0, [pc, #68]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a52:	f002 fe73 	bl	800373c <HAL_UART_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a5c:	f7ff fe3a 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a60:	2100      	movs	r1, #0
 8000a62:	480d      	ldr	r0, [pc, #52]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a64:	f004 fad3 	bl	800500e <HAL_UARTEx_SetTxFifoThreshold>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a6e:	f7ff fe31 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a72:	2100      	movs	r1, #0
 8000a74:	4808      	ldr	r0, [pc, #32]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a76:	f004 fb08 	bl	800508a <HAL_UARTEx_SetRxFifoThreshold>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a80:	f7ff fe28 	bl	80006d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a84:	4804      	ldr	r0, [pc, #16]	; (8000a98 <MX_USART2_UART_Init+0x90>)
 8000a86:	f004 fa8a 	bl	8004f9e <HAL_UARTEx_DisableFifoMode>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a90:	f7ff fe20 	bl	80006d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	200024b8 	.word	0x200024b8
 8000a9c:	40004400 	.word	0x40004400

08000aa0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b096      	sub	sp, #88	; 0x58
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	2238      	movs	r2, #56	; 0x38
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f00a ff9d 	bl	800ba00 <memset>
  if(uartHandle->Instance==USART2)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a1b      	ldr	r2, [pc, #108]	; (8000b38 <HAL_UART_MspInit+0x98>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d12e      	bne.n	8000b2e <HAL_UART_MspInit+0x8e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ad4:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000ad8:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ada:	f107 030c 	add.w	r3, r7, #12
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 fe5a 	bl	8002798 <HAL_RCCEx_PeriphCLKConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000aea:	f7ff fdf3 	bl	80006d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000af2:	f7ff ff71 	bl	80009d8 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	2001      	movs	r0, #1
 8000af8:	f7ff ff56 	bl	80009a8 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000afc:	230c      	movs	r3, #12
 8000afe:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b0c:	2307      	movs	r3, #7
 8000b0e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b10:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b14:	4619      	mov	r1, r3
 8000b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b1a:	f000 fa33 	bl	8000f84 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2105      	movs	r1, #5
 8000b22:	2025      	movs	r0, #37	; 0x25
 8000b24:	f000 f949 	bl	8000dba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b28:	2025      	movs	r0, #37	; 0x25
 8000b2a:	f000 f960 	bl	8000dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b2e:	bf00      	nop
 8000b30:	3758      	adds	r7, #88	; 0x58
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40004400 	.word	0x40004400

08000b3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b3c:	480d      	ldr	r0, [pc, #52]	; (8000b74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b3e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b40:	f7ff febb 	bl	80008ba <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b44:	480c      	ldr	r0, [pc, #48]	; (8000b78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b46:	490d      	ldr	r1, [pc, #52]	; (8000b7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b48:	4a0d      	ldr	r2, [pc, #52]	; (8000b80 <LoopForever+0xe>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b4c:	e002      	b.n	8000b54 <LoopCopyDataInit>

08000b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b52:	3304      	adds	r3, #4

08000b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b58:	d3f9      	bcc.n	8000b4e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b5c:	4c0a      	ldr	r4, [pc, #40]	; (8000b88 <LoopForever+0x16>)
  movs r3, #0
 8000b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b60:	e001      	b.n	8000b66 <LoopFillZerobss>

08000b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b64:	3204      	adds	r2, #4

08000b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b68:	d3fb      	bcc.n	8000b62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b6a:	f00a ff15 	bl	800b998 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b6e:	f7ff fd34 	bl	80005da <main>

08000b72 <LoopForever>:

LoopForever:
    b LoopForever
 8000b72:	e7fe      	b.n	8000b72 <LoopForever>
  ldr   r0, =_estack
 8000b74:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b7c:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 8000b80:	0800c074 	.word	0x0800c074
  ldr r2, =_sbss
 8000b84:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 8000b88:	20002624 	.word	0x20002624

08000b8c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC_IRQHandler>
	...

08000b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b9a:	2003      	movs	r0, #3
 8000b9c:	f000 f902 	bl	8000da4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000ba0:	f001 fbda 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	4a09      	ldr	r2, [pc, #36]	; (8000bcc <HAL_Init+0x3c>)
 8000ba8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000baa:	200f      	movs	r0, #15
 8000bac:	f7ff fdba 	bl	8000724 <HAL_InitTick>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d002      	beq.n	8000bbc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	71fb      	strb	r3, [r7, #7]
 8000bba:	e001      	b.n	8000bc0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bbc:	f7ff fd8f 	bl	80006de <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000000 	.word	0x20000000

08000bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <HAL_IncTick+0x1c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b05      	ldr	r3, [pc, #20]	; (8000bf0 <HAL_IncTick+0x20>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4413      	add	r3, r2
 8000be0:	4a03      	ldr	r2, [pc, #12]	; (8000bf0 <HAL_IncTick+0x20>)
 8000be2:	6013      	str	r3, [r2, #0]
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	20000008 	.word	0x20000008
 8000bf0:	20002548 	.word	0x20002548

08000bf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf8:	4b02      	ldr	r3, [pc, #8]	; (8000c04 <HAL_GetTick+0x10>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bc80      	pop	{r7}
 8000c02:	4770      	bx	lr
 8000c04:	20002548 	.word	0x20002548

08000c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c10:	f7ff fff0 	bl	8000bf4 <HAL_GetTick>
 8000c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c20:	d005      	beq.n	8000c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c22:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <HAL_Delay+0x44>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ffe0 	bl	8000bf4 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d8f7      	bhi.n	8000c30 <HAL_Delay+0x28>
  {
  }
}
 8000c40:	bf00      	nop
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000008 	.word	0x20000008

08000c50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <__NVIC_SetPriorityGrouping+0x44>)
 8000c62:	68db      	ldr	r3, [r3, #12]
 8000c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c66:	68ba      	ldr	r2, [r7, #8]
 8000c68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c82:	4a04      	ldr	r2, [pc, #16]	; (8000c94 <__NVIC_SetPriorityGrouping+0x44>)
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	60d3      	str	r3, [r2, #12]
}
 8000c88:	bf00      	nop
 8000c8a:	3714      	adds	r7, #20
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c9c:	4b04      	ldr	r3, [pc, #16]	; (8000cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	0a1b      	lsrs	r3, r3, #8
 8000ca2:	f003 0307 	and.w	r3, r3, #7
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	db0b      	blt.n	8000cde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	f003 021f 	and.w	r2, r3, #31
 8000ccc:	4906      	ldr	r1, [pc, #24]	; (8000ce8 <__NVIC_EnableIRQ+0x34>)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	095b      	lsrs	r3, r3, #5
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bc80      	pop	{r7}
 8000ce6:	4770      	bx	lr
 8000ce8:	e000e100 	.word	0xe000e100

08000cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	db0a      	blt.n	8000d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	490c      	ldr	r1, [pc, #48]	; (8000d38 <__NVIC_SetPriority+0x4c>)
 8000d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0a:	0112      	lsls	r2, r2, #4
 8000d0c:	b2d2      	uxtb	r2, r2
 8000d0e:	440b      	add	r3, r1
 8000d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d14:	e00a      	b.n	8000d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2da      	uxtb	r2, r3
 8000d1a:	4908      	ldr	r1, [pc, #32]	; (8000d3c <__NVIC_SetPriority+0x50>)
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	f003 030f 	and.w	r3, r3, #15
 8000d22:	3b04      	subs	r3, #4
 8000d24:	0112      	lsls	r2, r2, #4
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	440b      	add	r3, r1
 8000d2a:	761a      	strb	r2, [r3, #24]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	f1c3 0307 	rsb	r3, r3, #7
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	bf28      	it	cs
 8000d5e:	2304      	movcs	r3, #4
 8000d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	3304      	adds	r3, #4
 8000d66:	2b06      	cmp	r3, #6
 8000d68:	d902      	bls.n	8000d70 <NVIC_EncodePriority+0x30>
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3b03      	subs	r3, #3
 8000d6e:	e000      	b.n	8000d72 <NVIC_EncodePriority+0x32>
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d74:	f04f 32ff 	mov.w	r2, #4294967295
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	401a      	ands	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43d9      	mvns	r1, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d98:	4313      	orrs	r3, r2
         );
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3724      	adds	r7, #36	; 0x24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ff4f 	bl	8000c50 <__NVIC_SetPriorityGrouping>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b086      	sub	sp, #24
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc8:	f7ff ff66 	bl	8000c98 <__NVIC_GetPriorityGrouping>
 8000dcc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	68b9      	ldr	r1, [r7, #8]
 8000dd2:	6978      	ldr	r0, [r7, #20]
 8000dd4:	f7ff ffb4 	bl	8000d40 <NVIC_EncodePriority>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff ff83 	bl	8000cec <__NVIC_SetPriority>
}
 8000de6:	bf00      	nop
 8000de8:	3718      	adds	r7, #24
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	4603      	mov	r3, r0
 8000df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff ff59 	bl	8000cb4 <__NVIC_EnableIRQ>
}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d101      	bne.n	8000e1c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e04f      	b.n	8000ebc <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d008      	beq.n	8000e3a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e040      	b.n	8000ebc <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f022 020e 	bic.w	r2, r2, #14
 8000e48:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f022 0201 	bic.w	r2, r2, #1
 8000e68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e6e:	f003 021c 	and.w	r2, r3, #28
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e76:	2101      	movs	r1, #1
 8000e78:	fa01 f202 	lsl.w	r2, r1, r2
 8000e7c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000e86:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d00c      	beq.n	8000eaa <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e9e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000ea8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2201      	movs	r2, #1
 8000eae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8000eba:	2300      	movs	r3, #0
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr

08000ec6 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b084      	sub	sp, #16
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d005      	beq.n	8000eea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]
 8000ee8:	e047      	b.n	8000f7a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f022 020e 	bic.w	r2, r2, #14
 8000ef8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f022 0201 	bic.w	r2, r2, #1
 8000f08:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1e:	f003 021c 	and.w	r2, r3, #28
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	2101      	movs	r1, #1
 8000f28:	fa01 f202 	lsl.w	r2, r1, r2
 8000f2c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000f36:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00c      	beq.n	8000f5a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000f58:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d003      	beq.n	8000f7a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	4798      	blx	r3
    }
  }
  return status;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f92:	e140      	b.n	8001216 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	2101      	movs	r1, #1
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	f000 8132 	beq.w	8001210 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d00b      	beq.n	8000fcc <HAL_GPIO_Init+0x48>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d007      	beq.n	8000fcc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fc0:	2b11      	cmp	r3, #17
 8000fc2:	d003      	beq.n	8000fcc <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b12      	cmp	r3, #18
 8000fca:	d130      	bne.n	800102e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001002:	2201      	movs	r2, #1
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	091b      	lsrs	r3, r3, #4
 8001018:	f003 0201 	and.w	r2, r3, #1
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4313      	orrs	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b02      	cmp	r3, #2
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0xea>
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	2b12      	cmp	r3, #18
 800106c:	d123      	bne.n	80010b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	08da      	lsrs	r2, r3, #3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3208      	adds	r2, #8
 8001076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	220f      	movs	r2, #15
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	691a      	ldr	r2, [r3, #16]
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	08da      	lsrs	r2, r3, #3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3208      	adds	r2, #8
 80010b0:	6939      	ldr	r1, [r7, #16]
 80010b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	2203      	movs	r2, #3
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f003 0203 	and.w	r2, r3, #3
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 808c 	beq.w	8001210 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80010f8:	4a4e      	ldr	r2, [pc, #312]	; (8001234 <HAL_GPIO_Init+0x2b0>)
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	089b      	lsrs	r3, r3, #2
 80010fe:	3302      	adds	r3, #2
 8001100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001104:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	2207      	movs	r2, #7
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001122:	d00d      	beq.n	8001140 <HAL_GPIO_Init+0x1bc>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a44      	ldr	r2, [pc, #272]	; (8001238 <HAL_GPIO_Init+0x2b4>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d007      	beq.n	800113c <HAL_GPIO_Init+0x1b8>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a43      	ldr	r2, [pc, #268]	; (800123c <HAL_GPIO_Init+0x2b8>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d101      	bne.n	8001138 <HAL_GPIO_Init+0x1b4>
 8001134:	2302      	movs	r3, #2
 8001136:	e004      	b.n	8001142 <HAL_GPIO_Init+0x1be>
 8001138:	2307      	movs	r3, #7
 800113a:	e002      	b.n	8001142 <HAL_GPIO_Init+0x1be>
 800113c:	2301      	movs	r3, #1
 800113e:	e000      	b.n	8001142 <HAL_GPIO_Init+0x1be>
 8001140:	2300      	movs	r3, #0
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	f002 0203 	and.w	r2, r2, #3
 8001148:	0092      	lsls	r2, r2, #2
 800114a:	4093      	lsls	r3, r2
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	4313      	orrs	r3, r2
 8001150:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001152:	4938      	ldr	r1, [pc, #224]	; (8001234 <HAL_GPIO_Init+0x2b0>)
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	089b      	lsrs	r3, r3, #2
 8001158:	3302      	adds	r3, #2
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001160:	4b37      	ldr	r3, [pc, #220]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 8001162:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001166:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	43db      	mvns	r3, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4013      	ands	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4313      	orrs	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001186:	4a2e      	ldr	r2, [pc, #184]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800118e:	4b2c      	ldr	r3, [pc, #176]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 8001190:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001194:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	43db      	mvns	r3, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80011b4:	4a22      	ldr	r2, [pc, #136]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011bc:	4b20      	ldr	r3, [pc, #128]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011e0:	4a17      	ldr	r2, [pc, #92]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	4013      	ands	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4313      	orrs	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800120a:	4a0d      	ldr	r2, [pc, #52]	; (8001240 <HAL_GPIO_Init+0x2bc>)
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	fa22 f303 	lsr.w	r3, r2, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	f47f aeb7 	bne.w	8000f94 <HAL_GPIO_Init+0x10>
  }
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	371c      	adds	r7, #28
 800122c:	46bd      	mov	sp, r7
 800122e:	bc80      	pop	{r7}
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40010000 	.word	0x40010000
 8001238:	48000400 	.word	0x48000400
 800123c:	48000800 	.word	0x48000800
 8001240:	58000800 	.word	0x58000800

08001244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	460b      	mov	r3, r1
 800124e:	807b      	strh	r3, [r7, #2]
 8001250:	4613      	mov	r3, r2
 8001252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800125a:	887a      	ldrh	r2, [r7, #2]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001260:	e002      	b.n	8001268 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001262:	887a      	ldrh	r2, [r7, #2]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr

08001272 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001284:	887a      	ldrh	r2, [r7, #2]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	4013      	ands	r3, r2
 800128a:	041a      	lsls	r2, r3, #16
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	43d9      	mvns	r1, r3
 8001290:	887b      	ldrh	r3, [r7, #2]
 8001292:	400b      	ands	r3, r1
 8001294:	431a      	orrs	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	619a      	str	r2, [r3, #24]
}
 800129a:	bf00      	nop
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012a8:	4b04      	ldr	r3, [pc, #16]	; (80012bc <HAL_PWR_EnableBkUpAccess+0x18>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a03      	ldr	r2, [pc, #12]	; (80012bc <HAL_PWR_EnableBkUpAccess+0x18>)
 80012ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b2:	6013      	str	r3, [r2, #0]
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bc80      	pop	{r7}
 80012ba:	4770      	bx	lr
 80012bc:	58000400 	.word	0x58000400

080012c0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <HAL_PWREx_GetVoltageRange+0x14>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	58000400 	.word	0x58000400

080012d8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012e8:	d101      	bne.n	80012ee <LL_PWR_IsEnabledBkUpAccess+0x16>
 80012ea:	2301      	movs	r3, #1
 80012ec:	e000      	b.n	80012f0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr
 80012f8:	58000400 	.word	0x58000400

080012fc <LL_RCC_HSE_EnableTcxo>:
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800130a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800130e:	6013      	str	r3, [r2, #0]
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <LL_RCC_HSE_DisableTcxo>:
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800131c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001326:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800132a:	6013      	str	r3, [r2, #0]
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr

08001334 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001338:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001342:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001346:	d101      	bne.n	800134c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001348:	2301      	movs	r3, #1
 800134a:	e000      	b.n	800134e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr

08001356 <LL_RCC_HSE_Enable>:
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800135a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001368:	6013      	str	r3, [r2, #0]
}
 800136a:	bf00      	nop
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr

08001372 <LL_RCC_HSE_Disable>:
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001384:	6013      	str	r3, [r2, #0]
}
 8001386:	bf00      	nop
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr

0800138e <LL_RCC_HSE_IsReady>:
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001392:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80013a0:	d101      	bne.n	80013a6 <LL_RCC_HSE_IsReady+0x18>
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <LL_RCC_HSE_IsReady+0x1a>
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <LL_RCC_HSI_Enable>:
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80013b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013c2:	6013      	str	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr

080013cc <LL_RCC_HSI_Disable>:
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80013d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80013da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013de:	6013      	str	r3, [r2, #0]
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr

080013e8 <LL_RCC_HSI_IsReady>:
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80013ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013fa:	d101      	bne.n	8001400 <LL_RCC_HSI_IsReady+0x18>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <LL_RCC_HSI_IsReady+0x1a>
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	46bd      	mov	sp, r7
 8001406:	bc80      	pop	{r7}
 8001408:	4770      	bx	lr

0800140a <LL_RCC_HSI_SetCalibTrimming>:
{
 800140a:	b480      	push	{r7}
 800140c:	b083      	sub	sp, #12
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001412:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	061b      	lsls	r3, r3, #24
 8001420:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001424:	4313      	orrs	r3, r2
 8001426:	604b      	str	r3, [r1, #4]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr

08001432 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800143a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b02      	cmp	r3, #2
 8001444:	d101      	bne.n	800144a <LL_RCC_LSE_IsReady+0x18>
 8001446:	2301      	movs	r3, #1
 8001448:	e000      	b.n	800144c <LL_RCC_LSE_IsReady+0x1a>
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800145c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001460:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr

08001474 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800147c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001480:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001484:	f023 0301 	bic.w	r3, r3, #1
 8001488:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800149c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d101      	bne.n	80014ac <LL_RCC_LSI_IsReady+0x18>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e000      	b.n	80014ae <LL_RCC_LSI_IsReady+0x1a>
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr

080014b6 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80014ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6013      	str	r3, [r2, #0]
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80014d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80014e0:	f023 0301 	bic.w	r3, r3, #1
 80014e4:	6013      	str	r3, [r2, #0]
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr

080014ee <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80014f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d101      	bne.n	8001504 <LL_RCC_MSI_IsReady+0x16>
 8001500:	2301      	movs	r3, #1
 8001502:	e000      	b.n	8001506 <LL_RCC_MSI_IsReady+0x18>
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0308 	and.w	r3, r3, #8
 800151c:	2b08      	cmp	r3, #8
 800151e:	d101      	bne.n	8001524 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001520:	2301      	movs	r3, #1
 8001522:	e000      	b.n	8001526 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	bc80      	pop	{r7}
 800152c:	4770      	bx	lr

0800152e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800152e:	b480      	push	{r7}
 8001530:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800154c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001550:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	021b      	lsls	r3, r3, #8
 8001572:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001576:	4313      	orrs	r3, r2
 8001578:	604b      	str	r3, [r1, #4]
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr

08001584 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800158c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f023 0203 	bic.w	r2, r3, #3
 8001596:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4313      	orrs	r3, r2
 800159e:	608b      	str	r3, [r1, #8]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f003 030c 	and.w	r3, r3, #12
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80015c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4313      	orrs	r3, r2
 80015da:	608b      	str	r3, [r1, #8]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr

080015e6 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80015ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80015f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4313      	orrs	r3, r2
 8001602:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001618:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800161c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001620:	f023 020f 	bic.w	r2, r3, #15
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	091b      	lsrs	r3, r3, #4
 8001628:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800162c:	4313      	orrs	r3, r2
 800162e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001644:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800164e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4313      	orrs	r3, r2
 8001656:	608b      	str	r3, [r1, #8]
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bc80      	pop	{r7}
 8001660:	4770      	bx	lr

08001662 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800166a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001674:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4313      	orrs	r3, r2
 800167c:	608b      	str	r3, [r1, #8]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800168c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001696:	4618      	mov	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	bc80      	pop	{r7}
 800169c:	4770      	bx	lr

0800169e <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80016a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80016aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr

080016b6 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80016b6:	b480      	push	{r7}
 80016b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80016ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016be:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80016c2:	011b      	lsls	r3, r3, #4
 80016c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80016d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80016de:	4618      	mov	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr

080016e6 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80016ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr

080016fc <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001700:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800170a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800170e:	6013      	str	r3, [r2, #0]
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800171c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001726:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800172a:	6013      	str	r3, [r2, #0]
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001738:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001742:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001746:	d101      	bne.n	800174c <LL_RCC_PLL_IsReady+0x18>
 8001748:	2301      	movs	r3, #1
 800174a:	e000      	b.n	800174e <LL_RCC_PLL_IsReady+0x1a>
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr

08001756 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800175a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr

0800176e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800176e:	b480      	push	{r7}
 8001770:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001772:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800179a:	b480      	push	{r7}
 800179c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800179e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	f003 0303 	and.w	r3, r3, #3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80017b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c2:	d101      	bne.n	80017c8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80017c4:	2301      	movs	r3, #1
 80017c6:	e000      	b.n	80017ca <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80017d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017da:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80017de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80017e6:	d101      	bne.n	80017ec <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr

080017f6 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80017fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800180a:	d101      	bne.n	8001810 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800180c:	2301      	movs	r3, #1
 800180e:	e000      	b.n	8001812 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr

0800181a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800181e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001828:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800182c:	d101      	bne.n	8001832 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800184a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800184e:	d101      	bne.n	8001854 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
	...

08001860 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b088      	sub	sp, #32
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e38a      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001872:	f7ff fe9a 	bl	80015aa <LL_RCC_GetSysClkSource>
 8001876:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001878:	f7ff ff8f 	bl	800179a <LL_RCC_PLL_GetMainSource>
 800187c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0320 	and.w	r3, r3, #32
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 80c9 	beq.w	8001a1e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d005      	beq.n	800189e <HAL_RCC_OscConfig+0x3e>
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	2b0c      	cmp	r3, #12
 8001896:	d17b      	bne.n	8001990 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d178      	bne.n	8001990 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800189e:	f7ff fe26 	bl	80014ee <LL_RCC_MSI_IsReady>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_OscConfig+0x54>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e369      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d005      	beq.n	80018d2 <HAL_RCC_OscConfig+0x72>
 80018c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018d0:	e006      	b.n	80018e0 <HAL_RCC_OscConfig+0x80>
 80018d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d222      	bcs.n	800192a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e8:	4618      	mov	r0, r3
 80018ea:	f000 fdab 	bl	8002444 <RCC_SetFlashLatencyFromMSIRange>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e347      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001902:	f043 0308 	orr.w	r3, r3, #8
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001916:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800191a:	4313      	orrs	r3, r2
 800191c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fe1a 	bl	800155c <LL_RCC_MSI_SetCalibTrimming>
 8001928:	e021      	b.n	800196e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800192a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001934:	f043 0308 	orr.w	r3, r3, #8
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001948:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800194c:	4313      	orrs	r3, r2
 800194e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fe01 	bl	800155c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195e:	4618      	mov	r0, r3
 8001960:	f000 fd70 	bl	8002444 <RCC_SetFlashLatencyFromMSIRange>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e30c      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800196e:	f000 fcf3 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 8001972:	4603      	mov	r3, r0
 8001974:	4ab4      	ldr	r2, [pc, #720]	; (8001c48 <HAL_RCC_OscConfig+0x3e8>)
 8001976:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001978:	4bb4      	ldr	r3, [pc, #720]	; (8001c4c <HAL_RCC_OscConfig+0x3ec>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fed1 	bl	8000724 <HAL_InitTick>
 8001982:	4603      	mov	r3, r0
 8001984:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001986:	7cfb      	ldrb	r3, [r7, #19]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d047      	beq.n	8001a1c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800198c:	7cfb      	ldrb	r3, [r7, #19]
 800198e:	e2fb      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a1b      	ldr	r3, [r3, #32]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d02c      	beq.n	80019f2 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001998:	f7ff fd8d 	bl	80014b6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800199c:	f7ff f92a 	bl	8000bf4 <HAL_GetTick>
 80019a0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019a4:	f7ff f926 	bl	8000bf4 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e2e8      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80019b6:	f7ff fd9a 	bl	80014ee <LL_RCC_MSI_IsReady>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f1      	beq.n	80019a4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019ca:	f043 0308 	orr.w	r3, r3, #8
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019e2:	4313      	orrs	r3, r2
 80019e4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fdb6 	bl	800155c <LL_RCC_MSI_SetCalibTrimming>
 80019f0:	e015      	b.n	8001a1e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019f2:	f7ff fd6e 	bl	80014d2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019f6:	f7ff f8fd 	bl	8000bf4 <HAL_GetTick>
 80019fa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019fe:	f7ff f8f9 	bl	8000bf4 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e2bb      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001a10:	f7ff fd6d 	bl	80014ee <LL_RCC_MSI_IsReady>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1f1      	bne.n	80019fe <HAL_RCC_OscConfig+0x19e>
 8001a1a:	e000      	b.n	8001a1e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a1c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d05f      	beq.n	8001aea <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d005      	beq.n	8001a3c <HAL_RCC_OscConfig+0x1dc>
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	d10d      	bne.n	8001a52 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	d10a      	bne.n	8001a52 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a3c:	f7ff fca7 	bl	800138e <LL_RCC_HSE_IsReady>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d050      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x288>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d14c      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e29a      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a64:	4313      	orrs	r3, r2
 8001a66:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a70:	d102      	bne.n	8001a78 <HAL_RCC_OscConfig+0x218>
 8001a72:	f7ff fc70 	bl	8001356 <LL_RCC_HSE_Enable>
 8001a76:	e00d      	b.n	8001a94 <HAL_RCC_OscConfig+0x234>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001a80:	d104      	bne.n	8001a8c <HAL_RCC_OscConfig+0x22c>
 8001a82:	f7ff fc3b 	bl	80012fc <LL_RCC_HSE_EnableTcxo>
 8001a86:	f7ff fc66 	bl	8001356 <LL_RCC_HSE_Enable>
 8001a8a:	e003      	b.n	8001a94 <HAL_RCC_OscConfig+0x234>
 8001a8c:	f7ff fc71 	bl	8001372 <LL_RCC_HSE_Disable>
 8001a90:	f7ff fc42 	bl	8001318 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d012      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9c:	f7ff f8aa 	bl	8000bf4 <HAL_GetTick>
 8001aa0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa4:	f7ff f8a6 	bl	8000bf4 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b64      	cmp	r3, #100	; 0x64
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e268      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001ab6:	f7ff fc6a 	bl	800138e <LL_RCC_HSE_IsReady>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f1      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x244>
 8001ac0:	e013      	b.n	8001aea <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac2:	f7ff f897 	bl	8000bf4 <HAL_GetTick>
 8001ac6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aca:	f7ff f893 	bl	8000bf4 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b64      	cmp	r3, #100	; 0x64
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e255      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001adc:	f7ff fc57 	bl	800138e <LL_RCC_HSE_IsReady>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f1      	bne.n	8001aca <HAL_RCC_OscConfig+0x26a>
 8001ae6:	e000      	b.n	8001aea <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d04b      	beq.n	8001b8e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d005      	beq.n	8001b08 <HAL_RCC_OscConfig+0x2a8>
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	2b0c      	cmp	r3, #12
 8001b00:	d113      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d110      	bne.n	8001b2a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b08:	f7ff fc6e 	bl	80013e8 <LL_RCC_HSI_IsReady>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d005      	beq.n	8001b1e <HAL_RCC_OscConfig+0x2be>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e234      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fc71 	bl	800140a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b28:	e031      	b.n	8001b8e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d019      	beq.n	8001b66 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b32:	f7ff fc3d 	bl	80013b0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b36:	f7ff f85d 	bl	8000bf4 <HAL_GetTick>
 8001b3a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b3e:	f7ff f859 	bl	8000bf4 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e21b      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001b50:	f7ff fc4a 	bl	80013e8 <LL_RCC_HSI_IsReady>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0f1      	beq.n	8001b3e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff fc53 	bl	800140a <LL_RCC_HSI_SetCalibTrimming>
 8001b64:	e013      	b.n	8001b8e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b66:	f7ff fc31 	bl	80013cc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b6a:	f7ff f843 	bl	8000bf4 <HAL_GetTick>
 8001b6e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001b70:	e008      	b.n	8001b84 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b72:	f7ff f83f 	bl	8000bf4 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e201      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001b84:	f7ff fc30 	bl	80013e8 <LL_RCC_HSI_IsReady>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1f1      	bne.n	8001b72 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d06e      	beq.n	8001c78 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d056      	beq.n	8001c50 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 8001ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001baa:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69da      	ldr	r2, [r3, #28]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 0310 	and.w	r3, r3, #16
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d031      	beq.n	8001c1e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d006      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e1da      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d013      	beq.n	8001c04 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8001bdc:	f7ff fc4a 	bl	8001474 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001be0:	f7ff f808 	bl	8000bf4 <HAL_GetTick>
 8001be4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be8:	f7ff f804 	bl	8000bf4 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b11      	cmp	r3, #17
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e1c6      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001bfa:	f7ff fc4b 	bl	8001494 <LL_RCC_LSI_IsReady>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f1      	bne.n	8001be8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001c04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c0c:	f023 0210 	bic.w	r2, r3, #16
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c1e:	f7ff fc19 	bl	8001454 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c22:	f7fe ffe7 	bl	8000bf4 <HAL_GetTick>
 8001c26:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c2a:	f7fe ffe3 	bl	8000bf4 <HAL_GetTick>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b11      	cmp	r3, #17
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e1a5      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001c3c:	f7ff fc2a 	bl	8001494 <LL_RCC_LSI_IsReady>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d0f1      	beq.n	8001c2a <HAL_RCC_OscConfig+0x3ca>
 8001c46:	e017      	b.n	8001c78 <HAL_RCC_OscConfig+0x418>
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c50:	f7ff fc10 	bl	8001474 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c54:	f7fe ffce 	bl	8000bf4 <HAL_GetTick>
 8001c58:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5c:	f7fe ffca 	bl	8000bf4 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b11      	cmp	r3, #17
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e18c      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001c6e:	f7ff fc11 	bl	8001494 <LL_RCC_LSI_IsReady>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f1      	bne.n	8001c5c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	f000 80d8 	beq.w	8001e36 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001c86:	f7ff fb27 	bl	80012d8 <LL_PWR_IsEnabledBkUpAccess>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d113      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001c90:	f7ff fb08 	bl	80012a4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c94:	f7fe ffae 	bl	8000bf4 <HAL_GetTick>
 8001c98:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9c:	f7fe ffaa 	bl	8000bf4 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e16c      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001cae:	f7ff fb13 	bl	80012d8 <LL_PWR_IsEnabledBkUpAccess>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0f1      	beq.n	8001c9c <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d07b      	beq.n	8001db8 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b85      	cmp	r3, #133	; 0x85
 8001cc6:	d003      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	2b05      	cmp	r3, #5
 8001cce:	d109      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cdc:	f043 0304 	orr.w	r3, r3, #4
 8001ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce4:	f7fe ff86 	bl	8000bf4 <HAL_GetTick>
 8001ce8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001cea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cf6:	f043 0301 	orr.w	r3, r3, #1
 8001cfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001cfe:	e00a      	b.n	8001d16 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d00:	f7fe ff78 	bl	8000bf4 <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e138      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001d16:	f7ff fb8c 	bl	8001432 <LL_RCC_LSE_IsReady>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0ef      	beq.n	8001d00 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	2b81      	cmp	r3, #129	; 0x81
 8001d26:	d003      	beq.n	8001d30 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	2b85      	cmp	r3, #133	; 0x85
 8001d2e:	d121      	bne.n	8001d74 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7fe ff60 	bl	8000bf4 <HAL_GetTick>
 8001d34:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d4a:	e00a      	b.n	8001d62 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d4c:	f7fe ff52 	bl	8000bf4 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e112      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001d62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d0ec      	beq.n	8001d4c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001d72:	e060      	b.n	8001e36 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d74:	f7fe ff3e 	bl	8000bf4 <HAL_GetTick>
 8001d78:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001d8e:	e00a      	b.n	8001da6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d90:	f7fe ff30 	bl	8000bf4 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e0f0      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1ec      	bne.n	8001d90 <HAL_RCC_OscConfig+0x530>
 8001db6:	e03e      	b.n	8001e36 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db8:	f7fe ff1c 	bl	8000bf4 <HAL_GetTick>
 8001dbc:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001dbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001dce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd4:	f7fe ff0e 	bl	8000bf4 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e0ce      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001df2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1ec      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dfa:	f7fe fefb 	bl	8000bf4 <HAL_GetTick>
 8001dfe:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e14:	e00a      	b.n	8001e2c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e16:	f7fe feed 	bl	8000bf4 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e0ad      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e2c:	f7ff fb01 	bl	8001432 <LL_RCC_LSE_IsReady>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1ef      	bne.n	8001e16 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 80a3 	beq.w	8001f86 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	2b0c      	cmp	r3, #12
 8001e44:	d076      	beq.n	8001f34 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d14b      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4e:	f7ff fc63 	bl	8001718 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e52:	f7fe fecf 	bl	8000bf4 <HAL_GetTick>
 8001e56:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e5a:	f7fe fecb 	bl	8000bf4 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b0a      	cmp	r3, #10
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e08d      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001e6c:	f7ff fc62 	bl	8001734 <LL_RCC_PLL_IsReady>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f1      	bne.n	8001e5a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	4b44      	ldr	r3, [pc, #272]	; (8001f90 <HAL_RCC_OscConfig+0x730>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e88:	4311      	orrs	r1, r2
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e8e:	0212      	lsls	r2, r2, #8
 8001e90:	4311      	orrs	r1, r2
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001e96:	4311      	orrs	r1, r2
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e9c:	4311      	orrs	r1, r2
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001eac:	f7ff fc26 	bl	80016fc <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ebe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec0:	f7fe fe98 	bl	8000bf4 <HAL_GetTick>
 8001ec4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec8:	f7fe fe94 	bl	8000bf4 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b0a      	cmp	r3, #10
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e056      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001eda:	f7ff fc2b 	bl	8001734 <LL_RCC_PLL_IsReady>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f1      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x668>
 8001ee4:	e04f      	b.n	8001f86 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee6:	f7ff fc17 	bl	8001718 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001eea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ef4:	f023 0303 	bic.w	r3, r3, #3
 8001ef8:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8001efa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f04:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0e:	f7fe fe71 	bl	8000bf4 <HAL_GetTick>
 8001f12:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f16:	f7fe fe6d 	bl	8000bf4 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b0a      	cmp	r3, #10
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e02f      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f28:	f7ff fc04 	bl	8001734 <LL_RCC_PLL_IsReady>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f1      	bne.n	8001f16 <HAL_RCC_OscConfig+0x6b6>
 8001f32:	e028      	b.n	8001f86 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e023      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	f003 0203 	and.w	r2, r3, #3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d115      	bne.n	8001f82 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d10e      	bne.n	8001f82 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d106      	bne.n	8001f82 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d001      	beq.n	8001f86 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3720      	adds	r7, #32
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	11c1808c 	.word	0x11c1808c

08001f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e12c      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fa8:	4b98      	ldr	r3, [pc, #608]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0307 	and.w	r3, r3, #7
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d91b      	bls.n	8001fee <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fb6:	4b95      	ldr	r3, [pc, #596]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f023 0207 	bic.w	r2, r3, #7
 8001fbe:	4993      	ldr	r1, [pc, #588]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fc6:	f7fe fe15 	bl	8000bf4 <HAL_GetTick>
 8001fca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fcc:	e008      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001fce:	f7fe fe11 	bl	8000bf4 <HAL_GetTick>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d901      	bls.n	8001fe0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e110      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe0:	4b8a      	ldr	r3, [pc, #552]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d1ef      	bne.n	8001fce <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d016      	beq.n	8002028 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fade 	bl	80015c0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002004:	f7fe fdf6 	bl	8000bf4 <HAL_GetTick>
 8002008:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800200c:	f7fe fdf2 	bl	8000bf4 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e0f1      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800201e:	f7ff fbc7 	bl	80017b0 <LL_RCC_IsActiveFlag_HPRE>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f1      	beq.n	800200c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b00      	cmp	r3, #0
 8002032:	d016      	beq.n	8002062 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fad4 	bl	80015e6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800203e:	f7fe fdd9 	bl	8000bf4 <HAL_GetTick>
 8002042:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002044:	e008      	b.n	8002058 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002046:	f7fe fdd5 	bl	8000bf4 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e0d4      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002058:	f7ff fbbb 	bl	80017d2 <LL_RCC_IsActiveFlag_C2HPRE>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f1      	beq.n	8002046 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800206a:	2b00      	cmp	r3, #0
 800206c:	d016      	beq.n	800209c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	699b      	ldr	r3, [r3, #24]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff facc 	bl	8001610 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002078:	f7fe fdbc 	bl	8000bf4 <HAL_GetTick>
 800207c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800207e:	e008      	b.n	8002092 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002080:	f7fe fdb8 	bl	8000bf4 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e0b7      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002092:	f7ff fbb0 	bl	80017f6 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d0f1      	beq.n	8002080 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d016      	beq.n	80020d6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff fac5 	bl	800163c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80020b2:	f7fe fd9f 	bl	8000bf4 <HAL_GetTick>
 80020b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020ba:	f7fe fd9b 	bl	8000bf4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e09a      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020cc:	f7ff fba5 	bl	800181a <LL_RCC_IsActiveFlag_PPRE1>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f1      	beq.n	80020ba <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d017      	beq.n	8002112 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff faba 	bl	8001662 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80020ee:	f7fe fd81 	bl	8000bf4 <HAL_GetTick>
 80020f2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80020f4:	e008      	b.n	8002108 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020f6:	f7fe fd7d 	bl	8000bf4 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b02      	cmp	r3, #2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e07c      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002108:	f7ff fb98 	bl	800183c <LL_RCC_IsActiveFlag_PPRE2>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0f1      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d043      	beq.n	80021a6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d106      	bne.n	8002134 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002126:	f7ff f932 	bl	800138e <LL_RCC_HSE_IsReady>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d11e      	bne.n	800216e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e066      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b03      	cmp	r3, #3
 800213a:	d106      	bne.n	800214a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800213c:	f7ff fafa 	bl	8001734 <LL_RCC_PLL_IsReady>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d113      	bne.n	800216e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e05b      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d106      	bne.n	8002160 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002152:	f7ff f9cc 	bl	80014ee <LL_RCC_MSI_IsReady>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d108      	bne.n	800216e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e050      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002160:	f7ff f942 	bl	80013e8 <LL_RCC_HSI_IsReady>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e049      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fa06 	bl	8001584 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002178:	f7fe fd3c 	bl	8000bf4 <HAL_GetTick>
 800217c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217e:	e00a      	b.n	8002196 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002180:	f7fe fd38 	bl	8000bf4 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	f241 3288 	movw	r2, #5000	; 0x1388
 800218e:	4293      	cmp	r3, r2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e035      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002196:	f7ff fa08 	bl	80015aa <LL_RCC_GetSysClkSource>
 800219a:	4602      	mov	r2, r0
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d1ec      	bne.n	8002180 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021a6:	4b19      	ldr	r3, [pc, #100]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d21b      	bcs.n	80021ec <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021b4:	4b15      	ldr	r3, [pc, #84]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f023 0207 	bic.w	r2, r3, #7
 80021bc:	4913      	ldr	r1, [pc, #76]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021c4:	f7fe fd16 	bl	8000bf4 <HAL_GetTick>
 80021c8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ca:	e008      	b.n	80021de <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80021cc:	f7fe fd12 	bl	8000bf4 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e011      	b.n	8002202 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <HAL_RCC_ClockConfig+0x278>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	683a      	ldr	r2, [r7, #0]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1ef      	bne.n	80021cc <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80021ec:	f000 f8b4 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80021f0:	4603      	mov	r3, r0
 80021f2:	4a07      	ldr	r2, [pc, #28]	; (8002210 <HAL_RCC_ClockConfig+0x27c>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80021f6:	4b07      	ldr	r3, [pc, #28]	; (8002214 <HAL_RCC_ClockConfig+0x280>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe fa92 	bl	8000724 <HAL_InitTick>
 8002200:	4603      	mov	r3, r0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	58004000 	.word	0x58004000
 8002210:	20000000 	.word	0x20000000
 8002214:	20000004 	.word	0x20000004

08002218 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002218:	b590      	push	{r4, r7, lr}
 800221a:	b087      	sub	sp, #28
 800221c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002226:	f7ff f9c0 	bl	80015aa <LL_RCC_GetSysClkSource>
 800222a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800222c:	f7ff fab5 	bl	800179a <LL_RCC_PLL_GetMainSource>
 8002230:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_RCC_GetSysClockFreq+0x2c>
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	2b0c      	cmp	r3, #12
 800223c:	d139      	bne.n	80022b2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d136      	bne.n	80022b2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002244:	f7ff f963 	bl	800150e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d115      	bne.n	800227a <HAL_RCC_GetSysClockFreq+0x62>
 800224e:	f7ff f95e 	bl	800150e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002252:	4603      	mov	r3, r0
 8002254:	2b01      	cmp	r3, #1
 8002256:	d106      	bne.n	8002266 <HAL_RCC_GetSysClockFreq+0x4e>
 8002258:	f7ff f969 	bl	800152e <LL_RCC_MSI_GetRange>
 800225c:	4603      	mov	r3, r0
 800225e:	0a1b      	lsrs	r3, r3, #8
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	e005      	b.n	8002272 <HAL_RCC_GetSysClockFreq+0x5a>
 8002266:	f7ff f96d 	bl	8001544 <LL_RCC_MSI_GetRangeAfterStandby>
 800226a:	4603      	mov	r3, r0
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	f003 030f 	and.w	r3, r3, #15
 8002272:	4a36      	ldr	r2, [pc, #216]	; (800234c <HAL_RCC_GetSysClockFreq+0x134>)
 8002274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002278:	e014      	b.n	80022a4 <HAL_RCC_GetSysClockFreq+0x8c>
 800227a:	f7ff f948 	bl	800150e <LL_RCC_MSI_IsEnabledRangeSelect>
 800227e:	4603      	mov	r3, r0
 8002280:	2b01      	cmp	r3, #1
 8002282:	d106      	bne.n	8002292 <HAL_RCC_GetSysClockFreq+0x7a>
 8002284:	f7ff f953 	bl	800152e <LL_RCC_MSI_GetRange>
 8002288:	4603      	mov	r3, r0
 800228a:	091b      	lsrs	r3, r3, #4
 800228c:	f003 030f 	and.w	r3, r3, #15
 8002290:	e005      	b.n	800229e <HAL_RCC_GetSysClockFreq+0x86>
 8002292:	f7ff f957 	bl	8001544 <LL_RCC_MSI_GetRangeAfterStandby>
 8002296:	4603      	mov	r3, r0
 8002298:	091b      	lsrs	r3, r3, #4
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	4a2b      	ldr	r2, [pc, #172]	; (800234c <HAL_RCC_GetSysClockFreq+0x134>)
 80022a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d115      	bne.n	80022d8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022b0:	e012      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d102      	bne.n	80022be <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022b8:	4b25      	ldr	r3, [pc, #148]	; (8002350 <HAL_RCC_GetSysClockFreq+0x138>)
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e00c      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d109      	bne.n	80022d8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80022c4:	f7ff f836 	bl	8001334 <LL_RCC_HSE_IsEnabledDiv2>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d102      	bne.n	80022d4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <HAL_RCC_GetSysClockFreq+0x138>)
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	e001      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80022d4:	4b1f      	ldr	r3, [pc, #124]	; (8002354 <HAL_RCC_GetSysClockFreq+0x13c>)
 80022d6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022d8:	f7ff f967 	bl	80015aa <LL_RCC_GetSysClkSource>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b0c      	cmp	r3, #12
 80022e0:	d12f      	bne.n	8002342 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80022e2:	f7ff fa5a 	bl	800179a <LL_RCC_PLL_GetMainSource>
 80022e6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d003      	beq.n	80022f6 <HAL_RCC_GetSysClockFreq+0xde>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b03      	cmp	r3, #3
 80022f2:	d003      	beq.n	80022fc <HAL_RCC_GetSysClockFreq+0xe4>
 80022f4:	e00d      	b.n	8002312 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80022f6:	4b16      	ldr	r3, [pc, #88]	; (8002350 <HAL_RCC_GetSysClockFreq+0x138>)
 80022f8:	60fb      	str	r3, [r7, #12]
        break;
 80022fa:	e00d      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80022fc:	f7ff f81a 	bl	8001334 <LL_RCC_HSE_IsEnabledDiv2>
 8002300:	4603      	mov	r3, r0
 8002302:	2b01      	cmp	r3, #1
 8002304:	d102      	bne.n	800230c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002306:	4b12      	ldr	r3, [pc, #72]	; (8002350 <HAL_RCC_GetSysClockFreq+0x138>)
 8002308:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800230a:	e005      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_RCC_GetSysClockFreq+0x13c>)
 800230e:	60fb      	str	r3, [r7, #12]
        break;
 8002310:	e002      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	60fb      	str	r3, [r7, #12]
        break;
 8002316:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002318:	f7ff fa1d 	bl	8001756 <LL_RCC_PLL_GetN>
 800231c:	4602      	mov	r2, r0
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	fb03 f402 	mul.w	r4, r3, r2
 8002324:	f7ff fa2e 	bl	8001784 <LL_RCC_PLL_GetDivider>
 8002328:	4603      	mov	r3, r0
 800232a:	091b      	lsrs	r3, r3, #4
 800232c:	3301      	adds	r3, #1
 800232e:	fbb4 f4f3 	udiv	r4, r4, r3
 8002332:	f7ff fa1c 	bl	800176e <LL_RCC_PLL_GetR>
 8002336:	4603      	mov	r3, r0
 8002338:	0f5b      	lsrs	r3, r3, #29
 800233a:	3301      	adds	r3, #1
 800233c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002340:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002342:	697b      	ldr	r3, [r7, #20]
}
 8002344:	4618      	mov	r0, r3
 8002346:	371c      	adds	r7, #28
 8002348:	46bd      	mov	sp, r7
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	0800be30 	.word	0x0800be30
 8002350:	00f42400 	.word	0x00f42400
 8002354:	01e84800 	.word	0x01e84800

08002358 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002358:	b598      	push	{r3, r4, r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800235c:	f7ff ff5c 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 8002360:	4604      	mov	r4, r0
 8002362:	f7ff f991 	bl	8001688 <LL_RCC_GetAHBPrescaler>
 8002366:	4603      	mov	r3, r0
 8002368:	091b      	lsrs	r3, r3, #4
 800236a:	f003 030f 	and.w	r3, r3, #15
 800236e:	4a03      	ldr	r2, [pc, #12]	; (800237c <HAL_RCC_GetHCLKFreq+0x24>)
 8002370:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002374:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002378:	4618      	mov	r0, r3
 800237a:	bd98      	pop	{r3, r4, r7, pc}
 800237c:	0800bdd0 	.word	0x0800bdd0

08002380 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002380:	b598      	push	{r3, r4, r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002384:	f7ff ffe8 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 8002388:	4604      	mov	r4, r0
 800238a:	f7ff f9a1 	bl	80016d0 <LL_RCC_GetAPB1Prescaler>
 800238e:	4603      	mov	r3, r0
 8002390:	0a1b      	lsrs	r3, r3, #8
 8002392:	4a03      	ldr	r2, [pc, #12]	; (80023a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002398:	fa24 f303 	lsr.w	r3, r4, r3
}
 800239c:	4618      	mov	r0, r3
 800239e:	bd98      	pop	{r3, r4, r7, pc}
 80023a0:	0800be10 	.word	0x0800be10

080023a4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023a4:	b598      	push	{r3, r4, r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80023a8:	f7ff ffd6 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80023ac:	4604      	mov	r4, r0
 80023ae:	f7ff f99a 	bl	80016e6 <LL_RCC_GetAPB2Prescaler>
 80023b2:	4603      	mov	r3, r0
 80023b4:	0adb      	lsrs	r3, r3, #11
 80023b6:	4a03      	ldr	r2, [pc, #12]	; (80023c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023bc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	bd98      	pop	{r3, r4, r7, pc}
 80023c4:	0800be10 	.word	0x0800be10

080023c8 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d02f      	beq.n	8002438 <HAL_RCC_GetClockConfig+0x70>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d02c      	beq.n	8002438 <HAL_RCC_GetClockConfig+0x70>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	224f      	movs	r2, #79	; 0x4f
 80023e2:	601a      	str	r2, [r3, #0]
                                    | RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_HCLK3);
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f043 0220 	orr.w	r2, r3, #32
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	601a      	str	r2, [r3, #0]
#endif  /* DUAL_CORE */

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 80023f0:	f7ff f8db 	bl	80015aa <LL_RCC_GetSysClkSource>
 80023f4:	4602      	mov	r2, r0
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 80023fa:	f7ff f945 	bl	8001688 <LL_RCC_GetAHBPrescaler>
 80023fe:	4602      	mov	r2, r0
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002404:	f7ff f964 	bl	80016d0 <LL_RCC_GetAPB1Prescaler>
 8002408:	4602      	mov	r2, r0
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800240e:	f7ff f96a 	bl	80016e6 <LL_RCC_GetAPB2Prescaler>
 8002412:	4602      	mov	r2, r0
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	611a      	str	r2, [r3, #16]

#if defined(DUAL_CORE)
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002418:	f7ff f941 	bl	800169e <LL_C2_RCC_GetAHBPrescaler>
 800241c:	4602      	mov	r2, r0
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	615a      	str	r2, [r3, #20]
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = LL_RCC_GetAHB3Prescaler();
 8002422:	f7ff f948 	bl	80016b6 <LL_RCC_GetAHB3Prescaler>
 8002426:	4602      	mov	r2, r0
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	619a      	str	r2, [r3, #24]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 800242c:	4b04      	ldr	r3, [pc, #16]	; (8002440 <HAL_RCC_GetClockConfig+0x78>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0207 	and.w	r2, r3, #7
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	601a      	str	r2, [r3, #0]
  }
}
 8002438:	bf00      	nop
 800243a:	3708      	adds	r7, #8
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	58004000 	.word	0x58004000

08002444 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002444:	b590      	push	{r4, r7, lr}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	091b      	lsrs	r3, r3, #4
 8002450:	f003 030f 	and.w	r3, r3, #15
 8002454:	4a10      	ldr	r2, [pc, #64]	; (8002498 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800245c:	f7ff f92b 	bl	80016b6 <LL_RCC_GetAHB3Prescaler>
 8002460:	4603      	mov	r3, r0
 8002462:	091b      	lsrs	r3, r3, #4
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	4a0c      	ldr	r2, [pc, #48]	; (800249c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800246a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	fbb2 f3f3 	udiv	r3, r2, r3
 8002474:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	4a09      	ldr	r2, [pc, #36]	; (80024a0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	0c9c      	lsrs	r4, r3, #18
 8002480:	f7fe ff1e 	bl	80012c0 <HAL_PWREx_GetVoltageRange>
 8002484:	4603      	mov	r3, r0
 8002486:	4619      	mov	r1, r3
 8002488:	4620      	mov	r0, r4
 800248a:	f000 f80b 	bl	80024a4 <RCC_SetFlashLatency>
 800248e:	4603      	mov	r3, r0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	bd90      	pop	{r4, r7, pc}
 8002498:	0800be30 	.word	0x0800be30
 800249c:	0800bdd0 	.word	0x0800bdd0
 80024a0:	431bde83 	.word	0x431bde83

080024a4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08e      	sub	sp, #56	; 0x38
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80024ae:	4a3c      	ldr	r2, [pc, #240]	; (80025a0 <RCC_SetFlashLatency+0xfc>)
 80024b0:	f107 0320 	add.w	r3, r7, #32
 80024b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024b8:	6018      	str	r0, [r3, #0]
 80024ba:	3304      	adds	r3, #4
 80024bc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80024be:	4a39      	ldr	r2, [pc, #228]	; (80025a4 <RCC_SetFlashLatency+0x100>)
 80024c0:	f107 0318 	add.w	r3, r7, #24
 80024c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024c8:	6018      	str	r0, [r3, #0]
 80024ca:	3304      	adds	r3, #4
 80024cc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80024ce:	4a36      	ldr	r2, [pc, #216]	; (80025a8 <RCC_SetFlashLatency+0x104>)
 80024d0:	f107 030c 	add.w	r3, r7, #12
 80024d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80024d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80024da:	2300      	movs	r3, #0
 80024dc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024e4:	d11d      	bne.n	8002522 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80024e6:	2300      	movs	r3, #0
 80024e8:	633b      	str	r3, [r7, #48]	; 0x30
 80024ea:	e016      	b.n	800251a <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80024ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024f4:	4413      	add	r3, r2
 80024f6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80024fa:	461a      	mov	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4293      	cmp	r3, r2
 8002500:	d808      	bhi.n	8002514 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800250a:	4413      	add	r3, r2
 800250c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002510:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002512:	e023      	b.n	800255c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	3301      	adds	r3, #1
 8002518:	633b      	str	r3, [r7, #48]	; 0x30
 800251a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251c:	2b02      	cmp	r3, #2
 800251e:	d9e5      	bls.n	80024ec <RCC_SetFlashLatency+0x48>
 8002520:	e01c      	b.n	800255c <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002522:	2300      	movs	r3, #0
 8002524:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002526:	e016      	b.n	8002556 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002530:	4413      	add	r3, r2
 8002532:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002536:	461a      	mov	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4293      	cmp	r3, r2
 800253c:	d808      	bhi.n	8002550 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800253e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002546:	4413      	add	r3, r2
 8002548:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800254c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800254e:	e005      	b.n	800255c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002552:	3301      	adds	r3, #1
 8002554:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002558:	2b02      	cmp	r3, #2
 800255a:	d9e5      	bls.n	8002528 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800255c:	4b13      	ldr	r3, [pc, #76]	; (80025ac <RCC_SetFlashLatency+0x108>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f023 0207 	bic.w	r2, r3, #7
 8002564:	4911      	ldr	r1, [pc, #68]	; (80025ac <RCC_SetFlashLatency+0x108>)
 8002566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002568:	4313      	orrs	r3, r2
 800256a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800256c:	f7fe fb42 	bl	8000bf4 <HAL_GetTick>
 8002570:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002572:	e008      	b.n	8002586 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002574:	f7fe fb3e 	bl	8000bf4 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e007      	b.n	8002596 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <RCC_SetFlashLatency+0x108>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002590:	429a      	cmp	r2, r3
 8002592:	d1ef      	bne.n	8002574 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3738      	adds	r7, #56	; 0x38
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	0800bc08 	.word	0x0800bc08
 80025a4:	0800bc10 	.word	0x0800bc10
 80025a8:	0800bc18 	.word	0x0800bc18
 80025ac:	58004000 	.word	0x58004000

080025b0 <LL_RCC_LSE_IsReady>:
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80025b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d101      	bne.n	80025c8 <LL_RCC_LSE_IsReady+0x18>
 80025c4:	2301      	movs	r3, #1
 80025c6:	e000      	b.n	80025ca <LL_RCC_LSE_IsReady+0x1a>
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr

080025d2 <LL_RCC_SetUSARTClockSource>:
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80025da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025de:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	0c1b      	lsrs	r3, r3, #16
 80025e6:	43db      	mvns	r3, r3
 80025e8:	401a      	ands	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr

08002602 <LL_RCC_SetI2SClockSource>:
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002612:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002616:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4313      	orrs	r3, r2
 800261e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr

0800262c <LL_RCC_SetLPUARTClockSource>:
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002634:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002640:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4313      	orrs	r3, r2
 8002648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <LL_RCC_SetI2CClockSource>:
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800265e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002662:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	091b      	lsrs	r3, r3, #4
 800266a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800266e:	43db      	mvns	r3, r3
 8002670:	401a      	ands	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	011b      	lsls	r3, r3, #4
 8002676:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800267a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <LL_RCC_SetLPTIMClockSource>:
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002696:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800269a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	0c1b      	lsrs	r3, r3, #16
 80026a2:	041b      	lsls	r3, r3, #16
 80026a4:	43db      	mvns	r3, r3
 80026a6:	401a      	ands	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	041b      	lsls	r3, r3, #16
 80026ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026b0:	4313      	orrs	r3, r2
 80026b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80026b6:	bf00      	nop
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr

080026c0 <LL_RCC_SetRNGClockSource>:
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80026c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80026d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4313      	orrs	r3, r2
 80026dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <LL_RCC_SetADCClockSource>:
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80026f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80026fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4313      	orrs	r3, r2
 8002706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <LL_RCC_SetRTCClockSource>:
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800271c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002724:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002728:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4313      	orrs	r3, r2
 8002730:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <LL_RCC_GetRTCClockSource>:
{
 800273e:	b480      	push	{r7}
 8002740:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002742:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <LL_RCC_ForceBackupDomainReset>:
{
 8002756:	b480      	push	{r7}
 8002758:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800275a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800275e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002762:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800276a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800276e:	bf00      	nop
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr

08002776 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800277a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800277e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002782:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800278a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800278e:	bf00      	nop
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr
	...

08002798 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80027a4:	2300      	movs	r3, #0
 80027a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80027a8:	2300      	movs	r3, #0
 80027aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d058      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80027b8:	f7fe fd74 	bl	80012a4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027bc:	f7fe fa1a 	bl	8000bf4 <HAL_GetTick>
 80027c0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80027c2:	e009      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c4:	f7fe fa16 	bl	8000bf4 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d902      	bls.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	74fb      	strb	r3, [r7, #19]
        break;
 80027d6:	e006      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80027d8:	4b7b      	ldr	r3, [pc, #492]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027e4:	d1ee      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80027e6:	7cfb      	ldrb	r3, [r7, #19]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d13c      	bne.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80027ec:	f7ff ffa7 	bl	800273e <LL_RCC_GetRTCClockSource>
 80027f0:	4602      	mov	r2, r0
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d00f      	beq.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002802:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002806:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002808:	f7ff ffa5 	bl	8002756 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800280c:	f7ff ffb3 	bl	8002776 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002810:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d014      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002824:	f7fe f9e6 	bl	8000bf4 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800282a:	e00b      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282c:	f7fe f9e2 	bl	8000bf4 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	f241 3288 	movw	r2, #5000	; 0x1388
 800283a:	4293      	cmp	r3, r2
 800283c:	d902      	bls.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	74fb      	strb	r3, [r7, #19]
            break;
 8002842:	e004      	b.n	800284e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002844:	f7ff feb4 	bl	80025b0 <LL_RCC_LSE_IsReady>
 8002848:	4603      	mov	r3, r0
 800284a:	2b01      	cmp	r3, #1
 800284c:	d1ee      	bne.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800284e:	7cfb      	ldrb	r3, [r7, #19]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d105      	bne.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff5b 	bl	8002714 <LL_RCC_SetRTCClockSource>
 800285e:	e004      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002860:	7cfb      	ldrb	r3, [r7, #19]
 8002862:	74bb      	strb	r3, [r7, #18]
 8002864:	e001      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002866:	7cfb      	ldrb	r3, [r7, #19]
 8002868:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d004      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fea9 	bl	80025d2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0302 	and.w	r3, r3, #2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d004      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff fe9e 	bl	80025d2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0320 	and.w	r3, r3, #32
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d004      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff fec0 	bl	800262c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d004      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fee6 	bl	800268e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d004      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fedb 	bl	800268e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d004      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fed0 	bl	800268e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d004      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff fea9 	bl	8002656 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fe9e 	bl	8002656 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d004      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff fe93 	bl	8002656 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	2b00      	cmp	r3, #0
 800293a:	d011      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff fe5e 	bl	8002602 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294e:	d107      	bne.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002950:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800295a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800295e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d010      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff fea5 	bl	80026c0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	2b00      	cmp	r3, #0
 800297c:	d107      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800297e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002988:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800298c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d011      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fea3 	bl	80026ea <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029ac:	d107      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80029ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029bc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80029be:	7cbb      	ldrb	r3, [r7, #18]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	58000400 	.word	0x58000400

080029cc <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80029d4:	4b06      	ldr	r3, [pc, #24]	; (80029f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80029dc:	4904      	ldr	r1, [pc, #16]	; (80029f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	58000400 	.word	0x58000400

080029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80029f8:	4b05      	ldr	r3, [pc, #20]	; (8002a10 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80029fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029fe:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002a00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002a08:	bf00      	nop
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	58000400 	.word	0x58000400

08002a14 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002a18:	4b05      	ldr	r3, [pc, #20]	; (8002a30 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1e:	4a04      	ldr	r2, [pc, #16]	; (8002a30 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002a20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr
 8002a30:	58000400 	.word	0x58000400

08002a34 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8002a34:	b480      	push	{r7}
 8002a36:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8002a38:	4b03      	ldr	r3, [pc, #12]	; (8002a48 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8002a3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a3e:	619a      	str	r2, [r3, #24]
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr
 8002a48:	58000400 	.word	0x58000400

08002a4c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d101      	bne.n	8002a60 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	58000400 	.word	0x58000400

08002a70 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d101      	bne.n	8002a84 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8002a80:	2301      	movs	r3, #1
 8002a82:	e000      	b.n	8002a86 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	58000400 	.word	0x58000400

08002a94 <LL_RCC_RF_DisableReset>:
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8002a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aa0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002aa4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002aa8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <LL_RCC_IsRFUnderReset>:
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8002ab8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ac8:	d101      	bne.n	8002ace <LL_RCC_IsRFUnderReset+0x1a>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <LL_RCC_IsRFUnderReset+0x1c>
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002ae0:	4b06      	ldr	r3, [pc, #24]	; (8002afc <LL_EXTI_EnableIT_32_63+0x24>)
 8002ae2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002ae6:	4905      	ldr	r1, [pc, #20]	; (8002afc <LL_EXTI_EnableIT_32_63+0x24>)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	58000800 	.word	0x58000800

08002b00 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d103      	bne.n	8002b16 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	73fb      	strb	r3, [r7, #15]
    return status;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	e04b      	b.n	8002bae <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	799b      	ldrb	r3, [r3, #6]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d105      	bne.n	8002b30 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f7fd feb4 	bl	8000898 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8002b36:	f7ff ffad 	bl	8002a94 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002b3a:	4b1f      	ldr	r3, [pc, #124]	; (8002bb8 <HAL_SUBGHZ_Init+0xb8>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	00db      	lsls	r3, r3, #3
 8002b42:	1a9b      	subs	r3, r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	0cdb      	lsrs	r3, r3, #19
 8002b48:	2264      	movs	r2, #100	; 0x64
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d105      	bne.n	8002b62 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	609a      	str	r2, [r3, #8]
      break;
 8002b60:	e007      	b.n	8002b72 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	3b01      	subs	r3, #1
 8002b66:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8002b68:	f7ff ffa4 	bl	8002ab4 <LL_RCC_IsRFUnderReset>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1ee      	bne.n	8002b50 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b72:	f7ff ff3f 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8002b76:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002b7a:	f7ff ffad 	bl	8002ad8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8002b7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002b82:	f7ff ff23 	bl	80029cc <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8002b86:	f7ff ff55 	bl	8002a34 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8002b8a:	7bfb      	ldrb	r3, [r7, #15]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10a      	bne.n	8002ba6 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f000 fa2f 	bl	8002ff8 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	719a      	strb	r2, [r3, #6]

  return status;
 8002bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000000 	.word	0x20000000

08002bbc <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	607a      	str	r2, [r7, #4]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	460b      	mov	r3, r1
 8002bca:	817b      	strh	r3, [r7, #10]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	799b      	ldrb	r3, [r3, #6]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d14a      	bne.n	8002c70 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	795b      	ldrb	r3, [r3, #5]
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e045      	b.n	8002c72 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 face 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002bf8:	f7ff ff0c 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002bfc:	210d      	movs	r1, #13
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fa1a 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002c04:	897b      	ldrh	r3, [r7, #10]
 8002c06:	0a1b      	lsrs	r3, r3, #8
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 fa12 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002c14:	897b      	ldrh	r3, [r7, #10]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	4619      	mov	r1, r3
 8002c1a:	68f8      	ldr	r0, [r7, #12]
 8002c1c:	f000 fa0c 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c20:	2300      	movs	r3, #0
 8002c22:	82bb      	strh	r3, [r7, #20]
 8002c24:	e00a      	b.n	8002c3c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002c26:	8abb      	ldrh	r3, [r7, #20]
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	4619      	mov	r1, r3
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 fa01 	bl	8003038 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002c36:	8abb      	ldrh	r3, [r7, #20]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	82bb      	strh	r3, [r7, #20]
 8002c3c:	8aba      	ldrh	r2, [r7, #20]
 8002c3e:	893b      	ldrh	r3, [r7, #8]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d3f0      	bcc.n	8002c26 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c44:	f7ff fed6 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 fabb 	bl	80031c4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	75fb      	strb	r3, [r7, #23]
 8002c5a:	e001      	b.n	8002c60 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2201      	movs	r2, #1
 8002c64:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	715a      	strb	r2, [r3, #5]

    return status;
 8002c6c:	7dfb      	ldrb	r3, [r7, #23]
 8002c6e:	e000      	b.n	8002c72 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002c70:	2302      	movs	r3, #2
  }
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b088      	sub	sp, #32
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	60f8      	str	r0, [r7, #12]
 8002c82:	607a      	str	r2, [r7, #4]
 8002c84:	461a      	mov	r2, r3
 8002c86:	460b      	mov	r3, r1
 8002c88:	817b      	strh	r3, [r7, #10]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	799b      	ldrb	r3, [r3, #6]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d14a      	bne.n	8002d32 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	795b      	ldrb	r3, [r3, #5]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e045      	b.n	8002d34 <HAL_SUBGHZ_ReadRegisters+0xba>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2201      	movs	r2, #1
 8002cac:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 fa70 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002cb4:	f7ff feae 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002cb8:	211d      	movs	r1, #29
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 f9bc 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002cc0:	897b      	ldrh	r3, [r7, #10]
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	4619      	mov	r1, r3
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f9b4 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002cd0:	897b      	ldrh	r3, [r7, #10]
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f9ae 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8002cdc:	2100      	movs	r1, #0
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 f9aa 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	82fb      	strh	r3, [r7, #22]
 8002ce8:	e009      	b.n	8002cfe <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002cea:	69b9      	ldr	r1, [r7, #24]
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f9f9 	bl	80030e4 <SUBGHZSPI_Receive>
      pData++;
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002cf8:	8afb      	ldrh	r3, [r7, #22]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	82fb      	strh	r3, [r7, #22]
 8002cfe:	8afa      	ldrh	r2, [r7, #22]
 8002d00:	893b      	ldrh	r3, [r7, #8]
 8002d02:	429a      	cmp	r2, r3
 8002d04:	d3f1      	bcc.n	8002cea <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002d06:	f7ff fe75 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 fa5a 	bl	80031c4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d002      	beq.n	8002d1e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	77fb      	strb	r3, [r7, #31]
 8002d1c:	e001      	b.n	8002d22 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2201      	movs	r2, #1
 8002d26:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	715a      	strb	r2, [r3, #5]

    return status;
 8002d2e:	7ffb      	ldrb	r3, [r7, #31]
 8002d30:	e000      	b.n	8002d34 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8002d32:	2302      	movs	r3, #2
  }
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3720      	adds	r7, #32
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	607a      	str	r2, [r7, #4]
 8002d46:	461a      	mov	r2, r3
 8002d48:	460b      	mov	r3, r1
 8002d4a:	72fb      	strb	r3, [r7, #11]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	799b      	ldrb	r3, [r3, #6]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d14a      	bne.n	8002df0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	795b      	ldrb	r3, [r3, #5]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e045      	b.n	8002df2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 fa11 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002d72:	7afb      	ldrb	r3, [r7, #11]
 8002d74:	2b84      	cmp	r3, #132	; 0x84
 8002d76:	d002      	beq.n	8002d7e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002d78:	7afb      	ldrb	r3, [r7, #11]
 8002d7a:	2b94      	cmp	r3, #148	; 0x94
 8002d7c:	d103      	bne.n	8002d86 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2201      	movs	r2, #1
 8002d82:	711a      	strb	r2, [r3, #4]
 8002d84:	e002      	b.n	8002d8c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002d8c:	f7ff fe42 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002d90:	7afb      	ldrb	r3, [r7, #11]
 8002d92:	4619      	mov	r1, r3
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f94f 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	82bb      	strh	r3, [r7, #20]
 8002d9e:	e00a      	b.n	8002db6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002da0:	8abb      	ldrh	r3, [r7, #20]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	4413      	add	r3, r2
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	4619      	mov	r1, r3
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f944 	bl	8003038 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002db0:	8abb      	ldrh	r3, [r7, #20]
 8002db2:	3301      	adds	r3, #1
 8002db4:	82bb      	strh	r3, [r7, #20]
 8002db6:	8aba      	ldrh	r2, [r7, #20]
 8002db8:	893b      	ldrh	r3, [r7, #8]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d3f0      	bcc.n	8002da0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002dbe:	f7ff fe19 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002dc2:	7afb      	ldrb	r3, [r7, #11]
 8002dc4:	2b84      	cmp	r3, #132	; 0x84
 8002dc6:	d002      	beq.n	8002dce <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f000 f9fb 	bl	80031c4 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	75fb      	strb	r3, [r7, #23]
 8002dda:	e001      	b.n	8002de0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2201      	movs	r2, #1
 8002de4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	715a      	strb	r2, [r3, #5]

    return status;
 8002dec:	7dfb      	ldrb	r3, [r7, #23]
 8002dee:	e000      	b.n	8002df2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002df0:	2302      	movs	r3, #2
  }
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3718      	adds	r7, #24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b088      	sub	sp, #32
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	461a      	mov	r2, r3
 8002e06:	460b      	mov	r3, r1
 8002e08:	72fb      	strb	r3, [r7, #11]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	799b      	ldrb	r3, [r3, #6]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d13d      	bne.n	8002e98 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	795b      	ldrb	r3, [r3, #5]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e038      	b.n	8002e9a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002e2e:	68f8      	ldr	r0, [r7, #12]
 8002e30:	f000 f9b0 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002e34:	f7ff fdee 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002e38:	7afb      	ldrb	r3, [r7, #11]
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 f8fb 	bl	8003038 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002e42:	2100      	movs	r1, #0
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 f8f7 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	82fb      	strh	r3, [r7, #22]
 8002e4e:	e009      	b.n	8002e64 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 f946 	bl	80030e4 <SUBGHZSPI_Receive>
      pData++;
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002e5e:	8afb      	ldrh	r3, [r7, #22]
 8002e60:	3301      	adds	r3, #1
 8002e62:	82fb      	strh	r3, [r7, #22]
 8002e64:	8afa      	ldrh	r2, [r7, #22]
 8002e66:	893b      	ldrh	r3, [r7, #8]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d3f1      	bcc.n	8002e50 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002e6c:	f7ff fdc2 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f000 f9a7 	bl	80031c4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	77fb      	strb	r3, [r7, #31]
 8002e82:	e001      	b.n	8002e88 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002e84:	2300      	movs	r3, #0
 8002e86:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	715a      	strb	r2, [r3, #5]

    return status;
 8002e94:	7ffb      	ldrb	r3, [r7, #31]
 8002e96:	e000      	b.n	8002e9a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b086      	sub	sp, #24
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	461a      	mov	r2, r3
 8002eae:	460b      	mov	r3, r1
 8002eb0:	72fb      	strb	r3, [r7, #11]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	799b      	ldrb	r3, [r3, #6]
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d13e      	bne.n	8002f3e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	795b      	ldrb	r3, [r3, #5]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d101      	bne.n	8002ecc <HAL_SUBGHZ_WriteBuffer+0x2a>
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e039      	b.n	8002f40 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f95e 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ed8:	f7ff fd9c 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002edc:	210e      	movs	r1, #14
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f8aa 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002ee4:	7afb      	ldrb	r3, [r7, #11]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	68f8      	ldr	r0, [r7, #12]
 8002eea:	f000 f8a5 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	82bb      	strh	r3, [r7, #20]
 8002ef2:	e00a      	b.n	8002f0a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002ef4:	8abb      	ldrh	r3, [r7, #20]
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	4619      	mov	r1, r3
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 f89a 	bl	8003038 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002f04:	8abb      	ldrh	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	82bb      	strh	r3, [r7, #20]
 8002f0a:	8aba      	ldrh	r2, [r7, #20]
 8002f0c:	893b      	ldrh	r3, [r7, #8]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d3f0      	bcc.n	8002ef4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002f12:	f7ff fd6f 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f954 	bl	80031c4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d002      	beq.n	8002f2a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	75fb      	strb	r3, [r7, #23]
 8002f28:	e001      	b.n	8002f2e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2201      	movs	r2, #1
 8002f32:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	715a      	strb	r2, [r3, #5]

    return status;
 8002f3a:	7dfb      	ldrb	r3, [r7, #23]
 8002f3c:	e000      	b.n	8002f40 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
  }
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	461a      	mov	r2, r3
 8002f54:	460b      	mov	r3, r1
 8002f56:	72fb      	strb	r3, [r7, #11]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	799b      	ldrb	r3, [r3, #6]
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d141      	bne.n	8002fee <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	795b      	ldrb	r3, [r3, #5]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e03c      	b.n	8002ff0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f909 	bl	8003194 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002f82:	f7ff fd47 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002f86:	211e      	movs	r1, #30
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f000 f855 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002f8e:	7afb      	ldrb	r3, [r7, #11]
 8002f90:	4619      	mov	r1, r3
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 f850 	bl	8003038 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002f98:	2100      	movs	r1, #0
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f000 f84c 	bl	8003038 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	82fb      	strh	r3, [r7, #22]
 8002fa4:	e009      	b.n	8002fba <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f89b 	bl	80030e4 <SUBGHZSPI_Receive>
      pData++;
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002fb4:	8afb      	ldrh	r3, [r7, #22]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	82fb      	strh	r3, [r7, #22]
 8002fba:	8afa      	ldrh	r2, [r7, #22]
 8002fbc:	893b      	ldrh	r3, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d3f1      	bcc.n	8002fa6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002fc2:	f7ff fd17 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f8fc 	bl	80031c4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	77fb      	strb	r3, [r7, #31]
 8002fd8:	e001      	b.n	8002fde <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	715a      	strb	r2, [r3, #5]

    return status;
 8002fea:	7ffb      	ldrb	r3, [r7, #31]
 8002fec:	e000      	b.n	8002ff0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002fee:	2302      	movs	r3, #2
  }
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8003000:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a0b      	ldr	r2, [pc, #44]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 8003006:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800300a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800300c:	4a09      	ldr	r2, [pc, #36]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8003014:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8003016:	4b07      	ldr	r3, [pc, #28]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 8003018:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800301c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800301e:	4b05      	ldr	r3, [pc, #20]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a04      	ldr	r2, [pc, #16]	; (8003034 <SUBGHZSPI_Init+0x3c>)
 8003024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003028:	6013      	str	r3, [r2, #0]
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr
 8003034:	58010000 	.word	0x58010000

08003038 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8003038:	b480      	push	{r7}
 800303a:	b087      	sub	sp, #28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003048:	4b23      	ldr	r3, [pc, #140]	; (80030d8 <SUBGHZSPI_Transmit+0xa0>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	4613      	mov	r3, r2
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	0cdb      	lsrs	r3, r3, #19
 8003056:	2264      	movs	r2, #100	; 0x64
 8003058:	fb02 f303 	mul.w	r3, r2, r3
 800305c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d105      	bne.n	8003070 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	609a      	str	r2, [r3, #8]
      break;
 800306e:	e008      	b.n	8003082 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	3b01      	subs	r3, #1
 8003074:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003076:	4b19      	ldr	r3, [pc, #100]	; (80030dc <SUBGHZSPI_Transmit+0xa4>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b02      	cmp	r3, #2
 8003080:	d1ed      	bne.n	800305e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8003082:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <SUBGHZSPI_Transmit+0xa8>)
 8003084:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	78fa      	ldrb	r2, [r7, #3]
 800308a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800308c:	4b12      	ldr	r3, [pc, #72]	; (80030d8 <SUBGHZSPI_Transmit+0xa0>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	4613      	mov	r3, r2
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	0cdb      	lsrs	r3, r3, #19
 800309a:	2264      	movs	r2, #100	; 0x64
 800309c:	fb02 f303 	mul.w	r3, r2, r3
 80030a0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d105      	bne.n	80030b4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	609a      	str	r2, [r3, #8]
      break;
 80030b2:	e008      	b.n	80030c6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	3b01      	subs	r3, #1
 80030b8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80030ba:	4b08      	ldr	r3, [pc, #32]	; (80030dc <SUBGHZSPI_Transmit+0xa4>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d1ed      	bne.n	80030a2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80030c6:	4b05      	ldr	r3, [pc, #20]	; (80030dc <SUBGHZSPI_Transmit+0xa4>)
 80030c8:	68db      	ldr	r3, [r3, #12]

  return status;
 80030ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	371c      	adds	r7, #28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	20000000 	.word	0x20000000
 80030dc:	58010000 	.word	0x58010000
 80030e0:	5801000c 	.word	0x5801000c

080030e4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80030f2:	4b25      	ldr	r3, [pc, #148]	; (8003188 <SUBGHZSPI_Receive+0xa4>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4613      	mov	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	0cdb      	lsrs	r3, r3, #19
 8003100:	2264      	movs	r2, #100	; 0x64
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d105      	bne.n	800311a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	609a      	str	r2, [r3, #8]
      break;
 8003118:	e008      	b.n	800312c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	3b01      	subs	r3, #1
 800311e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003120:	4b1a      	ldr	r3, [pc, #104]	; (800318c <SUBGHZSPI_Receive+0xa8>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b02      	cmp	r3, #2
 800312a:	d1ed      	bne.n	8003108 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800312c:	4b18      	ldr	r3, [pc, #96]	; (8003190 <SUBGHZSPI_Receive+0xac>)
 800312e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	22ff      	movs	r2, #255	; 0xff
 8003134:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003136:	4b14      	ldr	r3, [pc, #80]	; (8003188 <SUBGHZSPI_Receive+0xa4>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	4613      	mov	r3, r2
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	1a9b      	subs	r3, r3, r2
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	0cdb      	lsrs	r3, r3, #19
 8003144:	2264      	movs	r2, #100	; 0x64
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d105      	bne.n	800315e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	609a      	str	r2, [r3, #8]
      break;
 800315c:	e008      	b.n	8003170 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	3b01      	subs	r3, #1
 8003162:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003164:	4b09      	ldr	r3, [pc, #36]	; (800318c <SUBGHZSPI_Receive+0xa8>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d1ed      	bne.n	800314c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <SUBGHZSPI_Receive+0xa8>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	b2da      	uxtb	r2, r3
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	701a      	strb	r2, [r3, #0]

  return status;
 800317a:	7dfb      	ldrb	r3, [r7, #23]
}
 800317c:	4618      	mov	r0, r3
 800317e:	371c      	adds	r7, #28
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	20000000 	.word	0x20000000
 800318c:	58010000 	.word	0x58010000
 8003190:	5801000c 	.word	0x5801000c

08003194 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	791b      	ldrb	r3, [r3, #4]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d106      	bne.n	80031b2 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80031a4:	f7ff fc36 	bl	8002a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 80031a8:	2001      	movs	r0, #1
 80031aa:	f7fd fd2d 	bl	8000c08 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80031ae:	f7ff fc21 	bl	80029f4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f806 	bl	80031c4 <SUBGHZ_WaitOnBusy>
 80031b8:	4603      	mov	r3, r0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80031d0:	4b12      	ldr	r3, [pc, #72]	; (800321c <SUBGHZ_WaitOnBusy+0x58>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	00db      	lsls	r3, r3, #3
 80031dc:	0d1b      	lsrs	r3, r3, #20
 80031de:	2264      	movs	r2, #100	; 0x64
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80031e6:	f7ff fc43 	bl	8002a70 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80031ea:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d105      	bne.n	80031fe <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2202      	movs	r2, #2
 80031fa:	609a      	str	r2, [r3, #8]
      break;
 80031fc:	e009      	b.n	8003212 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	3b01      	subs	r3, #1
 8003202:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003204:	f7ff fc22 	bl	8002a4c <LL_PWR_IsActiveFlag_RFBUSYS>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4013      	ands	r3, r2
 800320e:	2b01      	cmp	r3, #1
 8003210:	d0e9      	beq.n	80031e6 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8003212:	7dfb      	ldrb	r3, [r7, #23]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20000000 	.word	0x20000000

08003220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e049      	b.n	80032c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d106      	bne.n	800324c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f841 	bl	80032ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2202      	movs	r2, #2
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3304      	adds	r3, #4
 800325c:	4619      	mov	r1, r3
 800325e:	4610      	mov	r0, r2
 8003260:	f000 f9ce 	bl	8003600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b083      	sub	sp, #12
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b085      	sub	sp, #20
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d001      	beq.n	80032f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e036      	b.n	8003366 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a16      	ldr	r2, [pc, #88]	; (8003370 <HAL_TIM_Base_Start_IT+0x90>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d004      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x44>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003322:	d115      	bne.n	8003350 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <HAL_TIM_Base_Start_IT+0x94>)
 800332c:	4013      	ands	r3, r2
 800332e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b06      	cmp	r3, #6
 8003334:	d015      	beq.n	8003362 <HAL_TIM_Base_Start_IT+0x82>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800333c:	d011      	beq.n	8003362 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f042 0201 	orr.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800334e:	e008      	b.n	8003362 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	e000      	b.n	8003364 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003362:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	40012c00 	.word	0x40012c00
 8003374:	00010007 	.word	0x00010007

08003378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b02      	cmp	r3, #2
 800338c:	d122      	bne.n	80033d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b02      	cmp	r3, #2
 800339a:	d11b      	bne.n	80033d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f06f 0202 	mvn.w	r2, #2
 80033a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 f904 	bl	80035c8 <HAL_TIM_IC_CaptureCallback>
 80033c0:	e005      	b.n	80033ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f8f7 	bl	80035b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f000 f906 	bl	80035da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d122      	bne.n	8003428 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d11b      	bne.n	8003428 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f06f 0204 	mvn.w	r2, #4
 80033f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2202      	movs	r2, #2
 80033fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f000 f8da 	bl	80035c8 <HAL_TIM_IC_CaptureCallback>
 8003414:	e005      	b.n	8003422 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f000 f8cd 	bl	80035b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f8dc 	bl	80035da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	2b08      	cmp	r3, #8
 8003434:	d122      	bne.n	800347c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f003 0308 	and.w	r3, r3, #8
 8003440:	2b08      	cmp	r3, #8
 8003442:	d11b      	bne.n	800347c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f06f 0208 	mvn.w	r2, #8
 800344c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2204      	movs	r2, #4
 8003452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f8b0 	bl	80035c8 <HAL_TIM_IC_CaptureCallback>
 8003468:	e005      	b.n	8003476 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f8a3 	bl	80035b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 f8b2 	bl	80035da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f003 0310 	and.w	r3, r3, #16
 8003486:	2b10      	cmp	r3, #16
 8003488:	d122      	bne.n	80034d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	f003 0310 	and.w	r3, r3, #16
 8003494:	2b10      	cmp	r3, #16
 8003496:	d11b      	bne.n	80034d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f06f 0210 	mvn.w	r2, #16
 80034a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2208      	movs	r2, #8
 80034a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	69db      	ldr	r3, [r3, #28]
 80034ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 f886 	bl	80035c8 <HAL_TIM_IC_CaptureCallback>
 80034bc:	e005      	b.n	80034ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f879 	bl	80035b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 f888 	bl	80035da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d10e      	bne.n	80034fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d107      	bne.n	80034fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0201 	mvn.w	r2, #1
 80034f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f7fd f8da 	bl	80006b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003506:	2b80      	cmp	r3, #128	; 0x80
 8003508:	d10e      	bne.n	8003528 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003514:	2b80      	cmp	r3, #128	; 0x80
 8003516:	d107      	bne.n	8003528 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f8d7 	bl	80036d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003536:	d10e      	bne.n	8003556 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003542:	2b80      	cmp	r3, #128	; 0x80
 8003544:	d107      	bne.n	8003556 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800354e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 f8c9 	bl	80036e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003560:	2b40      	cmp	r3, #64	; 0x40
 8003562:	d10e      	bne.n	8003582 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356e:	2b40      	cmp	r3, #64	; 0x40
 8003570:	d107      	bne.n	8003582 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800357a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f835 	bl	80035ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b20      	cmp	r3, #32
 800358e:	d10e      	bne.n	80035ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f003 0320 	and.w	r3, r3, #32
 800359a:	2b20      	cmp	r3, #32
 800359c:	d107      	bne.n	80035ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f06f 0220 	mvn.w	r2, #32
 80035a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 f88b 	bl	80036c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035be:	bf00      	nop
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr

080035c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr

080035da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035da:	b480      	push	{r7}
 80035dc:	b083      	sub	sp, #12
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035e2:	bf00      	nop
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr

080035ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr
	...

08003600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a29      	ldr	r2, [pc, #164]	; (80036b8 <TIM_Base_SetConfig+0xb8>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d003      	beq.n	8003620 <TIM_Base_SetConfig+0x20>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361e:	d108      	bne.n	8003632 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a20      	ldr	r2, [pc, #128]	; (80036b8 <TIM_Base_SetConfig+0xb8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d00b      	beq.n	8003652 <TIM_Base_SetConfig+0x52>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003640:	d007      	beq.n	8003652 <TIM_Base_SetConfig+0x52>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a1d      	ldr	r2, [pc, #116]	; (80036bc <TIM_Base_SetConfig+0xbc>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d003      	beq.n	8003652 <TIM_Base_SetConfig+0x52>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a1c      	ldr	r2, [pc, #112]	; (80036c0 <TIM_Base_SetConfig+0xc0>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d108      	bne.n	8003664 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4313      	orrs	r3, r2
 8003662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a0b      	ldr	r2, [pc, #44]	; (80036b8 <TIM_Base_SetConfig+0xb8>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d007      	beq.n	80036a0 <TIM_Base_SetConfig+0xa0>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a0a      	ldr	r2, [pc, #40]	; (80036bc <TIM_Base_SetConfig+0xbc>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d003      	beq.n	80036a0 <TIM_Base_SetConfig+0xa0>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a09      	ldr	r2, [pc, #36]	; (80036c0 <TIM_Base_SetConfig+0xc0>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d103      	bne.n	80036a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	615a      	str	r2, [r3, #20]
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr
 80036b8:	40012c00 	.word	0x40012c00
 80036bc:	40014400 	.word	0x40014400
 80036c0:	40014800 	.word	0x40014800

080036c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bc80      	pop	{r7}
 80036d4:	4770      	bx	lr

080036d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr

080036e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr

080036fa <LL_RCC_GetUSARTClockSource>:
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003706:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	401a      	ands	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	041b      	lsls	r3, r3, #16
 8003712:	4313      	orrs	r3, r2
}
 8003714:	4618      	mov	r0, r3
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <LL_RCC_GetLPUARTClockSource>:
{
 800371e:	b480      	push	{r7}
 8003720:	b083      	sub	sp, #12
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800372a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4013      	ands	r3, r2
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr

0800373c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e042      	b.n	80037d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003754:	2b00      	cmp	r3, #0
 8003756:	d106      	bne.n	8003766 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7fd f99d 	bl	8000aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2224      	movs	r2, #36	; 0x24
 800376a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0201 	bic.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fb28 	bl	8003dd4 <UART_SetConfig>
 8003784:	4603      	mov	r3, r0
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e022      	b.n	80037d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003792:	2b00      	cmp	r3, #0
 8003794:	d002      	beq.n	800379c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 fd6c 	bl	8004274 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 fdf2 	bl	80043b6 <UART_CheckIdleState>
 80037d2:	4603      	mov	r3, r0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	4613      	mov	r3, r2
 80037e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d168      	bne.n	80038c6 <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d002      	beq.n	8003800 <HAL_UART_Transmit_IT+0x24>
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e061      	b.n	80038c8 <HAL_UART_Transmit_IT+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800380a:	2b01      	cmp	r3, #1
 800380c:	d101      	bne.n	8003812 <HAL_UART_Transmit_IT+0x36>
 800380e:	2302      	movs	r3, #2
 8003810:	e05a      	b.n	80038c8 <HAL_UART_Transmit_IT+0xec>
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	88fa      	ldrh	r2, [r7, #6]
 8003824:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	88fa      	ldrh	r2, [r7, #6]
 800382c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2221      	movs	r2, #33	; 0x21
 8003842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800384a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800384e:	d11c      	bne.n	800388a <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003858:	d107      	bne.n	800386a <HAL_UART_Transmit_IT+0x8e>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d103      	bne.n	800386a <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	4a1b      	ldr	r2, [pc, #108]	; (80038d4 <HAL_UART_Transmit_IT+0xf8>)
 8003866:	675a      	str	r2, [r3, #116]	; 0x74
 8003868:	e002      	b.n	8003870 <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4a1a      	ldr	r2, [pc, #104]	; (80038d8 <HAL_UART_Transmit_IT+0xfc>)
 800386e:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	e01b      	b.n	80038c2 <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003892:	d107      	bne.n	80038a4 <HAL_UART_Transmit_IT+0xc8>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	691b      	ldr	r3, [r3, #16]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d103      	bne.n	80038a4 <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4a0f      	ldr	r2, [pc, #60]	; (80038dc <HAL_UART_Transmit_IT+0x100>)
 80038a0:	675a      	str	r2, [r3, #116]	; 0x74
 80038a2:	e002      	b.n	80038aa <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a0e      	ldr	r2, [pc, #56]	; (80038e0 <HAL_UART_Transmit_IT+0x104>)
 80038a8:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038c0:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 80038c2:	2300      	movs	r3, #0
 80038c4:	e000      	b.n	80038c8 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 80038c6:	2302      	movs	r3, #2
  }
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	080048d9 	.word	0x080048d9
 80038d8:	08004841 	.word	0x08004841
 80038dc:	080047c5 	.word	0x080047c5
 80038e0:	08004753 	.word	0x08004753

080038e4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	4613      	mov	r3, r2
 80038f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f8:	2b20      	cmp	r3, #32
 80038fa:	d11d      	bne.n	8003938 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d002      	beq.n	8003908 <HAL_UART_Receive_IT+0x24>
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d101      	bne.n	800390c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e016      	b.n	800393a <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003912:	2b01      	cmp	r3, #1
 8003914:	d101      	bne.n	800391a <HAL_UART_Receive_IT+0x36>
 8003916:	2302      	movs	r3, #2
 8003918:	e00f      	b.n	800393a <HAL_UART_Receive_IT+0x56>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	461a      	mov	r2, r3
 800392c:	68b9      	ldr	r1, [r7, #8]
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fe0c 	bl	800454c <UART_Start_Receive_IT>
 8003934:	4603      	mov	r3, r0
 8003936:	e000      	b.n	800393a <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 8003938:	2302      	movs	r3, #2
  }
}
 800393a:	4618      	mov	r0, r3
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003964:	69fa      	ldr	r2, [r7, #28]
 8003966:	f640 030f 	movw	r3, #2063	; 0x80f
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d118      	bne.n	80039a6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f003 0320 	and.w	r3, r3, #32
 800397a:	2b00      	cmp	r3, #0
 800397c:	d013      	beq.n	80039a6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	f003 0320 	and.w	r3, r3, #32
 8003984:	2b00      	cmp	r3, #0
 8003986:	d104      	bne.n	8003992 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d009      	beq.n	80039a6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 81fb 	beq.w	8003d92 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	4798      	blx	r3
      }
      return;
 80039a4:	e1f5      	b.n	8003d92 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 80ef 	beq.w	8003b8c <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80039ae:	697a      	ldr	r2, [r7, #20]
 80039b0:	4b73      	ldr	r3, [pc, #460]	; (8003b80 <HAL_UART_IRQHandler+0x23c>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d105      	bne.n	80039c4 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4b72      	ldr	r3, [pc, #456]	; (8003b84 <HAL_UART_IRQHandler+0x240>)
 80039bc:	4013      	ands	r3, r2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80e4 	beq.w	8003b8c <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d010      	beq.n	80039f0 <HAL_UART_IRQHandler+0xac>
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00b      	beq.n	80039f0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2201      	movs	r2, #1
 80039de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039e6:	f043 0201 	orr.w	r2, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d010      	beq.n	8003a1c <HAL_UART_IRQHandler+0xd8>
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2202      	movs	r2, #2
 8003a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a12:	f043 0204 	orr.w	r2, r3, #4
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	f003 0304 	and.w	r3, r3, #4
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d010      	beq.n	8003a48 <HAL_UART_IRQHandler+0x104>
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00b      	beq.n	8003a48 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2204      	movs	r2, #4
 8003a36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a3e:	f043 0202 	orr.w	r2, r3, #2
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d015      	beq.n	8003a7e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	f003 0320 	and.w	r3, r3, #32
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d104      	bne.n	8003a66 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4b48      	ldr	r3, [pc, #288]	; (8003b80 <HAL_UART_IRQHandler+0x23c>)
 8003a60:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00b      	beq.n	8003a7e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2208      	movs	r2, #8
 8003a6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a74:	f043 0208 	orr.w	r2, r3, #8
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d011      	beq.n	8003aac <HAL_UART_IRQHandler+0x168>
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d00c      	beq.n	8003aac <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 816f 	beq.w	8003d96 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d011      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	f003 0320 	and.w	r3, r3, #32
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d007      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d003      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aec:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af8:	2b40      	cmp	r3, #64	; 0x40
 8003afa:	d004      	beq.n	8003b06 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d031      	beq.n	8003b6a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fddc 	bl	80046c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b16:	2b40      	cmp	r3, #64	; 0x40
 8003b18:	d123      	bne.n	8003b62 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b28:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d013      	beq.n	8003b5a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b36:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <HAL_UART_IRQHandler+0x244>)
 8003b38:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd f9c1 	bl	8000ec6 <HAL_DMA_Abort_IT>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d017      	beq.n	8003b7a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003b54:	4610      	mov	r0, r2
 8003b56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b58:	e00f      	b.n	8003b7a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f926 	bl	8003dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b60:	e00b      	b.n	8003b7a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f922 	bl	8003dac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b68:	e007      	b.n	8003b7a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f91e 	bl	8003dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8003b78:	e10d      	b.n	8003d96 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b7a:	bf00      	nop
    return;
 8003b7c:	e10b      	b.n	8003d96 <HAL_UART_IRQHandler+0x452>
 8003b7e:	bf00      	nop
 8003b80:	10000001 	.word	0x10000001
 8003b84:	04000120 	.word	0x04000120
 8003b88:	08004727 	.word	0x08004727

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	f040 80ab 	bne.w	8003cec <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 80a5 	beq.w	8003cec <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f003 0310 	and.w	r3, r3, #16
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 809f 	beq.w	8003cec <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc0:	2b40      	cmp	r3, #64	; 0x40
 8003bc2:	d155      	bne.n	8003c70 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8003bce:	893b      	ldrh	r3, [r7, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f000 80e2 	beq.w	8003d9a <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003bdc:	893a      	ldrh	r2, [r7, #8]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	f080 80db 	bcs.w	8003d9a <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	893a      	ldrh	r2, [r7, #8]
 8003be8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0320 	and.w	r3, r3, #32
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d12b      	bne.n	8003c54 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c0a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689a      	ldr	r2, [r3, #8]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0201 	bic.w	r2, r2, #1
 8003c1a:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c2a:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0210 	bic.w	r2, r2, #16
 8003c48:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fd f8db 	bl	8000e0a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	4619      	mov	r1, r3
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 f8a8 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003c6e:	e094      	b.n	8003d9a <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 8087 	beq.w	8003d9e <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8003c90:	897b      	ldrh	r3, [r7, #10]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8083 	beq.w	8003d9e <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ca6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	6812      	ldr	r2, [r2, #0]
 8003cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cb6:	f023 0301 	bic.w	r3, r3, #1
 8003cba:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0210 	bic.w	r2, r2, #16
 8003cde:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ce0:	897b      	ldrh	r3, [r7, #10]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 f86a 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003cea:	e058      	b.n	8003d9e <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00d      	beq.n	8003d12 <HAL_UART_IRQHandler+0x3ce>
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003d08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f001 f92c 	bl	8004f68 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d10:	e048      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d012      	beq.n	8003d42 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d104      	bne.n	8003d30 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d008      	beq.n	8003d42 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d034      	beq.n	8003da2 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	4798      	blx	r3
    }
    return;
 8003d40:	e02f      	b.n	8003da2 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_UART_IRQHandler+0x41a>
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 fe0f 	bl	800497a <UART_EndTransmit_IT>
    return;
 8003d5c:	e022      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <HAL_UART_IRQHandler+0x436>
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f001 f90a 	bl	8004f8c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d78:	e014      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00f      	beq.n	8003da4 <HAL_UART_IRQHandler+0x460>
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	da0c      	bge.n	8003da4 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f001 f8f5 	bl	8004f7a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003d90:	e008      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
      return;
 8003d92:	bf00      	nop
 8003d94:	e006      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
    return;
 8003d96:	bf00      	nop
 8003d98:	e004      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
      return;
 8003d9a:	bf00      	nop
 8003d9c:	e002      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
      return;
 8003d9e:	bf00      	nop
 8003da0:	e000      	b.n	8003da4 <HAL_UART_IRQHandler+0x460>
    return;
 8003da2:	bf00      	nop
  }
}
 8003da4:	3720      	adds	r7, #32
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop

08003dac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bc80      	pop	{r7}
 8003dbc:	4770      	bx	lr

08003dbe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr

08003dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dd4:	b5b0      	push	{r4, r5, r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	4bab      	ldr	r3, [pc, #684]	; (80040ac <UART_SetConfig+0x2d8>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	69f9      	ldr	r1, [r7, #28]
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4aa0      	ldr	r2, [pc, #640]	; (80040b0 <UART_SetConfig+0x2dc>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d004      	beq.n	8003e3c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003e46:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	6812      	ldr	r2, [r2, #0]
 8003e4e:	69f9      	ldr	r1, [r7, #28]
 8003e50:	430b      	orrs	r3, r1
 8003e52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5a:	f023 010f 	bic.w	r1, r3, #15
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a91      	ldr	r2, [pc, #580]	; (80040b4 <UART_SetConfig+0x2e0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d122      	bne.n	8003eba <UART_SetConfig+0xe6>
 8003e74:	2003      	movs	r0, #3
 8003e76:	f7ff fc40 	bl	80036fa <LL_RCC_GetUSARTClockSource>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8003e80:	2b03      	cmp	r3, #3
 8003e82:	d817      	bhi.n	8003eb4 <UART_SetConfig+0xe0>
 8003e84:	a201      	add	r2, pc, #4	; (adr r2, 8003e8c <UART_SetConfig+0xb8>)
 8003e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e8a:	bf00      	nop
 8003e8c:	08003e9d 	.word	0x08003e9d
 8003e90:	08003ea9 	.word	0x08003ea9
 8003e94:	08003ea3 	.word	0x08003ea3
 8003e98:	08003eaf 	.word	0x08003eaf
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	76fb      	strb	r3, [r7, #27]
 8003ea0:	e072      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	76fb      	strb	r3, [r7, #27]
 8003ea6:	e06f      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	76fb      	strb	r3, [r7, #27]
 8003eac:	e06c      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003eae:	2308      	movs	r3, #8
 8003eb0:	76fb      	strb	r3, [r7, #27]
 8003eb2:	e069      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003eb4:	2310      	movs	r3, #16
 8003eb6:	76fb      	strb	r3, [r7, #27]
 8003eb8:	e066      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a7e      	ldr	r2, [pc, #504]	; (80040b8 <UART_SetConfig+0x2e4>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d134      	bne.n	8003f2e <UART_SetConfig+0x15a>
 8003ec4:	200c      	movs	r0, #12
 8003ec6:	f7ff fc18 	bl	80036fa <LL_RCC_GetUSARTClockSource>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d829      	bhi.n	8003f28 <UART_SetConfig+0x154>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <UART_SetConfig+0x108>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003f11 	.word	0x08003f11
 8003ee0:	08003f29 	.word	0x08003f29
 8003ee4:	08003f29 	.word	0x08003f29
 8003ee8:	08003f29 	.word	0x08003f29
 8003eec:	08003f1d 	.word	0x08003f1d
 8003ef0:	08003f29 	.word	0x08003f29
 8003ef4:	08003f29 	.word	0x08003f29
 8003ef8:	08003f29 	.word	0x08003f29
 8003efc:	08003f17 	.word	0x08003f17
 8003f00:	08003f29 	.word	0x08003f29
 8003f04:	08003f29 	.word	0x08003f29
 8003f08:	08003f29 	.word	0x08003f29
 8003f0c:	08003f23 	.word	0x08003f23
 8003f10:	2300      	movs	r3, #0
 8003f12:	76fb      	strb	r3, [r7, #27]
 8003f14:	e038      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f16:	2302      	movs	r3, #2
 8003f18:	76fb      	strb	r3, [r7, #27]
 8003f1a:	e035      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f1c:	2304      	movs	r3, #4
 8003f1e:	76fb      	strb	r3, [r7, #27]
 8003f20:	e032      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f22:	2308      	movs	r3, #8
 8003f24:	76fb      	strb	r3, [r7, #27]
 8003f26:	e02f      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f28:	2310      	movs	r3, #16
 8003f2a:	76fb      	strb	r3, [r7, #27]
 8003f2c:	e02c      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a5f      	ldr	r2, [pc, #380]	; (80040b0 <UART_SetConfig+0x2dc>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d125      	bne.n	8003f84 <UART_SetConfig+0x1b0>
 8003f38:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003f3c:	f7ff fbef 	bl	800371e <LL_RCC_GetLPUARTClockSource>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f46:	d017      	beq.n	8003f78 <UART_SetConfig+0x1a4>
 8003f48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f4c:	d817      	bhi.n	8003f7e <UART_SetConfig+0x1aa>
 8003f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f52:	d00b      	beq.n	8003f6c <UART_SetConfig+0x198>
 8003f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f58:	d811      	bhi.n	8003f7e <UART_SetConfig+0x1aa>
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <UART_SetConfig+0x192>
 8003f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f62:	d006      	beq.n	8003f72 <UART_SetConfig+0x19e>
 8003f64:	e00b      	b.n	8003f7e <UART_SetConfig+0x1aa>
 8003f66:	2300      	movs	r3, #0
 8003f68:	76fb      	strb	r3, [r7, #27]
 8003f6a:	e00d      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	76fb      	strb	r3, [r7, #27]
 8003f70:	e00a      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f72:	2304      	movs	r3, #4
 8003f74:	76fb      	strb	r3, [r7, #27]
 8003f76:	e007      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f78:	2308      	movs	r3, #8
 8003f7a:	76fb      	strb	r3, [r7, #27]
 8003f7c:	e004      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f7e:	2310      	movs	r3, #16
 8003f80:	76fb      	strb	r3, [r7, #27]
 8003f82:	e001      	b.n	8003f88 <UART_SetConfig+0x1b4>
 8003f84:	2310      	movs	r3, #16
 8003f86:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a48      	ldr	r2, [pc, #288]	; (80040b0 <UART_SetConfig+0x2dc>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	f040 8098 	bne.w	80040c4 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f94:	7efb      	ldrb	r3, [r7, #27]
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d823      	bhi.n	8003fe2 <UART_SetConfig+0x20e>
 8003f9a:	a201      	add	r2, pc, #4	; (adr r2, 8003fa0 <UART_SetConfig+0x1cc>)
 8003f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa0:	08003fc5 	.word	0x08003fc5
 8003fa4:	08003fe3 	.word	0x08003fe3
 8003fa8:	08003fcd 	.word	0x08003fcd
 8003fac:	08003fe3 	.word	0x08003fe3
 8003fb0:	08003fd3 	.word	0x08003fd3
 8003fb4:	08003fe3 	.word	0x08003fe3
 8003fb8:	08003fe3 	.word	0x08003fe3
 8003fbc:	08003fe3 	.word	0x08003fe3
 8003fc0:	08003fdb 	.word	0x08003fdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fc4:	f7fe f9dc 	bl	8002380 <HAL_RCC_GetPCLK1Freq>
 8003fc8:	6178      	str	r0, [r7, #20]
        break;
 8003fca:	e00f      	b.n	8003fec <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	; (80040bc <UART_SetConfig+0x2e8>)
 8003fce:	617b      	str	r3, [r7, #20]
        break;
 8003fd0:	e00c      	b.n	8003fec <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fd2:	f7fe f921 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 8003fd6:	6178      	str	r0, [r7, #20]
        break;
 8003fd8:	e008      	b.n	8003fec <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fde:	617b      	str	r3, [r7, #20]
        break;
 8003fe0:	e004      	b.n	8003fec <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	76bb      	strb	r3, [r7, #26]
        break;
 8003fea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 8128 	beq.w	8004244 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff8:	4a31      	ldr	r2, [pc, #196]	; (80040c0 <UART_SetConfig+0x2ec>)
 8003ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ffe:	461a      	mov	r2, r3
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	fbb3 f3f2 	udiv	r3, r3, r2
 8004006:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	4413      	add	r3, r2
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	429a      	cmp	r2, r3
 8004016:	d305      	bcc.n	8004024 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800401e:	68ba      	ldr	r2, [r7, #8]
 8004020:	429a      	cmp	r2, r3
 8004022:	d902      	bls.n	800402a <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	76bb      	strb	r3, [r7, #26]
 8004028:	e10c      	b.n	8004244 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	4618      	mov	r0, r3
 800402e:	f04f 0100 	mov.w	r1, #0
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	4a22      	ldr	r2, [pc, #136]	; (80040c0 <UART_SetConfig+0x2ec>)
 8004038:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800403c:	b29a      	uxth	r2, r3
 800403e:	f04f 0300 	mov.w	r3, #0
 8004042:	f7fc f8a5 	bl	8000190 <__aeabi_uldivmod>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4610      	mov	r0, r2
 800404c:	4619      	mov	r1, r3
 800404e:	f04f 0200 	mov.w	r2, #0
 8004052:	f04f 0300 	mov.w	r3, #0
 8004056:	020b      	lsls	r3, r1, #8
 8004058:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800405c:	0202      	lsls	r2, r0, #8
 800405e:	6879      	ldr	r1, [r7, #4]
 8004060:	6849      	ldr	r1, [r1, #4]
 8004062:	0849      	lsrs	r1, r1, #1
 8004064:	4608      	mov	r0, r1
 8004066:	f04f 0100 	mov.w	r1, #0
 800406a:	1814      	adds	r4, r2, r0
 800406c:	eb43 0501 	adc.w	r5, r3, r1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	461a      	mov	r2, r3
 8004076:	f04f 0300 	mov.w	r3, #0
 800407a:	4620      	mov	r0, r4
 800407c:	4629      	mov	r1, r5
 800407e:	f7fc f887 	bl	8000190 <__aeabi_uldivmod>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4613      	mov	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004090:	d308      	bcc.n	80040a4 <UART_SetConfig+0x2d0>
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004098:	d204      	bcs.n	80040a4 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	60da      	str	r2, [r3, #12]
 80040a2:	e0cf      	b.n	8004244 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	76bb      	strb	r3, [r7, #26]
 80040a8:	e0cc      	b.n	8004244 <UART_SetConfig+0x470>
 80040aa:	bf00      	nop
 80040ac:	cfff69f3 	.word	0xcfff69f3
 80040b0:	40008000 	.word	0x40008000
 80040b4:	40013800 	.word	0x40013800
 80040b8:	40004400 	.word	0x40004400
 80040bc:	00f42400 	.word	0x00f42400
 80040c0:	0800be9c 	.word	0x0800be9c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040cc:	d165      	bne.n	800419a <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 80040ce:	7efb      	ldrb	r3, [r7, #27]
 80040d0:	2b08      	cmp	r3, #8
 80040d2:	d828      	bhi.n	8004126 <UART_SetConfig+0x352>
 80040d4:	a201      	add	r2, pc, #4	; (adr r2, 80040dc <UART_SetConfig+0x308>)
 80040d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040da:	bf00      	nop
 80040dc:	08004101 	.word	0x08004101
 80040e0:	08004109 	.word	0x08004109
 80040e4:	08004111 	.word	0x08004111
 80040e8:	08004127 	.word	0x08004127
 80040ec:	08004117 	.word	0x08004117
 80040f0:	08004127 	.word	0x08004127
 80040f4:	08004127 	.word	0x08004127
 80040f8:	08004127 	.word	0x08004127
 80040fc:	0800411f 	.word	0x0800411f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004100:	f7fe f93e 	bl	8002380 <HAL_RCC_GetPCLK1Freq>
 8004104:	6178      	str	r0, [r7, #20]
        break;
 8004106:	e013      	b.n	8004130 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004108:	f7fe f94c 	bl	80023a4 <HAL_RCC_GetPCLK2Freq>
 800410c:	6178      	str	r0, [r7, #20]
        break;
 800410e:	e00f      	b.n	8004130 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004110:	4b56      	ldr	r3, [pc, #344]	; (800426c <UART_SetConfig+0x498>)
 8004112:	617b      	str	r3, [r7, #20]
        break;
 8004114:	e00c      	b.n	8004130 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004116:	f7fe f87f 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 800411a:	6178      	str	r0, [r7, #20]
        break;
 800411c:	e008      	b.n	8004130 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800411e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004122:	617b      	str	r3, [r7, #20]
        break;
 8004124:	e004      	b.n	8004130 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8004126:	2300      	movs	r3, #0
 8004128:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	76bb      	strb	r3, [r7, #26]
        break;
 800412e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 8086 	beq.w	8004244 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	4a4c      	ldr	r2, [pc, #304]	; (8004270 <UART_SetConfig+0x49c>)
 800413e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004142:	461a      	mov	r2, r3
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	fbb3 f3f2 	udiv	r3, r3, r2
 800414a:	005a      	lsls	r2, r3, #1
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	085b      	lsrs	r3, r3, #1
 8004152:	441a      	add	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	fbb2 f3f3 	udiv	r3, r2, r3
 800415c:	b29b      	uxth	r3, r3
 800415e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	2b0f      	cmp	r3, #15
 8004164:	d916      	bls.n	8004194 <UART_SetConfig+0x3c0>
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800416c:	d212      	bcs.n	8004194 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	b29b      	uxth	r3, r3
 8004172:	f023 030f 	bic.w	r3, r3, #15
 8004176:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	085b      	lsrs	r3, r3, #1
 800417c:	b29b      	uxth	r3, r3
 800417e:	f003 0307 	and.w	r3, r3, #7
 8004182:	b29a      	uxth	r2, r3
 8004184:	89fb      	ldrh	r3, [r7, #14]
 8004186:	4313      	orrs	r3, r2
 8004188:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	89fa      	ldrh	r2, [r7, #14]
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	e057      	b.n	8004244 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	76bb      	strb	r3, [r7, #26]
 8004198:	e054      	b.n	8004244 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 800419a:	7efb      	ldrb	r3, [r7, #27]
 800419c:	2b08      	cmp	r3, #8
 800419e:	d828      	bhi.n	80041f2 <UART_SetConfig+0x41e>
 80041a0:	a201      	add	r2, pc, #4	; (adr r2, 80041a8 <UART_SetConfig+0x3d4>)
 80041a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a6:	bf00      	nop
 80041a8:	080041cd 	.word	0x080041cd
 80041ac:	080041d5 	.word	0x080041d5
 80041b0:	080041dd 	.word	0x080041dd
 80041b4:	080041f3 	.word	0x080041f3
 80041b8:	080041e3 	.word	0x080041e3
 80041bc:	080041f3 	.word	0x080041f3
 80041c0:	080041f3 	.word	0x080041f3
 80041c4:	080041f3 	.word	0x080041f3
 80041c8:	080041eb 	.word	0x080041eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041cc:	f7fe f8d8 	bl	8002380 <HAL_RCC_GetPCLK1Freq>
 80041d0:	6178      	str	r0, [r7, #20]
        break;
 80041d2:	e013      	b.n	80041fc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041d4:	f7fe f8e6 	bl	80023a4 <HAL_RCC_GetPCLK2Freq>
 80041d8:	6178      	str	r0, [r7, #20]
        break;
 80041da:	e00f      	b.n	80041fc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041dc:	4b23      	ldr	r3, [pc, #140]	; (800426c <UART_SetConfig+0x498>)
 80041de:	617b      	str	r3, [r7, #20]
        break;
 80041e0:	e00c      	b.n	80041fc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041e2:	f7fe f819 	bl	8002218 <HAL_RCC_GetSysClockFreq>
 80041e6:	6178      	str	r0, [r7, #20]
        break;
 80041e8:	e008      	b.n	80041fc <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041ee:	617b      	str	r3, [r7, #20]
        break;
 80041f0:	e004      	b.n	80041fc <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	76bb      	strb	r3, [r7, #26]
        break;
 80041fa:	bf00      	nop
    }

    if (pclk != 0U)
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d020      	beq.n	8004244 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004206:	4a1a      	ldr	r2, [pc, #104]	; (8004270 <UART_SetConfig+0x49c>)
 8004208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800420c:	461a      	mov	r2, r3
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	fbb3 f2f2 	udiv	r2, r3, r2
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	085b      	lsrs	r3, r3, #1
 800421a:	441a      	add	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	b29b      	uxth	r3, r3
 8004226:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	2b0f      	cmp	r3, #15
 800422c:	d908      	bls.n	8004240 <UART_SetConfig+0x46c>
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004234:	d204      	bcs.n	8004240 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	693a      	ldr	r2, [r7, #16]
 800423c:	60da      	str	r2, [r3, #12]
 800423e:	e001      	b.n	8004244 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004260:	7ebb      	ldrb	r3, [r7, #26]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3720      	adds	r7, #32
 8004266:	46bd      	mov	sp, r7
 8004268:	bdb0      	pop	{r4, r5, r7, pc}
 800426a:	bf00      	nop
 800426c:	00f42400 	.word	0x00f42400
 8004270:	0800be9c 	.word	0x0800be9c

08004274 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00a      	beq.n	8004326 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432a:	f003 0320 	and.w	r3, r3, #32
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d01a      	beq.n	800438a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004372:	d10a      	bne.n	800438a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
  }
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bc80      	pop	{r7}
 80043b4:	4770      	bx	lr

080043b6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b086      	sub	sp, #24
 80043ba:	af02      	add	r7, sp, #8
 80043bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043c6:	f7fc fc15 	bl	8000bf4 <HAL_GetTick>
 80043ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0308 	and.w	r3, r3, #8
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d10e      	bne.n	80043f8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f82f 	bl	800444c <UART_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e025      	b.n	8004444 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0304 	and.w	r3, r3, #4
 8004402:	2b04      	cmp	r3, #4
 8004404:	d10e      	bne.n	8004424 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004406:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 f819 	bl	800444c <UART_WaitOnFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e00f      	b.n	8004444 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	603b      	str	r3, [r7, #0]
 8004458:	4613      	mov	r3, r2
 800445a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800445c:	e062      	b.n	8004524 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004464:	d05e      	beq.n	8004524 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004466:	f7fc fbc5 	bl	8000bf4 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	429a      	cmp	r2, r3
 8004474:	d302      	bcc.n	800447c <UART_WaitOnFlagUntilTimeout+0x30>
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d11d      	bne.n	80044b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800448a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0201 	bic.w	r2, r2, #1
 800449a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2220      	movs	r2, #32
 80044a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e045      	b.n	8004544 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d02e      	beq.n	8004524 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044d4:	d126      	bne.n	8004524 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80044ee:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 0201 	bic.w	r2, r2, #1
 80044fe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2220      	movs	r2, #32
 800450c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2220      	movs	r2, #32
 8004514:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e00f      	b.n	8004544 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	69da      	ldr	r2, [r3, #28]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4013      	ands	r3, r2
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	bf0c      	ite	eq
 8004534:	2301      	moveq	r3, #1
 8004536:	2300      	movne	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	429a      	cmp	r2, r3
 8004540:	d08d      	beq.n	800445e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	88fa      	ldrh	r2, [r7, #6]
 8004564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	88fa      	ldrh	r2, [r7, #6]
 800456c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800457e:	d10e      	bne.n	800459e <UART_Start_Receive_IT+0x52>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d105      	bne.n	8004594 <UART_Start_Receive_IT+0x48>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800458e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004592:	e02d      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	22ff      	movs	r2, #255	; 0xff
 8004598:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800459c:	e028      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10d      	bne.n	80045c2 <UART_Start_Receive_IT+0x76>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d104      	bne.n	80045b8 <UART_Start_Receive_IT+0x6c>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	22ff      	movs	r2, #255	; 0xff
 80045b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045b6:	e01b      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	227f      	movs	r2, #127	; 0x7f
 80045bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045c0:	e016      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045ca:	d10d      	bne.n	80045e8 <UART_Start_Receive_IT+0x9c>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d104      	bne.n	80045de <UART_Start_Receive_IT+0x92>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	227f      	movs	r2, #127	; 0x7f
 80045d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045dc:	e008      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	223f      	movs	r2, #63	; 0x3f
 80045e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045e6:	e003      	b.n	80045f0 <UART_Start_Receive_IT+0xa4>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2222      	movs	r2, #34	; 0x22
 80045fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689a      	ldr	r2, [r3, #8]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0201 	orr.w	r2, r2, #1
 800460e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004614:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004618:	d12a      	bne.n	8004670 <UART_Start_Receive_IT+0x124>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004620:	88fa      	ldrh	r2, [r7, #6]
 8004622:	429a      	cmp	r2, r3
 8004624:	d324      	bcc.n	8004670 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462e:	d107      	bne.n	8004640 <UART_Start_Receive_IT+0xf4>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d103      	bne.n	8004640 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4a1e      	ldr	r2, [pc, #120]	; (80046b4 <UART_Start_Receive_IT+0x168>)
 800463c:	671a      	str	r2, [r3, #112]	; 0x70
 800463e:	e002      	b.n	8004646 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4a1d      	ldr	r2, [pc, #116]	; (80046b8 <UART_Start_Receive_IT+0x16c>)
 8004644:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800465c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800466c:	609a      	str	r2, [r3, #8]
 800466e:	e01b      	b.n	80046a8 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004678:	d107      	bne.n	800468a <UART_Start_Receive_IT+0x13e>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d103      	bne.n	800468a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	4a0d      	ldr	r2, [pc, #52]	; (80046bc <UART_Start_Receive_IT+0x170>)
 8004686:	671a      	str	r2, [r3, #112]	; 0x70
 8004688:	e002      	b.n	8004690 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4a0c      	ldr	r2, [pc, #48]	; (80046c0 <UART_Start_Receive_IT+0x174>)
 800468e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80046a6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3714      	adds	r7, #20
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bc80      	pop	{r7}
 80046b2:	4770      	bx	lr
 80046b4:	08004d65 	.word	0x08004d65
 80046b8:	08004b61 	.word	0x08004b61
 80046bc:	08004a87 	.word	0x08004a87
 80046c0:	080049af 	.word	0x080049af

080046c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80046da:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6812      	ldr	r2, [r2, #0]
 80046e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046ea:	f023 0301 	bic.w	r3, r3, #1
 80046ee:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d107      	bne.n	8004708 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0210 	bic.w	r2, r2, #16
 8004706:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2220      	movs	r2, #32
 800470c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr

08004726 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b084      	sub	sp, #16
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004732:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f7ff fb31 	bl	8003dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004760:	2b21      	cmp	r3, #33	; 0x21
 8004762:	d12a      	bne.n	80047ba <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800476a:	b29b      	uxth	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d110      	bne.n	8004792 <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800477e:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800478e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004790:	e013      	b.n	80047ba <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004796:	781a      	ldrb	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a2:	1c5a      	adds	r2, r3, #1
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047d2:	2b21      	cmp	r3, #33	; 0x21
 80047d4:	d12f      	bne.n	8004836 <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d110      	bne.n	8004804 <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047f0:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004800:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004802:	e018      	b.n	8004836 <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004808:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004818:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800481e:	1c9a      	adds	r2, r3, #2
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800482a:	b29b      	uxth	r3, r3
 800482c:	3b01      	subs	r3, #1
 800482e:	b29a      	uxth	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8004836:	bf00      	nop
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr

08004840 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800484e:	2b21      	cmp	r3, #33	; 0x21
 8004850:	d13d      	bne.n	80048ce <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8004858:	81fb      	strh	r3, [r7, #14]
 800485a:	e035      	b.n	80048c8 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d111      	bne.n	800488c <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004876:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004886:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8004888:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 800488a:	e020      	b.n	80048ce <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004896:	2b00      	cmp	r3, #0
 8004898:	d013      	beq.n	80048c2 <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800489e:	781a      	ldrb	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048aa:	1c5a      	adds	r2, r3, #1
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80048c2:	89fb      	ldrh	r3, [r7, #14]
 80048c4:	3b01      	subs	r3, #1
 80048c6:	81fb      	strh	r3, [r7, #14]
 80048c8:	89fb      	ldrh	r3, [r7, #14]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1c6      	bne.n	800485c <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 80048ce:	bf00      	nop
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bc80      	pop	{r7}
 80048d6:	4770      	bx	lr

080048d8 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048e6:	2b21      	cmp	r3, #33	; 0x21
 80048e8:	d142      	bne.n	8004970 <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80048f0:	81fb      	strh	r3, [r7, #14]
 80048f2:	e03a      	b.n	800496a <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d111      	bne.n	8004924 <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800490e:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800491e:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8004920:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8004922:	e025      	b.n	8004970 <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800492e:	2b00      	cmp	r3, #0
 8004930:	d018      	beq.n	8004964 <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004936:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	881b      	ldrh	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004946:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800494c:	1c9a      	adds	r2, r3, #2
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004964:	89fb      	ldrh	r3, [r7, #14]
 8004966:	3b01      	subs	r3, #1
 8004968:	81fb      	strh	r3, [r7, #14]
 800496a:	89fb      	ldrh	r3, [r7, #14]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1c1      	bne.n	80048f4 <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 8004970:	bf00      	nop
 8004972:	3714      	adds	r7, #20
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr

0800497a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800497a:	b580      	push	{r7, lr}
 800497c:	b082      	sub	sp, #8
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004990:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2220      	movs	r2, #32
 8004996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 fce1 	bl	8005368 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049a6:	bf00      	nop
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80049bc:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c4:	2b22      	cmp	r3, #34	; 0x22
 80049c6:	d152      	bne.n	8004a6e <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80049d0:	89bb      	ldrh	r3, [r7, #12]
 80049d2:	b2d9      	uxtb	r1, r3
 80049d4:	89fb      	ldrh	r3, [r7, #14]
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049dc:	400a      	ands	r2, r1
 80049de:	b2d2      	uxtb	r2, r2
 80049e0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e6:	1c5a      	adds	r2, r3, #1
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d139      	bne.n	8004a7e <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004a18:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689a      	ldr	r2, [r3, #8]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0201 	bic.w	r2, r2, #1
 8004a28:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d10f      	bne.n	8004a60 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0210 	bic.w	r2, r2, #16
 8004a4e:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a56:	4619      	mov	r1, r3
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f7ff f9b0 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
 8004a5e:	e002      	b.n	8004a66 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 fc19 	bl	8005298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a6c:	e007      	b.n	8004a7e <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699a      	ldr	r2, [r3, #24]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f042 0208 	orr.w	r2, r2, #8
 8004a7c:	619a      	str	r2, [r3, #24]
}
 8004a7e:	bf00      	nop
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b084      	sub	sp, #16
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004a94:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9c:	2b22      	cmp	r3, #34	; 0x22
 8004a9e:	d152      	bne.n	8004b46 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aac:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004aae:	89ba      	ldrh	r2, [r7, #12]
 8004ab0:	89fb      	ldrh	r3, [r7, #14]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004abe:	1c9a      	adds	r2, r3, #2
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d139      	bne.n	8004b56 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004af0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689a      	ldr	r2, [r3, #8]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0201 	bic.w	r2, r2, #1
 8004b00:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d10f      	bne.n	8004b38 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0210 	bic.w	r2, r2, #16
 8004b26:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004b2e:	4619      	mov	r1, r3
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7ff f944 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
 8004b36:	e002      	b.n	8004b3e <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 fbad 	bl	8005298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004b44:	e007      	b.n	8004b56 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	699a      	ldr	r2, [r3, #24]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f042 0208 	orr.w	r2, r2, #8
 8004b54:	619a      	str	r2, [r3, #24]
}
 8004b56:	bf00      	nop
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
	...

08004b60 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004b6e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	2b22      	cmp	r3, #34	; 0x22
 8004b90:	f040 80da 	bne.w	8004d48 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004b9a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004b9c:	e0aa      	b.n	8004cf4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba4:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004ba6:	89bb      	ldrh	r3, [r7, #12]
 8004ba8:	b2d9      	uxtb	r1, r3
 8004baa:	8b7b      	ldrh	r3, [r7, #26]
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb2:	400a      	ands	r2, r1
 8004bb4:	b2d2      	uxtb	r2, r2
 8004bb6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bbc:	1c5a      	adds	r2, r3, #1
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d04d      	beq.n	8004c82 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	f003 0301 	and.w	r3, r3, #1
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d010      	beq.n	8004c12 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00b      	beq.n	8004c12 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c08:	f043 0201 	orr.w	r2, r3, #1
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d010      	beq.n	8004c3e <UART_RxISR_8BIT_FIFOEN+0xde>
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00b      	beq.n	8004c3e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c34:	f043 0204 	orr.w	r2, r3, #4
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d010      	beq.n	8004c6a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d00b      	beq.n	8004c6a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2204      	movs	r2, #4
 8004c58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c60:	f043 0202 	orr.w	r2, r3, #2
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d006      	beq.n	8004c82 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f7ff f899 	bl	8003dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d132      	bne.n	8004cf4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c9c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cac:	f023 0301 	bic.w	r3, r3, #1
 8004cb0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d10f      	bne.n	8004ce8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0210 	bic.w	r2, r2, #16
 8004cd6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004cde:	4619      	mov	r1, r3
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f7ff f86c 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
 8004ce6:	e002      	b.n	8004cee <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fad5 	bl	8005298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004cf4:	89fb      	ldrh	r3, [r7, #14]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d005      	beq.n	8004d06 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f003 0320 	and.w	r3, r3, #32
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f47f af4c 	bne.w	8004b9e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004d0c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004d0e:	897b      	ldrh	r3, [r7, #10]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d021      	beq.n	8004d58 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004d1a:	897a      	ldrh	r2, [r7, #10]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d21b      	bcs.n	8004d58 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689a      	ldr	r2, [r3, #8]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004d2e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a0b      	ldr	r2, [pc, #44]	; (8004d60 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8004d34:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f042 0220 	orr.w	r2, r2, #32
 8004d44:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d46:	e007      	b.n	8004d58 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699a      	ldr	r2, [r3, #24]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0208 	orr.w	r2, r2, #8
 8004d56:	619a      	str	r2, [r3, #24]
}
 8004d58:	bf00      	nop
 8004d5a:	3720      	adds	r7, #32
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	080049af 	.word	0x080049af

08004d64 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08a      	sub	sp, #40	; 0x28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004d72:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d92:	2b22      	cmp	r3, #34	; 0x22
 8004d94:	f040 80da 	bne.w	8004f4c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004d9e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004da0:	e0aa      	b.n	8004ef8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dae:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8004db0:	8aba      	ldrh	r2, [r7, #20]
 8004db2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004db4:	4013      	ands	r3, r2
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc0:	1c9a      	adds	r2, r3, #2
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d04d      	beq.n	8004e86 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d010      	beq.n	8004e16 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00b      	beq.n	8004e16 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2201      	movs	r2, #1
 8004e04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e0c:	f043 0201 	orr.w	r2, r3, #1
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e18:	f003 0302 	and.w	r3, r3, #2
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d010      	beq.n	8004e42 <UART_RxISR_16BIT_FIFOEN+0xde>
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00b      	beq.n	8004e42 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e38:	f043 0204 	orr.w	r2, r3, #4
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	f003 0304 	and.w	r3, r3, #4
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d010      	beq.n	8004e6e <UART_RxISR_16BIT_FIFOEN+0x10a>
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00b      	beq.n	8004e6e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2204      	movs	r2, #4
 8004e5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e64:	f043 0202 	orr.w	r2, r3, #2
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d006      	beq.n	8004e86 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f7fe ff97 	bl	8003dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d132      	bne.n	8004ef8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ea0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6812      	ldr	r2, [r2, #0]
 8004eac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eb0:	f023 0301 	bic.w	r3, r3, #1
 8004eb4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d10f      	bne.n	8004eec <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 0210 	bic.w	r2, r2, #16
 8004eda:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7fe ff6a 	bl	8003dbe <HAL_UARTEx_RxEventCallback>
 8004eea:	e002      	b.n	8004ef2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f9d3 	bl	8005298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ef8:	8afb      	ldrh	r3, [r7, #22]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d005      	beq.n	8004f0a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	f003 0320 	and.w	r3, r3, #32
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f47f af4c 	bne.w	8004da2 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004f10:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004f12:	89fb      	ldrh	r3, [r7, #14]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d021      	beq.n	8004f5c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004f1e:	89fa      	ldrh	r2, [r7, #14]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d21b      	bcs.n	8004f5c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004f32:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8004f38:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0220 	orr.w	r2, r2, #32
 8004f48:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f4a:	e007      	b.n	8004f5c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699a      	ldr	r2, [r3, #24]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0208 	orr.w	r2, r2, #8
 8004f5a:	619a      	str	r2, [r3, #24]
}
 8004f5c:	bf00      	nop
 8004f5e:	3728      	adds	r7, #40	; 0x28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	08004a87 	.word	0x08004a87

08004f68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004f82:	bf00      	nop
 8004f84:	370c      	adds	r7, #12
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr

08004f8c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr

08004f9e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b085      	sub	sp, #20
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_UARTEx_DisableFifoMode+0x16>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e027      	b.n	8005004 <HAL_UARTEx_DisableFifoMode+0x66>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2224      	movs	r2, #36	; 0x24
 8004fc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0201 	bic.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004fe2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005002:	2300      	movs	r3, #0
}
 8005004:	4618      	mov	r0, r3
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b084      	sub	sp, #16
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005022:	2302      	movs	r3, #2
 8005024:	e02d      	b.n	8005082 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2224      	movs	r2, #36	; 0x24
 8005032:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0201 	bic.w	r2, r2, #1
 800504c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	430a      	orrs	r2, r1
 8005060:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f850 	bl	8005108 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2220      	movs	r2, #32
 8005074:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
 8005092:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800509a:	2b01      	cmp	r3, #1
 800509c:	d101      	bne.n	80050a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800509e:	2302      	movs	r3, #2
 80050a0:	e02d      	b.n	80050fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2224      	movs	r2, #36	; 0x24
 80050ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0201 	bic.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	430a      	orrs	r2, r1
 80050dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f812 	bl	8005108 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2220      	movs	r2, #32
 80050f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3710      	adds	r7, #16
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
	...

08005108 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005108:	b480      	push	{r7}
 800510a:	b089      	sub	sp, #36	; 0x24
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8005110:	4a2e      	ldr	r2, [pc, #184]	; (80051cc <UARTEx_SetNbDataToProcess+0xc4>)
 8005112:	f107 0314 	add.w	r3, r7, #20
 8005116:	e892 0003 	ldmia.w	r2, {r0, r1}
 800511a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800511e:	4a2c      	ldr	r2, [pc, #176]	; (80051d0 <UARTEx_SetNbDataToProcess+0xc8>)
 8005120:	f107 030c 	add.w	r3, r7, #12
 8005124:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005128:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005130:	2b00      	cmp	r3, #0
 8005132:	d108      	bne.n	8005146 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005144:	e03d      	b.n	80051c2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005146:	2308      	movs	r3, #8
 8005148:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800514a:	2308      	movs	r3, #8
 800514c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	0e5b      	lsrs	r3, r3, #25
 8005156:	b2db      	uxtb	r3, r3
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	689b      	ldr	r3, [r3, #8]
 8005164:	0f5b      	lsrs	r3, r3, #29
 8005166:	b2db      	uxtb	r3, r3
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800516e:	7fbb      	ldrb	r3, [r7, #30]
 8005170:	7f3a      	ldrb	r2, [r7, #28]
 8005172:	f107 0120 	add.w	r1, r7, #32
 8005176:	440a      	add	r2, r1
 8005178:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800517c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005180:	7f3a      	ldrb	r2, [r7, #28]
 8005182:	f107 0120 	add.w	r1, r7, #32
 8005186:	440a      	add	r2, r1
 8005188:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800518c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005190:	b29a      	uxth	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005198:	7ffb      	ldrb	r3, [r7, #31]
 800519a:	7f7a      	ldrb	r2, [r7, #29]
 800519c:	f107 0120 	add.w	r1, r7, #32
 80051a0:	440a      	add	r2, r1
 80051a2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80051a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80051aa:	7f7a      	ldrb	r2, [r7, #29]
 80051ac:	f107 0120 	add.w	r1, r7, #32
 80051b0:	440a      	add	r2, r1
 80051b2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80051b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80051c2:	bf00      	nop
 80051c4:	3724      	adds	r7, #36	; 0x24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	0800bc24 	.word	0x0800bc24
 80051d0:	0800bc2c 	.word	0x0800bc2c

080051d4 <commandTestCallback>:
};

/********************************
 * Static Functions
 ********************************/
static BaseType_t commandTestCallback( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString) {
 80051d4:	b590      	push	{r4, r7, lr}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
	memset(pcWriteBuffer, 0, xWriteBufferLen);
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	2100      	movs	r1, #0
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f006 fc0b 	bl	800ba00 <memset>

	strcpy(pcWriteBuffer, "Hello World\r\n");
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	4a06      	ldr	r2, [pc, #24]	; (8005208 <commandTestCallback+0x34>)
 80051ee:	461c      	mov	r4, r3
 80051f0:	4613      	mov	r3, r2
 80051f2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80051f4:	6020      	str	r0, [r4, #0]
 80051f6:	6061      	str	r1, [r4, #4]
 80051f8:	60a2      	str	r2, [r4, #8]
 80051fa:	881b      	ldrh	r3, [r3, #0]
 80051fc:	81a3      	strh	r3, [r4, #12]

	return pdFALSE;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	bd90      	pop	{r4, r7, pc}
 8005208:	0800bc80 	.word	0x0800bc80

0800520c <cliTask>:

static void cliTask (void *argument) {
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
	static char rxdata[CLI_BUF_SIZE];
	static char txdata[CLI_BUF_SIZE];

	HAL_UART_Receive_IT(&huart2, &cliByteRecved, 1);
 8005214:	2201      	movs	r2, #1
 8005216:	4919      	ldr	r1, [pc, #100]	; (800527c <cliTask+0x70>)
 8005218:	4819      	ldr	r0, [pc, #100]	; (8005280 <cliTask+0x74>)
 800521a:	f7fe fb63 	bl	80038e4 <HAL_UART_Receive_IT>

	for (;;) {
		if (osMessageQueueGet(cliQueue, rxdata, 0, osWaitForever) == osOK) {
 800521e:	4b19      	ldr	r3, [pc, #100]	; (8005284 <cliTask+0x78>)
 8005220:	6818      	ldr	r0, [r3, #0]
 8005222:	f04f 33ff 	mov.w	r3, #4294967295
 8005226:	2200      	movs	r2, #0
 8005228:	4917      	ldr	r1, [pc, #92]	; (8005288 <cliTask+0x7c>)
 800522a:	f000 fb59 	bl	80058e0 <osMessageQueueGet>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d11e      	bne.n	8005272 <cliTask+0x66>
			/* Received Command */
			static uint8_t moreData;

			do {
				moreData = FreeRTOS_CLIProcessCommand(rxdata, txdata, CLI_BUF_SIZE);
 8005234:	2240      	movs	r2, #64	; 0x40
 8005236:	4915      	ldr	r1, [pc, #84]	; (800528c <cliTask+0x80>)
 8005238:	4813      	ldr	r0, [pc, #76]	; (8005288 <cliTask+0x7c>)
 800523a:	f003 f9a3 	bl	8008584 <FreeRTOS_CLIProcessCommand>
 800523e:	4603      	mov	r3, r0
 8005240:	b2da      	uxtb	r2, r3
 8005242:	4b13      	ldr	r3, [pc, #76]	; (8005290 <cliTask+0x84>)
 8005244:	701a      	strb	r2, [r3, #0]

				responseSent = 0;
 8005246:	4b13      	ldr	r3, [pc, #76]	; (8005294 <cliTask+0x88>)
 8005248:	2200      	movs	r2, #0
 800524a:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_IT(&huart2, (uint8_t *) txdata, strlen(txdata));
 800524c:	480f      	ldr	r0, [pc, #60]	; (800528c <cliTask+0x80>)
 800524e:	f7fa ff97 	bl	8000180 <strlen>
 8005252:	4603      	mov	r3, r0
 8005254:	b29b      	uxth	r3, r3
 8005256:	461a      	mov	r2, r3
 8005258:	490c      	ldr	r1, [pc, #48]	; (800528c <cliTask+0x80>)
 800525a:	4809      	ldr	r0, [pc, #36]	; (8005280 <cliTask+0x74>)
 800525c:	f7fe fabe 	bl	80037dc <HAL_UART_Transmit_IT>

				while (!responseSent);
 8005260:	bf00      	nop
 8005262:	4b0c      	ldr	r3, [pc, #48]	; (8005294 <cliTask+0x88>)
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0fb      	beq.n	8005262 <cliTask+0x56>
			} while (moreData != pdFALSE);
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <cliTask+0x84>)
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e0      	bne.n	8005234 <cliTask+0x28>

		}

		osDelay(10);
 8005272:	200a      	movs	r0, #10
 8005274:	f000 fa0c 	bl	8005690 <osDelay>
		if (osMessageQueueGet(cliQueue, rxdata, 0, osWaitForever) == osOK) {
 8005278:	e7d1      	b.n	800521e <cliTask+0x12>
 800527a:	bf00      	nop
 800527c:	2000254c 	.word	0x2000254c
 8005280:	200024b8 	.word	0x200024b8
 8005284:	20000140 	.word	0x20000140
 8005288:	20000144 	.word	0x20000144
 800528c:	20000184 	.word	0x20000184
 8005290:	200001c4 	.word	0x200001c4
 8005294:	20000138 	.word	0x20000138

08005298 <HAL_UART_RxCpltCallback>:
}

/********************************
 * UART Callback
 ********************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80052a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052a4:	482a      	ldr	r0, [pc, #168]	; (8005350 <HAL_UART_RxCpltCallback+0xb8>)
 80052a6:	f7fb ffe4 	bl	8001272 <HAL_GPIO_TogglePin>

	if (huart != &huart2) {
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a29      	ldr	r2, [pc, #164]	; (8005354 <HAL_UART_RxCpltCallback+0xbc>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d149      	bne.n	8005346 <HAL_UART_RxCpltCallback+0xae>
		return;
	}

	/* Add Byte to long buffer */
	recvBuf[recvBufSize] = cliByteRecved;
 80052b2:	4b29      	ldr	r3, [pc, #164]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a29      	ldr	r2, [pc, #164]	; (800535c <HAL_UART_RxCpltCallback+0xc4>)
 80052b8:	7811      	ldrb	r1, [r2, #0]
 80052ba:	4a29      	ldr	r2, [pc, #164]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 80052bc:	54d1      	strb	r1, [r2, r3]
	recvBufSize++;
 80052be:	4b26      	ldr	r3, [pc, #152]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	3301      	adds	r3, #1
 80052c4:	4a24      	ldr	r2, [pc, #144]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052c6:	6013      	str	r3, [r2, #0]

	/* Check if we got \r\n */
	if (recvBufSize != 0 && recvBuf[recvBufSize - 2] == '\r' && recvBuf[recvBufSize - 1] == '\n') {
 80052c8:	4b23      	ldr	r3, [pc, #140]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d028      	beq.n	8005322 <HAL_UART_RxCpltCallback+0x8a>
 80052d0:	4b21      	ldr	r3, [pc, #132]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	3b02      	subs	r3, #2
 80052d6:	4a22      	ldr	r2, [pc, #136]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 80052d8:	5cd3      	ldrb	r3, [r2, r3]
 80052da:	2b0d      	cmp	r3, #13
 80052dc:	d121      	bne.n	8005322 <HAL_UART_RxCpltCallback+0x8a>
 80052de:	4b1e      	ldr	r3, [pc, #120]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	4a1e      	ldr	r2, [pc, #120]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 80052e6:	5cd3      	ldrb	r3, [r2, r3]
 80052e8:	2b0a      	cmp	r3, #10
 80052ea:	d11a      	bne.n	8005322 <HAL_UART_RxCpltCallback+0x8a>
		/* Add Message to Queue */
		recvBuf[recvBufSize - 1] = 0;
 80052ec:	4b1a      	ldr	r3, [pc, #104]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	3b01      	subs	r3, #1
 80052f2:	4a1b      	ldr	r2, [pc, #108]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 80052f4:	2100      	movs	r1, #0
 80052f6:	54d1      	strb	r1, [r2, r3]
		recvBuf[recvBufSize - 2] = 0;
 80052f8:	4b17      	ldr	r3, [pc, #92]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3b02      	subs	r3, #2
 80052fe:	4a18      	ldr	r2, [pc, #96]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 8005300:	2100      	movs	r1, #0
 8005302:	54d1      	strb	r1, [r2, r3]
		osMessageQueuePut(cliQueue, &recvBuf, 0, 0);
 8005304:	4b17      	ldr	r3, [pc, #92]	; (8005364 <HAL_UART_RxCpltCallback+0xcc>)
 8005306:	6818      	ldr	r0, [r3, #0]
 8005308:	2300      	movs	r3, #0
 800530a:	2200      	movs	r2, #0
 800530c:	4914      	ldr	r1, [pc, #80]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 800530e:	f000 fa73 	bl	80057f8 <osMessageQueuePut>
		memset(recvBuf, 0, CLI_BUF_SIZE);
 8005312:	2240      	movs	r2, #64	; 0x40
 8005314:	2100      	movs	r1, #0
 8005316:	4812      	ldr	r0, [pc, #72]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 8005318:	f006 fb72 	bl	800ba00 <memset>
		recvBufSize = 0;
 800531c:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 800531e:	2200      	movs	r2, #0
 8005320:	601a      	str	r2, [r3, #0]
	}

	/* Buffer run out */
	if (recvBufSize == CLI_BUF_SIZE) {
 8005322:	4b0d      	ldr	r3, [pc, #52]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b40      	cmp	r3, #64	; 0x40
 8005328:	d107      	bne.n	800533a <HAL_UART_RxCpltCallback+0xa2>
		memset(recvBuf, 0, CLI_BUF_SIZE);
 800532a:	2240      	movs	r2, #64	; 0x40
 800532c:	2100      	movs	r1, #0
 800532e:	480c      	ldr	r0, [pc, #48]	; (8005360 <HAL_UART_RxCpltCallback+0xc8>)
 8005330:	f006 fb66 	bl	800ba00 <memset>
		recvBufSize = 0;
 8005334:	4b08      	ldr	r3, [pc, #32]	; (8005358 <HAL_UART_RxCpltCallback+0xc0>)
 8005336:	2200      	movs	r2, #0
 8005338:	601a      	str	r2, [r3, #0]
	}

	HAL_UART_Receive_IT(&huart2, &cliByteRecved, 1);
 800533a:	2201      	movs	r2, #1
 800533c:	4907      	ldr	r1, [pc, #28]	; (800535c <HAL_UART_RxCpltCallback+0xc4>)
 800533e:	4805      	ldr	r0, [pc, #20]	; (8005354 <HAL_UART_RxCpltCallback+0xbc>)
 8005340:	f7fe fad0 	bl	80038e4 <HAL_UART_Receive_IT>
 8005344:	e000      	b.n	8005348 <HAL_UART_RxCpltCallback+0xb0>
		return;
 8005346:	bf00      	nop
}
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	48000400 	.word	0x48000400
 8005354:	200024b8 	.word	0x200024b8
 8005358:	20000134 	.word	0x20000134
 800535c:	2000254c 	.word	0x2000254c
 8005360:	200000f4 	.word	0x200000f4
 8005364:	20000140 	.word	0x20000140

08005368 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
	responseSent = 1;
 8005370:	4b03      	ldr	r3, [pc, #12]	; (8005380 <HAL_UART_TxCpltCallback+0x18>)
 8005372:	2201      	movs	r2, #1
 8005374:	701a      	strb	r2, [r3, #0]
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr
 8005380:	20000138 	.word	0x20000138

08005384 <commandLineInit>:


/********************************
 * Interface Functions
 ********************************/
void commandLineInit(void) {
 8005384:	b580      	push	{r7, lr}
 8005386:	af00      	add	r7, sp, #0
	/* Register Commands */
	FreeRTOS_CLIRegisterCommand(&commandTest);
 8005388:	4811      	ldr	r0, [pc, #68]	; (80053d0 <commandLineInit+0x4c>)
 800538a:	f003 f8b7 	bl	80084fc <FreeRTOS_CLIRegisterCommand>

	/* Create Threads */
	cliThread = osThreadNew(cliTask, NULL, &cliThreadAttr);
 800538e:	4a11      	ldr	r2, [pc, #68]	; (80053d4 <commandLineInit+0x50>)
 8005390:	2100      	movs	r1, #0
 8005392:	4811      	ldr	r0, [pc, #68]	; (80053d8 <commandLineInit+0x54>)
 8005394:	f000 f896 	bl	80054c4 <osThreadNew>
 8005398:	4603      	mov	r3, r0
 800539a:	4a10      	ldr	r2, [pc, #64]	; (80053dc <commandLineInit+0x58>)
 800539c:	6013      	str	r3, [r2, #0]
	if (cliThread == NULL) {
 800539e:	4b0f      	ldr	r3, [pc, #60]	; (80053dc <commandLineInit+0x58>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d011      	beq.n	80053ca <commandLineInit+0x46>
		return;
	}

	/* Create Queues */
	cliQueue = osMessageQueueNew(CLI_QUEUE_SIZE, CLI_BUF_SIZE, &cliQueueAttr);
 80053a6:	4a0e      	ldr	r2, [pc, #56]	; (80053e0 <commandLineInit+0x5c>)
 80053a8:	2140      	movs	r1, #64	; 0x40
 80053aa:	2005      	movs	r0, #5
 80053ac:	f000 f99e 	bl	80056ec <osMessageQueueNew>
 80053b0:	4603      	mov	r3, r0
 80053b2:	4a0c      	ldr	r2, [pc, #48]	; (80053e4 <commandLineInit+0x60>)
 80053b4:	6013      	str	r3, [r2, #0]
	if (cliQueue == NULL) {
 80053b6:	4b0b      	ldr	r3, [pc, #44]	; (80053e4 <commandLineInit+0x60>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <commandLineInit+0x48>
		osThreadTerminate(cliThread);
 80053be:	4b07      	ldr	r3, [pc, #28]	; (80053dc <commandLineInit+0x58>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 f924 	bl	8005610 <osThreadTerminate>
		return;
 80053c8:	e000      	b.n	80053cc <commandLineInit+0x48>
		return;
 80053ca:	bf00      	nop
	}
}
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	0800beb4 	.word	0x0800beb4
 80053d4:	2000000c 	.word	0x2000000c
 80053d8:	0800520d 	.word	0x0800520d
 80053dc:	2000013c 	.word	0x2000013c
 80053e0:	20000030 	.word	0x20000030
 80053e4:	20000140 	.word	0x20000140

080053e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80053ec:	bf00      	nop
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bc80      	pop	{r7}
 80053f2:	4770      	bx	lr

080053f4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053fa:	f3ef 8305 	mrs	r3, IPSR
 80053fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8005400:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10f      	bne.n	8005426 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005406:	f3ef 8310 	mrs	r3, PRIMASK
 800540a:	607b      	str	r3, [r7, #4]
  return(result);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d105      	bne.n	800541e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005412:	f3ef 8311 	mrs	r3, BASEPRI
 8005416:	603b      	str	r3, [r7, #0]
  return(result);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d007      	beq.n	800542e <osKernelInitialize+0x3a>
 800541e:	4b0d      	ldr	r3, [pc, #52]	; (8005454 <osKernelInitialize+0x60>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b02      	cmp	r3, #2
 8005424:	d103      	bne.n	800542e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005426:	f06f 0305 	mvn.w	r3, #5
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	e00c      	b.n	8005448 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800542e:	4b09      	ldr	r3, [pc, #36]	; (8005454 <osKernelInitialize+0x60>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d105      	bne.n	8005442 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005436:	4b07      	ldr	r3, [pc, #28]	; (8005454 <osKernelInitialize+0x60>)
 8005438:	2201      	movs	r2, #1
 800543a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800543c:	2300      	movs	r3, #0
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	e002      	b.n	8005448 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005442:	f04f 33ff 	mov.w	r3, #4294967295
 8005446:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005448:	68fb      	ldr	r3, [r7, #12]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3714      	adds	r7, #20
 800544e:	46bd      	mov	sp, r7
 8005450:	bc80      	pop	{r7}
 8005452:	4770      	bx	lr
 8005454:	200001c8 	.word	0x200001c8

08005458 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800545e:	f3ef 8305 	mrs	r3, IPSR
 8005462:	60bb      	str	r3, [r7, #8]
  return(result);
 8005464:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10f      	bne.n	800548a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800546a:	f3ef 8310 	mrs	r3, PRIMASK
 800546e:	607b      	str	r3, [r7, #4]
  return(result);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d105      	bne.n	8005482 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005476:	f3ef 8311 	mrs	r3, BASEPRI
 800547a:	603b      	str	r3, [r7, #0]
  return(result);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <osKernelStart+0x3a>
 8005482:	4b0f      	ldr	r3, [pc, #60]	; (80054c0 <osKernelStart+0x68>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2b02      	cmp	r3, #2
 8005488:	d103      	bne.n	8005492 <osKernelStart+0x3a>
    stat = osErrorISR;
 800548a:	f06f 0305 	mvn.w	r3, #5
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	e010      	b.n	80054b4 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005492:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <osKernelStart+0x68>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2b01      	cmp	r3, #1
 8005498:	d109      	bne.n	80054ae <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800549a:	f7ff ffa5 	bl	80053e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800549e:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <osKernelStart+0x68>)
 80054a0:	2202      	movs	r2, #2
 80054a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80054a4:	f001 fbda 	bl	8006c5c <vTaskStartScheduler>
      stat = osOK;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	e002      	b.n	80054b4 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80054ae:	f04f 33ff 	mov.w	r3, #4294967295
 80054b2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80054b4:	68fb      	ldr	r3, [r7, #12]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	200001c8 	.word	0x200001c8

080054c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b090      	sub	sp, #64	; 0x40
 80054c8:	af04      	add	r7, sp, #16
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054d4:	f3ef 8305 	mrs	r3, IPSR
 80054d8:	61fb      	str	r3, [r7, #28]
  return(result);
 80054da:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f040 808f 	bne.w	8005600 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054e2:	f3ef 8310 	mrs	r3, PRIMASK
 80054e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d105      	bne.n	80054fa <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80054ee:	f3ef 8311 	mrs	r3, BASEPRI
 80054f2:	617b      	str	r3, [r7, #20]
  return(result);
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <osThreadNew+0x3e>
 80054fa:	4b44      	ldr	r3, [pc, #272]	; (800560c <osThreadNew+0x148>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d07e      	beq.n	8005600 <osThreadNew+0x13c>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d07b      	beq.n	8005600 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8005508:	2380      	movs	r3, #128	; 0x80
 800550a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800550c:	2318      	movs	r3, #24
 800550e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8005510:	2300      	movs	r3, #0
 8005512:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8005514:	f04f 33ff 	mov.w	r3, #4294967295
 8005518:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d045      	beq.n	80055ac <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d002      	beq.n	800552e <osThreadNew+0x6a>
        name = attr->name;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d002      	beq.n	800553c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800553c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553e:	2b00      	cmp	r3, #0
 8005540:	d008      	beq.n	8005554 <osThreadNew+0x90>
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	2b38      	cmp	r3, #56	; 0x38
 8005546:	d805      	bhi.n	8005554 <osThreadNew+0x90>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <osThreadNew+0x94>
        return (NULL);
 8005554:	2300      	movs	r3, #0
 8005556:	e054      	b.n	8005602 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	089b      	lsrs	r3, r3, #2
 8005566:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00e      	beq.n	800558e <osThreadNew+0xca>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	2bbb      	cmp	r3, #187	; 0xbb
 8005576:	d90a      	bls.n	800558e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800557c:	2b00      	cmp	r3, #0
 800557e:	d006      	beq.n	800558e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d002      	beq.n	800558e <osThreadNew+0xca>
        mem = 1;
 8005588:	2301      	movs	r3, #1
 800558a:	623b      	str	r3, [r7, #32]
 800558c:	e010      	b.n	80055b0 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10c      	bne.n	80055b0 <osThreadNew+0xec>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d108      	bne.n	80055b0 <osThreadNew+0xec>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d104      	bne.n	80055b0 <osThreadNew+0xec>
          mem = 0;
 80055a6:	2300      	movs	r3, #0
 80055a8:	623b      	str	r3, [r7, #32]
 80055aa:	e001      	b.n	80055b0 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80055ac:	2300      	movs	r3, #0
 80055ae:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d110      	bne.n	80055d8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055be:	9202      	str	r2, [sp, #8]
 80055c0:	9301      	str	r3, [sp, #4]
 80055c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c4:	9300      	str	r3, [sp, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f001 f881 	bl	80066d4 <xTaskCreateStatic>
 80055d2:	4603      	mov	r3, r0
 80055d4:	613b      	str	r3, [r7, #16]
 80055d6:	e013      	b.n	8005600 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d110      	bne.n	8005600 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80055de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	f107 0310 	add.w	r3, r7, #16
 80055e6:	9301      	str	r3, [sp, #4]
 80055e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f001 f8cc 	bl	800678e <xTaskCreate>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d001      	beq.n	8005600 <osThreadNew+0x13c>
          hTask = NULL;
 80055fc:	2300      	movs	r3, #0
 80055fe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005600:	693b      	ldr	r3, [r7, #16]
}
 8005602:	4618      	mov	r0, r3
 8005604:	3730      	adds	r7, #48	; 0x30
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	200001c8 	.word	0x200001c8

08005610 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8005610:	b580      	push	{r7, lr}
 8005612:	b088      	sub	sp, #32
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800561c:	f3ef 8305 	mrs	r3, IPSR
 8005620:	613b      	str	r3, [r7, #16]
  return(result);
 8005622:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10f      	bne.n	8005648 <osThreadTerminate+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005628:	f3ef 8310 	mrs	r3, PRIMASK
 800562c:	60fb      	str	r3, [r7, #12]
  return(result);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d105      	bne.n	8005640 <osThreadTerminate+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005634:	f3ef 8311 	mrs	r3, BASEPRI
 8005638:	60bb      	str	r3, [r7, #8]
  return(result);
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d007      	beq.n	8005650 <osThreadTerminate+0x40>
 8005640:	4b12      	ldr	r3, [pc, #72]	; (800568c <osThreadTerminate+0x7c>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b02      	cmp	r3, #2
 8005646:	d103      	bne.n	8005650 <osThreadTerminate+0x40>
    stat = osErrorISR;
 8005648:	f06f 0305 	mvn.w	r3, #5
 800564c:	61fb      	str	r3, [r7, #28]
 800564e:	e017      	b.n	8005680 <osThreadTerminate+0x70>
  }
  else if (hTask == NULL) {
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d103      	bne.n	800565e <osThreadTerminate+0x4e>
    stat = osErrorParameter;
 8005656:	f06f 0303 	mvn.w	r3, #3
 800565a:	61fb      	str	r3, [r7, #28]
 800565c:	e010      	b.n	8005680 <osThreadTerminate+0x70>
  }
  else {
    tstate = eTaskGetState (hTask);
 800565e:	69b8      	ldr	r0, [r7, #24]
 8005660:	f001 fa96 	bl	8006b90 <eTaskGetState>
 8005664:	4603      	mov	r3, r0
 8005666:	75fb      	strb	r3, [r7, #23]

    if (tstate != eDeleted) {
 8005668:	7dfb      	ldrb	r3, [r7, #23]
 800566a:	2b04      	cmp	r3, #4
 800566c:	d005      	beq.n	800567a <osThreadTerminate+0x6a>
      stat = osOK;
 800566e:	2300      	movs	r3, #0
 8005670:	61fb      	str	r3, [r7, #28]
      vTaskDelete (hTask);
 8005672:	69b8      	ldr	r0, [r7, #24]
 8005674:	f001 f9e6 	bl	8006a44 <vTaskDelete>
 8005678:	e002      	b.n	8005680 <osThreadTerminate+0x70>
    } else {
      stat = osErrorResource;
 800567a:	f06f 0302 	mvn.w	r3, #2
 800567e:	61fb      	str	r3, [r7, #28]
  }
#else
  stat = osError;
#endif

  return (stat);
 8005680:	69fb      	ldr	r3, [r7, #28]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3720      	adds	r7, #32
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	200001c8 	.word	0x200001c8

08005690 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005698:	f3ef 8305 	mrs	r3, IPSR
 800569c:	613b      	str	r3, [r7, #16]
  return(result);
 800569e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10f      	bne.n	80056c4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056a4:	f3ef 8310 	mrs	r3, PRIMASK
 80056a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d105      	bne.n	80056bc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80056b0:	f3ef 8311 	mrs	r3, BASEPRI
 80056b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d007      	beq.n	80056cc <osDelay+0x3c>
 80056bc:	4b0a      	ldr	r3, [pc, #40]	; (80056e8 <osDelay+0x58>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d103      	bne.n	80056cc <osDelay+0x3c>
    stat = osErrorISR;
 80056c4:	f06f 0305 	mvn.w	r3, #5
 80056c8:	617b      	str	r3, [r7, #20]
 80056ca:	e007      	b.n	80056dc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80056cc:	2300      	movs	r3, #0
 80056ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d002      	beq.n	80056dc <osDelay+0x4c>
      vTaskDelay(ticks);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f001 fa26 	bl	8006b28 <vTaskDelay>
    }
  }

  return (stat);
 80056dc:	697b      	ldr	r3, [r7, #20]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	200001c8 	.word	0x200001c8

080056ec <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08c      	sub	sp, #48	; 0x30
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80056f8:	2300      	movs	r3, #0
 80056fa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056fc:	f3ef 8305 	mrs	r3, IPSR
 8005700:	61bb      	str	r3, [r7, #24]
  return(result);
 8005702:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005704:	2b00      	cmp	r3, #0
 8005706:	d16f      	bne.n	80057e8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005708:	f3ef 8310 	mrs	r3, PRIMASK
 800570c:	617b      	str	r3, [r7, #20]
  return(result);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d105      	bne.n	8005720 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005714:	f3ef 8311 	mrs	r3, BASEPRI
 8005718:	613b      	str	r3, [r7, #16]
  return(result);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d003      	beq.n	8005728 <osMessageQueueNew+0x3c>
 8005720:	4b34      	ldr	r3, [pc, #208]	; (80057f4 <osMessageQueueNew+0x108>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b02      	cmp	r3, #2
 8005726:	d05f      	beq.n	80057e8 <osMessageQueueNew+0xfc>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d05c      	beq.n	80057e8 <osMessageQueueNew+0xfc>
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d059      	beq.n	80057e8 <osMessageQueueNew+0xfc>
    mem = -1;
 8005734:	f04f 33ff 	mov.w	r3, #4294967295
 8005738:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d029      	beq.n	8005794 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d012      	beq.n	800576e <osMessageQueueNew+0x82>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	2b4f      	cmp	r3, #79	; 0x4f
 800574e:	d90e      	bls.n	800576e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	695a      	ldr	r2, [r3, #20]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	68b9      	ldr	r1, [r7, #8]
 8005760:	fb01 f303 	mul.w	r3, r1, r3
 8005764:	429a      	cmp	r2, r3
 8005766:	d302      	bcc.n	800576e <osMessageQueueNew+0x82>
        mem = 1;
 8005768:	2301      	movs	r3, #1
 800576a:	623b      	str	r3, [r7, #32]
 800576c:	e014      	b.n	8005798 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d110      	bne.n	8005798 <osMessageQueueNew+0xac>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10c      	bne.n	8005798 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005782:	2b00      	cmp	r3, #0
 8005784:	d108      	bne.n	8005798 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d104      	bne.n	8005798 <osMessageQueueNew+0xac>
          mem = 0;
 800578e:	2300      	movs	r3, #0
 8005790:	623b      	str	r3, [r7, #32]
 8005792:	e001      	b.n	8005798 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8005794:	2300      	movs	r3, #0
 8005796:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d10b      	bne.n	80057b6 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2100      	movs	r1, #0
 80057a8:	9100      	str	r1, [sp, #0]
 80057aa:	68b9      	ldr	r1, [r7, #8]
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f000 fa53 	bl	8005c58 <xQueueGenericCreateStatic>
 80057b2:	6278      	str	r0, [r7, #36]	; 0x24
 80057b4:	e008      	b.n	80057c8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80057b6:	6a3b      	ldr	r3, [r7, #32]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d105      	bne.n	80057c8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80057bc:	2200      	movs	r2, #0
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 fac1 	bl	8005d48 <xQueueGenericCreate>
 80057c6:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00c      	beq.n	80057e8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d003      	beq.n	80057dc <osMessageQueueNew+0xf0>
        name = attr->name;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	61fb      	str	r3, [r7, #28]
 80057da:	e001      	b.n	80057e0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 80057dc:	2300      	movs	r3, #0
 80057de:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80057e0:	69f9      	ldr	r1, [r7, #28]
 80057e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80057e4:	f000 ff1a 	bl	800661c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80057e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3728      	adds	r7, #40	; 0x28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	200001c8 	.word	0x200001c8

080057f8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b08a      	sub	sp, #40	; 0x28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800580c:	2300      	movs	r3, #0
 800580e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005810:	f3ef 8305 	mrs	r3, IPSR
 8005814:	61fb      	str	r3, [r7, #28]
  return(result);
 8005816:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10f      	bne.n	800583c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800581c:	f3ef 8310 	mrs	r3, PRIMASK
 8005820:	61bb      	str	r3, [r7, #24]
  return(result);
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d105      	bne.n	8005834 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005828:	f3ef 8311 	mrs	r3, BASEPRI
 800582c:	617b      	str	r3, [r7, #20]
  return(result);
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d02c      	beq.n	800588e <osMessageQueuePut+0x96>
 8005834:	4b28      	ldr	r3, [pc, #160]	; (80058d8 <osMessageQueuePut+0xe0>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d128      	bne.n	800588e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800583c:	6a3b      	ldr	r3, [r7, #32]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d005      	beq.n	800584e <osMessageQueuePut+0x56>
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <osMessageQueuePut+0x56>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800584e:	f06f 0303 	mvn.w	r3, #3
 8005852:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005854:	e039      	b.n	80058ca <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8005856:	2300      	movs	r3, #0
 8005858:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800585a:	f107 0210 	add.w	r2, r7, #16
 800585e:	2300      	movs	r3, #0
 8005860:	68b9      	ldr	r1, [r7, #8]
 8005862:	6a38      	ldr	r0, [r7, #32]
 8005864:	f000 fbd2 	bl	800600c <xQueueGenericSendFromISR>
 8005868:	4603      	mov	r3, r0
 800586a:	2b01      	cmp	r3, #1
 800586c:	d003      	beq.n	8005876 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800586e:	f06f 0302 	mvn.w	r3, #2
 8005872:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005874:	e029      	b.n	80058ca <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d026      	beq.n	80058ca <osMessageQueuePut+0xd2>
 800587c:	4b17      	ldr	r3, [pc, #92]	; (80058dc <osMessageQueuePut+0xe4>)
 800587e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800588c:	e01d      	b.n	80058ca <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <osMessageQueuePut+0xa2>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d103      	bne.n	80058a2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800589a:	f06f 0303 	mvn.w	r3, #3
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
 80058a0:	e014      	b.n	80058cc <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80058a2:	2300      	movs	r3, #0
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	68b9      	ldr	r1, [r7, #8]
 80058a8:	6a38      	ldr	r0, [r7, #32]
 80058aa:	f000 fab1 	bl	8005e10 <xQueueGenericSend>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d00b      	beq.n	80058cc <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80058ba:	f06f 0301 	mvn.w	r3, #1
 80058be:	627b      	str	r3, [r7, #36]	; 0x24
 80058c0:	e004      	b.n	80058cc <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80058c2:	f06f 0302 	mvn.w	r3, #2
 80058c6:	627b      	str	r3, [r7, #36]	; 0x24
 80058c8:	e000      	b.n	80058cc <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80058ca:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3728      	adds	r7, #40	; 0x28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	200001c8 	.word	0x200001c8
 80058dc:	e000ed04 	.word	0xe000ed04

080058e0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08a      	sub	sp, #40	; 0x28
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058f6:	f3ef 8305 	mrs	r3, IPSR
 80058fa:	61fb      	str	r3, [r7, #28]
  return(result);
 80058fc:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10f      	bne.n	8005922 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005902:	f3ef 8310 	mrs	r3, PRIMASK
 8005906:	61bb      	str	r3, [r7, #24]
  return(result);
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d105      	bne.n	800591a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800590e:	f3ef 8311 	mrs	r3, BASEPRI
 8005912:	617b      	str	r3, [r7, #20]
  return(result);
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d02c      	beq.n	8005974 <osMessageQueueGet+0x94>
 800591a:	4b28      	ldr	r3, [pc, #160]	; (80059bc <osMessageQueueGet+0xdc>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d128      	bne.n	8005974 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d005      	beq.n	8005934 <osMessageQueueGet+0x54>
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <osMessageQueueGet+0x54>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d003      	beq.n	800593c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8005934:	f06f 0303 	mvn.w	r3, #3
 8005938:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800593a:	e038      	b.n	80059ae <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800593c:	2300      	movs	r3, #0
 800593e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005940:	f107 0310 	add.w	r3, r7, #16
 8005944:	461a      	mov	r2, r3
 8005946:	68b9      	ldr	r1, [r7, #8]
 8005948:	6a38      	ldr	r0, [r7, #32]
 800594a:	f000 fcd7 	bl	80062fc <xQueueReceiveFromISR>
 800594e:	4603      	mov	r3, r0
 8005950:	2b01      	cmp	r3, #1
 8005952:	d003      	beq.n	800595c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005954:	f06f 0302 	mvn.w	r3, #2
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800595a:	e028      	b.n	80059ae <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d025      	beq.n	80059ae <osMessageQueueGet+0xce>
 8005962:	4b17      	ldr	r3, [pc, #92]	; (80059c0 <osMessageQueueGet+0xe0>)
 8005964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005972:	e01c      	b.n	80059ae <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005974:	6a3b      	ldr	r3, [r7, #32]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <osMessageQueueGet+0xa0>
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d103      	bne.n	8005988 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8005980:	f06f 0303 	mvn.w	r3, #3
 8005984:	627b      	str	r3, [r7, #36]	; 0x24
 8005986:	e013      	b.n	80059b0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	68b9      	ldr	r1, [r7, #8]
 800598c:	6a38      	ldr	r0, [r7, #32]
 800598e:	f000 fbd5 	bl	800613c <xQueueReceive>
 8005992:	4603      	mov	r3, r0
 8005994:	2b01      	cmp	r3, #1
 8005996:	d00b      	beq.n	80059b0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800599e:	f06f 0301 	mvn.w	r3, #1
 80059a2:	627b      	str	r3, [r7, #36]	; 0x24
 80059a4:	e004      	b.n	80059b0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 80059a6:	f06f 0302 	mvn.w	r3, #2
 80059aa:	627b      	str	r3, [r7, #36]	; 0x24
 80059ac:	e000      	b.n	80059b0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80059ae:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3728      	adds	r7, #40	; 0x28
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	200001c8 	.word	0x200001c8
 80059c0:	e000ed04 	.word	0xe000ed04

080059c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	4a06      	ldr	r2, [pc, #24]	; (80059ec <vApplicationGetIdleTaskMemory+0x28>)
 80059d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	4a05      	ldr	r2, [pc, #20]	; (80059f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80059da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2280      	movs	r2, #128	; 0x80
 80059e0:	601a      	str	r2, [r3, #0]
}
 80059e2:	bf00      	nop
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr
 80059ec:	200001cc 	.word	0x200001cc
 80059f0:	20000288 	.word	0x20000288

080059f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4a07      	ldr	r2, [pc, #28]	; (8005a20 <vApplicationGetTimerTaskMemory+0x2c>)
 8005a04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	4a06      	ldr	r2, [pc, #24]	; (8005a24 <vApplicationGetTimerTaskMemory+0x30>)
 8005a0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a12:	601a      	str	r2, [r3, #0]
}
 8005a14:	bf00      	nop
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	20000488 	.word	0x20000488
 8005a24:	20000544 	.word	0x20000544

08005a28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f103 0208 	add.w	r2, r3, #8
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f103 0208 	add.w	r2, r3, #8
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f103 0208 	add.w	r2, r3, #8
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr

08005a66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a66:	b480      	push	{r7}
 8005a68:	b083      	sub	sp, #12
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr

08005a7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b085      	sub	sp, #20
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
 8005a86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	683a      	ldr	r2, [r7, #0]
 8005aa2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	1c5a      	adds	r2, r3, #1
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	601a      	str	r2, [r3, #0]
}
 8005aba:	bf00      	nop
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bc80      	pop	{r7}
 8005ac2:	4770      	bx	lr

08005ac4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ada:	d103      	bne.n	8005ae4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	e00c      	b.n	8005afe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	3308      	adds	r3, #8
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	e002      	b.n	8005af2 <vListInsert+0x2e>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	60fb      	str	r3, [r7, #12]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d2f6      	bcs.n	8005aec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	601a      	str	r2, [r3, #0]
}
 8005b2a:	bf00      	nop
 8005b2c:	3714      	adds	r7, #20
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bc80      	pop	{r7}
 8005b32:	4770      	bx	lr

08005b34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	6892      	ldr	r2, [r2, #8]
 8005b4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6852      	ldr	r2, [r2, #4]
 8005b54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d103      	bne.n	8005b68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	1e5a      	subs	r2, r3, #1
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3714      	adds	r7, #20
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bc80      	pop	{r7}
 8005b84:	4770      	bx	lr
	...

08005b88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005bb2:	f002 f9cb 	bl	8007f4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bbe:	68f9      	ldr	r1, [r7, #12]
 8005bc0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005bc2:	fb01 f303 	mul.w	r3, r1, r3
 8005bc6:	441a      	add	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be2:	3b01      	subs	r3, #1
 8005be4:	68f9      	ldr	r1, [r7, #12]
 8005be6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005be8:	fb01 f303 	mul.w	r3, r1, r3
 8005bec:	441a      	add	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	22ff      	movs	r2, #255	; 0xff
 8005bf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	22ff      	movs	r2, #255	; 0xff
 8005bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d114      	bne.n	8005c32 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01a      	beq.n	8005c46 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	3310      	adds	r3, #16
 8005c14:	4618      	mov	r0, r3
 8005c16:	f001 fab9 	bl	800718c <xTaskRemoveFromEventList>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d012      	beq.n	8005c46 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005c20:	4b0c      	ldr	r3, [pc, #48]	; (8005c54 <xQueueGenericReset+0xcc>)
 8005c22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	f3bf 8f4f 	dsb	sy
 8005c2c:	f3bf 8f6f 	isb	sy
 8005c30:	e009      	b.n	8005c46 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	3310      	adds	r3, #16
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff fef6 	bl	8005a28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	3324      	adds	r3, #36	; 0x24
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7ff fef1 	bl	8005a28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005c46:	f002 f9b1 	bl	8007fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005c4a:	2301      	movs	r3, #1
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	e000ed04 	.word	0xe000ed04

08005c58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08e      	sub	sp, #56	; 0x38
 8005c5c:	af02      	add	r7, sp, #8
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10a      	bne.n	8005c82 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c70:	f383 8811 	msr	BASEPRI, r3
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005c7e:	bf00      	nop
 8005c80:	e7fe      	b.n	8005c80 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10a      	bne.n	8005c9e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c8c:	f383 8811 	msr	BASEPRI, r3
 8005c90:	f3bf 8f6f 	isb	sy
 8005c94:	f3bf 8f4f 	dsb	sy
 8005c98:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005c9a:	bf00      	nop
 8005c9c:	e7fe      	b.n	8005c9c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d002      	beq.n	8005caa <xQueueGenericCreateStatic+0x52>
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <xQueueGenericCreateStatic+0x56>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <xQueueGenericCreateStatic+0x58>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10a      	bne.n	8005cca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
 8005cc4:	623b      	str	r3, [r7, #32]
}
 8005cc6:	bf00      	nop
 8005cc8:	e7fe      	b.n	8005cc8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d102      	bne.n	8005cd6 <xQueueGenericCreateStatic+0x7e>
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <xQueueGenericCreateStatic+0x82>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e000      	b.n	8005cdc <xQueueGenericCreateStatic+0x84>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10a      	bne.n	8005cf6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	61fb      	str	r3, [r7, #28]
}
 8005cf2:	bf00      	nop
 8005cf4:	e7fe      	b.n	8005cf4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005cf6:	2350      	movs	r3, #80	; 0x50
 8005cf8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2b50      	cmp	r3, #80	; 0x50
 8005cfe:	d00a      	beq.n	8005d16 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d04:	f383 8811 	msr	BASEPRI, r3
 8005d08:	f3bf 8f6f 	isb	sy
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	61bb      	str	r3, [r7, #24]
}
 8005d12:	bf00      	nop
 8005d14:	e7fe      	b.n	8005d14 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005d16:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00d      	beq.n	8005d3e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d2a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	4613      	mov	r3, r2
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	68b9      	ldr	r1, [r7, #8]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 f845 	bl	8005dc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3730      	adds	r7, #48	; 0x30
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b08a      	sub	sp, #40	; 0x28
 8005d4c:	af02      	add	r7, sp, #8
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	4613      	mov	r3, r2
 8005d54:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d10a      	bne.n	8005d72 <xQueueGenericCreate+0x2a>
	__asm volatile
 8005d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d60:	f383 8811 	msr	BASEPRI, r3
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	f3bf 8f4f 	dsb	sy
 8005d6c:	613b      	str	r3, [r7, #16]
}
 8005d6e:	bf00      	nop
 8005d70:	e7fe      	b.n	8005d70 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d102      	bne.n	8005d7e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	61fb      	str	r3, [r7, #28]
 8005d7c:	e004      	b.n	8005d88 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	fb02 f303 	mul.w	r3, r2, r3
 8005d86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	3350      	adds	r3, #80	; 0x50
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f002 f9dd 	bl	800814c <pvPortMalloc>
 8005d92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d011      	beq.n	8005dbe <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	3350      	adds	r3, #80	; 0x50
 8005da2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005dac:	79fa      	ldrb	r2, [r7, #7]
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	4613      	mov	r3, r2
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	68b9      	ldr	r1, [r7, #8]
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 f805 	bl	8005dc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005dbe:	69bb      	ldr	r3, [r7, #24]
	}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3720      	adds	r7, #32
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
 8005dd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d103      	bne.n	8005de4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	601a      	str	r2, [r3, #0]
 8005de2:	e002      	b.n	8005dea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005df6:	2101      	movs	r1, #1
 8005df8:	69b8      	ldr	r0, [r7, #24]
 8005dfa:	f7ff fec5 	bl	8005b88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	78fa      	ldrb	r2, [r7, #3]
 8005e02:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005e06:	bf00      	nop
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b08e      	sub	sp, #56	; 0x38
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
 8005e1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10a      	bne.n	8005e42 <xQueueGenericSend+0x32>
	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e3e:	bf00      	nop
 8005e40:	e7fe      	b.n	8005e40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d103      	bne.n	8005e50 <xQueueGenericSend+0x40>
 8005e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <xQueueGenericSend+0x44>
 8005e50:	2301      	movs	r3, #1
 8005e52:	e000      	b.n	8005e56 <xQueueGenericSend+0x46>
 8005e54:	2300      	movs	r3, #0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10a      	bne.n	8005e70 <xQueueGenericSend+0x60>
	__asm volatile
 8005e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e6c:	bf00      	nop
 8005e6e:	e7fe      	b.n	8005e6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d103      	bne.n	8005e7e <xQueueGenericSend+0x6e>
 8005e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d101      	bne.n	8005e82 <xQueueGenericSend+0x72>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <xQueueGenericSend+0x74>
 8005e82:	2300      	movs	r3, #0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10a      	bne.n	8005e9e <xQueueGenericSend+0x8e>
	__asm volatile
 8005e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	623b      	str	r3, [r7, #32]
}
 8005e9a:	bf00      	nop
 8005e9c:	e7fe      	b.n	8005e9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e9e:	f001 fb37 	bl	8007510 <xTaskGetSchedulerState>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d102      	bne.n	8005eae <xQueueGenericSend+0x9e>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <xQueueGenericSend+0xa2>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <xQueueGenericSend+0xa4>
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <xQueueGenericSend+0xbe>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	61fb      	str	r3, [r7, #28]
}
 8005eca:	bf00      	nop
 8005ecc:	e7fe      	b.n	8005ecc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ece:	f002 f83d 	bl	8007f4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d302      	bcc.n	8005ee4 <xQueueGenericSend+0xd4>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d129      	bne.n	8005f38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	68b9      	ldr	r1, [r7, #8]
 8005ee8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005eea:	f000 fa87 	bl	80063fc <prvCopyDataToQueue>
 8005eee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d010      	beq.n	8005f1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efa:	3324      	adds	r3, #36	; 0x24
 8005efc:	4618      	mov	r0, r3
 8005efe:	f001 f945 	bl	800718c <xTaskRemoveFromEventList>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d013      	beq.n	8005f30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f08:	4b3f      	ldr	r3, [pc, #252]	; (8006008 <xQueueGenericSend+0x1f8>)
 8005f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	f3bf 8f4f 	dsb	sy
 8005f14:	f3bf 8f6f 	isb	sy
 8005f18:	e00a      	b.n	8005f30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d007      	beq.n	8005f30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f20:	4b39      	ldr	r3, [pc, #228]	; (8006008 <xQueueGenericSend+0x1f8>)
 8005f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f26:	601a      	str	r2, [r3, #0]
 8005f28:	f3bf 8f4f 	dsb	sy
 8005f2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f30:	f002 f83c 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e063      	b.n	8006000 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d103      	bne.n	8005f46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f3e:	f002 f835 	bl	8007fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f42:	2300      	movs	r3, #0
 8005f44:	e05c      	b.n	8006000 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d106      	bne.n	8005f5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f4c:	f107 0314 	add.w	r3, r7, #20
 8005f50:	4618      	mov	r0, r3
 8005f52:	f001 f97f 	bl	8007254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f56:	2301      	movs	r3, #1
 8005f58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f5a:	f002 f827 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f5e:	f000 feed 	bl	8006d3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f62:	f001 fff3 	bl	8007f4c <vPortEnterCritical>
 8005f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f6c:	b25b      	sxtb	r3, r3
 8005f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f72:	d103      	bne.n	8005f7c <xQueueGenericSend+0x16c>
 8005f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f82:	b25b      	sxtb	r3, r3
 8005f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f88:	d103      	bne.n	8005f92 <xQueueGenericSend+0x182>
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f92:	f002 f80b 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f96:	1d3a      	adds	r2, r7, #4
 8005f98:	f107 0314 	add.w	r3, r7, #20
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f001 f96e 	bl	8007280 <xTaskCheckForTimeOut>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d124      	bne.n	8005ff4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005faa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fac:	f000 fb1e 	bl	80065ec <prvIsQueueFull>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d018      	beq.n	8005fe8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb8:	3310      	adds	r3, #16
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f001 f894 	bl	80070ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005fc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fc6:	f000 faa9 	bl	800651c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005fca:	f000 fec5 	bl	8006d58 <xTaskResumeAll>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	f47f af7c 	bne.w	8005ece <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005fd6:	4b0c      	ldr	r3, [pc, #48]	; (8006008 <xQueueGenericSend+0x1f8>)
 8005fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	f3bf 8f6f 	isb	sy
 8005fe6:	e772      	b.n	8005ece <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fea:	f000 fa97 	bl	800651c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005fee:	f000 feb3 	bl	8006d58 <xTaskResumeAll>
 8005ff2:	e76c      	b.n	8005ece <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ff4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ff6:	f000 fa91 	bl	800651c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ffa:	f000 fead 	bl	8006d58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ffe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006000:	4618      	mov	r0, r3
 8006002:	3738      	adds	r7, #56	; 0x38
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b08e      	sub	sp, #56	; 0x38
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800601e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10a      	bne.n	800603a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006036:	bf00      	nop
 8006038:	e7fe      	b.n	8006038 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d103      	bne.n	8006048 <xQueueGenericSendFromISR+0x3c>
 8006040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006044:	2b00      	cmp	r3, #0
 8006046:	d101      	bne.n	800604c <xQueueGenericSendFromISR+0x40>
 8006048:	2301      	movs	r3, #1
 800604a:	e000      	b.n	800604e <xQueueGenericSendFromISR+0x42>
 800604c:	2300      	movs	r3, #0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10a      	bne.n	8006068 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006056:	f383 8811 	msr	BASEPRI, r3
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	623b      	str	r3, [r7, #32]
}
 8006064:	bf00      	nop
 8006066:	e7fe      	b.n	8006066 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	2b02      	cmp	r3, #2
 800606c:	d103      	bne.n	8006076 <xQueueGenericSendFromISR+0x6a>
 800606e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006072:	2b01      	cmp	r3, #1
 8006074:	d101      	bne.n	800607a <xQueueGenericSendFromISR+0x6e>
 8006076:	2301      	movs	r3, #1
 8006078:	e000      	b.n	800607c <xQueueGenericSendFromISR+0x70>
 800607a:	2300      	movs	r3, #0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d10a      	bne.n	8006096 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006084:	f383 8811 	msr	BASEPRI, r3
 8006088:	f3bf 8f6f 	isb	sy
 800608c:	f3bf 8f4f 	dsb	sy
 8006090:	61fb      	str	r3, [r7, #28]
}
 8006092:	bf00      	nop
 8006094:	e7fe      	b.n	8006094 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006096:	f002 f81b 	bl	80080d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800609a:	f3ef 8211 	mrs	r2, BASEPRI
 800609e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	61ba      	str	r2, [r7, #24]
 80060b0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80060b2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060be:	429a      	cmp	r2, r3
 80060c0:	d302      	bcc.n	80060c8 <xQueueGenericSendFromISR+0xbc>
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d12c      	bne.n	8006122 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	68b9      	ldr	r1, [r7, #8]
 80060d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060d8:	f000 f990 	bl	80063fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060dc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80060e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e4:	d112      	bne.n	800610c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d016      	beq.n	800611c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060f0:	3324      	adds	r3, #36	; 0x24
 80060f2:	4618      	mov	r0, r3
 80060f4:	f001 f84a 	bl	800718c <xTaskRemoveFromEventList>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00e      	beq.n	800611c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00b      	beq.n	800611c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	601a      	str	r2, [r3, #0]
 800610a:	e007      	b.n	800611c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800610c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006110:	3301      	adds	r3, #1
 8006112:	b2db      	uxtb	r3, r3
 8006114:	b25a      	sxtb	r2, r3
 8006116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800611c:	2301      	movs	r3, #1
 800611e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006120:	e001      	b.n	8006126 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006122:	2300      	movs	r3, #0
 8006124:	637b      	str	r3, [r7, #52]	; 0x34
 8006126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006128:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006130:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006134:	4618      	mov	r0, r3
 8006136:	3738      	adds	r7, #56	; 0x38
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08c      	sub	sp, #48	; 0x30
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006148:	2300      	movs	r3, #0
 800614a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d10a      	bne.n	800616c <xQueueReceive+0x30>
	__asm volatile
 8006156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615a:	f383 8811 	msr	BASEPRI, r3
 800615e:	f3bf 8f6f 	isb	sy
 8006162:	f3bf 8f4f 	dsb	sy
 8006166:	623b      	str	r3, [r7, #32]
}
 8006168:	bf00      	nop
 800616a:	e7fe      	b.n	800616a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d103      	bne.n	800617a <xQueueReceive+0x3e>
 8006172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006176:	2b00      	cmp	r3, #0
 8006178:	d101      	bne.n	800617e <xQueueReceive+0x42>
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <xQueueReceive+0x44>
 800617e:	2300      	movs	r3, #0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10a      	bne.n	800619a <xQueueReceive+0x5e>
	__asm volatile
 8006184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006188:	f383 8811 	msr	BASEPRI, r3
 800618c:	f3bf 8f6f 	isb	sy
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	61fb      	str	r3, [r7, #28]
}
 8006196:	bf00      	nop
 8006198:	e7fe      	b.n	8006198 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800619a:	f001 f9b9 	bl	8007510 <xTaskGetSchedulerState>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d102      	bne.n	80061aa <xQueueReceive+0x6e>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <xQueueReceive+0x72>
 80061aa:	2301      	movs	r3, #1
 80061ac:	e000      	b.n	80061b0 <xQueueReceive+0x74>
 80061ae:	2300      	movs	r3, #0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10a      	bne.n	80061ca <xQueueReceive+0x8e>
	__asm volatile
 80061b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b8:	f383 8811 	msr	BASEPRI, r3
 80061bc:	f3bf 8f6f 	isb	sy
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	61bb      	str	r3, [r7, #24]
}
 80061c6:	bf00      	nop
 80061c8:	e7fe      	b.n	80061c8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061ca:	f001 febf 	bl	8007f4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d01f      	beq.n	800621a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061da:	68b9      	ldr	r1, [r7, #8]
 80061dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061de:	f000 f977 	bl	80064d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e4:	1e5a      	subs	r2, r3, #1
 80061e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00f      	beq.n	8006212 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f4:	3310      	adds	r3, #16
 80061f6:	4618      	mov	r0, r3
 80061f8:	f000 ffc8 	bl	800718c <xTaskRemoveFromEventList>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006202:	4b3d      	ldr	r3, [pc, #244]	; (80062f8 <xQueueReceive+0x1bc>)
 8006204:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006212:	f001 fecb 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8006216:	2301      	movs	r3, #1
 8006218:	e069      	b.n	80062ee <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d103      	bne.n	8006228 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006220:	f001 fec4 	bl	8007fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006224:	2300      	movs	r3, #0
 8006226:	e062      	b.n	80062ee <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d106      	bne.n	800623c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800622e:	f107 0310 	add.w	r3, r7, #16
 8006232:	4618      	mov	r0, r3
 8006234:	f001 f80e 	bl	8007254 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006238:	2301      	movs	r3, #1
 800623a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800623c:	f001 feb6 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006240:	f000 fd7c 	bl	8006d3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006244:	f001 fe82 	bl	8007f4c <vPortEnterCritical>
 8006248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800624a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800624e:	b25b      	sxtb	r3, r3
 8006250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006254:	d103      	bne.n	800625e <xQueueReceive+0x122>
 8006256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006264:	b25b      	sxtb	r3, r3
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626a:	d103      	bne.n	8006274 <xQueueReceive+0x138>
 800626c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800626e:	2200      	movs	r2, #0
 8006270:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006274:	f001 fe9a 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006278:	1d3a      	adds	r2, r7, #4
 800627a:	f107 0310 	add.w	r3, r7, #16
 800627e:	4611      	mov	r1, r2
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fffd 	bl	8007280 <xTaskCheckForTimeOut>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d123      	bne.n	80062d4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800628c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800628e:	f000 f997 	bl	80065c0 <prvIsQueueEmpty>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d017      	beq.n	80062c8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629a:	3324      	adds	r3, #36	; 0x24
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	4611      	mov	r1, r2
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 ff23 	bl	80070ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062a8:	f000 f938 	bl	800651c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062ac:	f000 fd54 	bl	8006d58 <xTaskResumeAll>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d189      	bne.n	80061ca <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80062b6:	4b10      	ldr	r3, [pc, #64]	; (80062f8 <xQueueReceive+0x1bc>)
 80062b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	f3bf 8f6f 	isb	sy
 80062c6:	e780      	b.n	80061ca <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80062c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ca:	f000 f927 	bl	800651c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062ce:	f000 fd43 	bl	8006d58 <xTaskResumeAll>
 80062d2:	e77a      	b.n	80061ca <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80062d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062d6:	f000 f921 	bl	800651c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062da:	f000 fd3d 	bl	8006d58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062e0:	f000 f96e 	bl	80065c0 <prvIsQueueEmpty>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f43f af6f 	beq.w	80061ca <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062ec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3730      	adds	r7, #48	; 0x30
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	e000ed04 	.word	0xe000ed04

080062fc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b08e      	sub	sp, #56	; 0x38
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800630c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10a      	bne.n	8006328 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	623b      	str	r3, [r7, #32]
}
 8006324:	bf00      	nop
 8006326:	e7fe      	b.n	8006326 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d103      	bne.n	8006336 <xQueueReceiveFromISR+0x3a>
 800632e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <xQueueReceiveFromISR+0x3e>
 8006336:	2301      	movs	r3, #1
 8006338:	e000      	b.n	800633c <xQueueReceiveFromISR+0x40>
 800633a:	2300      	movs	r3, #0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10a      	bne.n	8006356 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006344:	f383 8811 	msr	BASEPRI, r3
 8006348:	f3bf 8f6f 	isb	sy
 800634c:	f3bf 8f4f 	dsb	sy
 8006350:	61fb      	str	r3, [r7, #28]
}
 8006352:	bf00      	nop
 8006354:	e7fe      	b.n	8006354 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006356:	f001 febb 	bl	80080d0 <vPortValidateInterruptPriority>
	__asm volatile
 800635a:	f3ef 8211 	mrs	r2, BASEPRI
 800635e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006362:	f383 8811 	msr	BASEPRI, r3
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	61ba      	str	r2, [r7, #24]
 8006370:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006372:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	2b00      	cmp	r3, #0
 8006380:	d02f      	beq.n	80063e2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006388:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800638c:	68b9      	ldr	r1, [r7, #8]
 800638e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006390:	f000 f89e 	bl	80064d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006396:	1e5a      	subs	r2, r3, #1
 8006398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800639c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a4:	d112      	bne.n	80063cc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d016      	beq.n	80063dc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b0:	3310      	adds	r3, #16
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 feea 	bl	800718c <xTaskRemoveFromEventList>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00e      	beq.n	80063dc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00b      	beq.n	80063dc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	e007      	b.n	80063dc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80063cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80063d0:	3301      	adds	r3, #1
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	b25a      	sxtb	r2, r3
 80063d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80063dc:	2301      	movs	r3, #1
 80063de:	637b      	str	r3, [r7, #52]	; 0x34
 80063e0:	e001      	b.n	80063e6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80063e2:	2300      	movs	r3, #0
 80063e4:	637b      	str	r3, [r7, #52]	; 0x34
 80063e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063e8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f383 8811 	msr	BASEPRI, r3
}
 80063f0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80063f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3738      	adds	r7, #56	; 0x38
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006408:	2300      	movs	r3, #0
 800640a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006410:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10d      	bne.n	8006436 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d14d      	bne.n	80064be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	4618      	mov	r0, r3
 8006428:	f001 f890 	bl	800754c <xTaskPriorityDisinherit>
 800642c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	609a      	str	r2, [r3, #8]
 8006434:	e043      	b.n	80064be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d119      	bne.n	8006470 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6858      	ldr	r0, [r3, #4]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006444:	461a      	mov	r2, r3
 8006446:	68b9      	ldr	r1, [r7, #8]
 8006448:	f005 facc 	bl	800b9e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006454:	441a      	add	r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	429a      	cmp	r2, r3
 8006464:	d32b      	bcc.n	80064be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	605a      	str	r2, [r3, #4]
 800646e:	e026      	b.n	80064be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	68d8      	ldr	r0, [r3, #12]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	461a      	mov	r2, r3
 800647a:	68b9      	ldr	r1, [r7, #8]
 800647c:	f005 fab2 	bl	800b9e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006488:	425b      	negs	r3, r3
 800648a:	441a      	add	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	429a      	cmp	r2, r3
 800649a:	d207      	bcs.n	80064ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	689a      	ldr	r2, [r3, #8]
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a4:	425b      	negs	r3, r3
 80064a6:	441a      	add	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d105      	bne.n	80064be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d002      	beq.n	80064be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	3b01      	subs	r3, #1
 80064bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1c5a      	adds	r2, r3, #1
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80064c6:	697b      	ldr	r3, [r7, #20]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d018      	beq.n	8006514 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68da      	ldr	r2, [r3, #12]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	441a      	add	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d303      	bcc.n	8006504 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	68d9      	ldr	r1, [r3, #12]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650c:	461a      	mov	r2, r3
 800650e:	6838      	ldr	r0, [r7, #0]
 8006510:	f005 fa68 	bl	800b9e4 <memcpy>
	}
}
 8006514:	bf00      	nop
 8006516:	3708      	adds	r7, #8
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006524:	f001 fd12 	bl	8007f4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800652e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006530:	e011      	b.n	8006556 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	2b00      	cmp	r3, #0
 8006538:	d012      	beq.n	8006560 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	3324      	adds	r3, #36	; 0x24
 800653e:	4618      	mov	r0, r3
 8006540:	f000 fe24 	bl	800718c <xTaskRemoveFromEventList>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d001      	beq.n	800654e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800654a:	f000 fefb 	bl	8007344 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800654e:	7bfb      	ldrb	r3, [r7, #15]
 8006550:	3b01      	subs	r3, #1
 8006552:	b2db      	uxtb	r3, r3
 8006554:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800655a:	2b00      	cmp	r3, #0
 800655c:	dce9      	bgt.n	8006532 <prvUnlockQueue+0x16>
 800655e:	e000      	b.n	8006562 <prvUnlockQueue+0x46>
					break;
 8006560:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	22ff      	movs	r2, #255	; 0xff
 8006566:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800656a:	f001 fd1f 	bl	8007fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800656e:	f001 fced 	bl	8007f4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006578:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800657a:	e011      	b.n	80065a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d012      	beq.n	80065aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3310      	adds	r3, #16
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fdff 	bl	800718c <xTaskRemoveFromEventList>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006594:	f000 fed6 	bl	8007344 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006598:	7bbb      	ldrb	r3, [r7, #14]
 800659a:	3b01      	subs	r3, #1
 800659c:	b2db      	uxtb	r3, r3
 800659e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	dce9      	bgt.n	800657c <prvUnlockQueue+0x60>
 80065a8:	e000      	b.n	80065ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80065aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	22ff      	movs	r2, #255	; 0xff
 80065b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80065b4:	f001 fcfa 	bl	8007fac <vPortExitCritical>
}
 80065b8:	bf00      	nop
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065c8:	f001 fcc0 	bl	8007f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d102      	bne.n	80065da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80065d4:	2301      	movs	r3, #1
 80065d6:	60fb      	str	r3, [r7, #12]
 80065d8:	e001      	b.n	80065de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80065da:	2300      	movs	r3, #0
 80065dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065de:	f001 fce5 	bl	8007fac <vPortExitCritical>

	return xReturn;
 80065e2:	68fb      	ldr	r3, [r7, #12]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3710      	adds	r7, #16
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065f4:	f001 fcaa 	bl	8007f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006600:	429a      	cmp	r2, r3
 8006602:	d102      	bne.n	800660a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006604:	2301      	movs	r3, #1
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	e001      	b.n	800660e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800660a:	2300      	movs	r3, #0
 800660c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800660e:	f001 fccd 	bl	8007fac <vPortExitCritical>

	return xReturn;
 8006612:	68fb      	ldr	r3, [r7, #12]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]
 800662a:	e014      	b.n	8006656 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800662c:	4a0e      	ldr	r2, [pc, #56]	; (8006668 <vQueueAddToRegistry+0x4c>)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10b      	bne.n	8006650 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006638:	490b      	ldr	r1, [pc, #44]	; (8006668 <vQueueAddToRegistry+0x4c>)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006642:	4a09      	ldr	r2, [pc, #36]	; (8006668 <vQueueAddToRegistry+0x4c>)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	00db      	lsls	r3, r3, #3
 8006648:	4413      	add	r3, r2
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800664e:	e006      	b.n	800665e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	3301      	adds	r3, #1
 8006654:	60fb      	str	r3, [r7, #12]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2b07      	cmp	r3, #7
 800665a:	d9e7      	bls.n	800662c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800665c:	bf00      	nop
 800665e:	bf00      	nop
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	bc80      	pop	{r7}
 8006666:	4770      	bx	lr
 8006668:	20002550 	.word	0x20002550

0800666c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800667c:	f001 fc66 	bl	8007f4c <vPortEnterCritical>
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006686:	b25b      	sxtb	r3, r3
 8006688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668c:	d103      	bne.n	8006696 <vQueueWaitForMessageRestricted+0x2a>
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800669c:	b25b      	sxtb	r3, r3
 800669e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066a2:	d103      	bne.n	80066ac <vQueueWaitForMessageRestricted+0x40>
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066ac:	f001 fc7e 	bl	8007fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d106      	bne.n	80066c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	3324      	adds	r3, #36	; 0x24
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	68b9      	ldr	r1, [r7, #8]
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 fd37 	bl	8007134 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80066c6:	6978      	ldr	r0, [r7, #20]
 80066c8:	f7ff ff28 	bl	800651c <prvUnlockQueue>
	}
 80066cc:	bf00      	nop
 80066ce:	3718      	adds	r7, #24
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b08e      	sub	sp, #56	; 0x38
 80066d8:	af04      	add	r7, sp, #16
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
 80066e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10a      	bne.n	80066fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80066e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ec:	f383 8811 	msr	BASEPRI, r3
 80066f0:	f3bf 8f6f 	isb	sy
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	623b      	str	r3, [r7, #32]
}
 80066fa:	bf00      	nop
 80066fc:	e7fe      	b.n	80066fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80066fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10a      	bne.n	800671a <xTaskCreateStatic+0x46>
	__asm volatile
 8006704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	61fb      	str	r3, [r7, #28]
}
 8006716:	bf00      	nop
 8006718:	e7fe      	b.n	8006718 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800671a:	23bc      	movs	r3, #188	; 0xbc
 800671c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	2bbc      	cmp	r3, #188	; 0xbc
 8006722:	d00a      	beq.n	800673a <xTaskCreateStatic+0x66>
	__asm volatile
 8006724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006728:	f383 8811 	msr	BASEPRI, r3
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f3bf 8f4f 	dsb	sy
 8006734:	61bb      	str	r3, [r7, #24]
}
 8006736:	bf00      	nop
 8006738:	e7fe      	b.n	8006738 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800673a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800673c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800673e:	2b00      	cmp	r3, #0
 8006740:	d01e      	beq.n	8006780 <xTaskCreateStatic+0xac>
 8006742:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006744:	2b00      	cmp	r3, #0
 8006746:	d01b      	beq.n	8006780 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800674a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006750:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006754:	2202      	movs	r2, #2
 8006756:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800675a:	2300      	movs	r3, #0
 800675c:	9303      	str	r3, [sp, #12]
 800675e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006760:	9302      	str	r3, [sp, #8]
 8006762:	f107 0314 	add.w	r3, r7, #20
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	68b9      	ldr	r1, [r7, #8]
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f000 f850 	bl	8006818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006778:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800677a:	f000 f8f3 	bl	8006964 <prvAddNewTaskToReadyList>
 800677e:	e001      	b.n	8006784 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006780:	2300      	movs	r3, #0
 8006782:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006784:	697b      	ldr	r3, [r7, #20]
	}
 8006786:	4618      	mov	r0, r3
 8006788:	3728      	adds	r7, #40	; 0x28
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800678e:	b580      	push	{r7, lr}
 8006790:	b08c      	sub	sp, #48	; 0x30
 8006792:	af04      	add	r7, sp, #16
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	60b9      	str	r1, [r7, #8]
 8006798:	603b      	str	r3, [r7, #0]
 800679a:	4613      	mov	r3, r2
 800679c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800679e:	88fb      	ldrh	r3, [r7, #6]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4618      	mov	r0, r3
 80067a4:	f001 fcd2 	bl	800814c <pvPortMalloc>
 80067a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00e      	beq.n	80067ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80067b0:	20bc      	movs	r0, #188	; 0xbc
 80067b2:	f001 fccb 	bl	800814c <pvPortMalloc>
 80067b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	697a      	ldr	r2, [r7, #20]
 80067c2:	631a      	str	r2, [r3, #48]	; 0x30
 80067c4:	e005      	b.n	80067d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80067c6:	6978      	ldr	r0, [r7, #20]
 80067c8:	f001 fd84 	bl	80082d4 <vPortFree>
 80067cc:	e001      	b.n	80067d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d017      	beq.n	8006808 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067e0:	88fa      	ldrh	r2, [r7, #6]
 80067e2:	2300      	movs	r3, #0
 80067e4:	9303      	str	r3, [sp, #12]
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	9302      	str	r3, [sp, #8]
 80067ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ec:	9301      	str	r3, [sp, #4]
 80067ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f0:	9300      	str	r3, [sp, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f000 f80e 	bl	8006818 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067fc:	69f8      	ldr	r0, [r7, #28]
 80067fe:	f000 f8b1 	bl	8006964 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006802:	2301      	movs	r3, #1
 8006804:	61bb      	str	r3, [r7, #24]
 8006806:	e002      	b.n	800680e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006808:	f04f 33ff 	mov.w	r3, #4294967295
 800680c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800680e:	69bb      	ldr	r3, [r7, #24]
	}
 8006810:	4618      	mov	r0, r3
 8006812:	3720      	adds	r7, #32
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b088      	sub	sp, #32
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	461a      	mov	r2, r3
 8006830:	21a5      	movs	r1, #165	; 0xa5
 8006832:	f005 f8e5 	bl	800ba00 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006840:	3b01      	subs	r3, #1
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	4413      	add	r3, r2
 8006846:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	f023 0307 	bic.w	r3, r3, #7
 800684e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	f003 0307 	and.w	r3, r3, #7
 8006856:	2b00      	cmp	r3, #0
 8006858:	d00a      	beq.n	8006870 <prvInitialiseNewTask+0x58>
	__asm volatile
 800685a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800685e:	f383 8811 	msr	BASEPRI, r3
 8006862:	f3bf 8f6f 	isb	sy
 8006866:	f3bf 8f4f 	dsb	sy
 800686a:	617b      	str	r3, [r7, #20]
}
 800686c:	bf00      	nop
 800686e:	e7fe      	b.n	800686e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d01f      	beq.n	80068b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006876:	2300      	movs	r3, #0
 8006878:	61fb      	str	r3, [r7, #28]
 800687a:	e012      	b.n	80068a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	4413      	add	r3, r2
 8006882:	7819      	ldrb	r1, [r3, #0]
 8006884:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	4413      	add	r3, r2
 800688a:	3334      	adds	r3, #52	; 0x34
 800688c:	460a      	mov	r2, r1
 800688e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d006      	beq.n	80068aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	3301      	adds	r3, #1
 80068a0:	61fb      	str	r3, [r7, #28]
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	2b0f      	cmp	r3, #15
 80068a6:	d9e9      	bls.n	800687c <prvInitialiseNewTask+0x64>
 80068a8:	e000      	b.n	80068ac <prvInitialiseNewTask+0x94>
			{
				break;
 80068aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80068ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068b4:	e003      	b.n	80068be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c0:	2b37      	cmp	r3, #55	; 0x37
 80068c2:	d901      	bls.n	80068c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80068c4:	2337      	movs	r3, #55	; 0x37
 80068c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80068c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80068ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80068d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d6:	2200      	movs	r2, #0
 80068d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	3304      	adds	r3, #4
 80068de:	4618      	mov	r0, r3
 80068e0:	f7ff f8c1 	bl	8005a66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e6:	3318      	adds	r3, #24
 80068e8:	4618      	mov	r0, r3
 80068ea:	f7ff f8bc 	bl	8005a66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006900:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006902:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006906:	2200      	movs	r2, #0
 8006908:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800690c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690e:	2200      	movs	r2, #0
 8006910:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006916:	3354      	adds	r3, #84	; 0x54
 8006918:	2260      	movs	r2, #96	; 0x60
 800691a:	2100      	movs	r1, #0
 800691c:	4618      	mov	r0, r3
 800691e:	f005 f86f 	bl	800ba00 <memset>
 8006922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006924:	4a0c      	ldr	r2, [pc, #48]	; (8006958 <prvInitialiseNewTask+0x140>)
 8006926:	659a      	str	r2, [r3, #88]	; 0x58
 8006928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692a:	4a0c      	ldr	r2, [pc, #48]	; (800695c <prvInitialiseNewTask+0x144>)
 800692c:	65da      	str	r2, [r3, #92]	; 0x5c
 800692e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006930:	4a0b      	ldr	r2, [pc, #44]	; (8006960 <prvInitialiseNewTask+0x148>)
 8006932:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	68f9      	ldr	r1, [r7, #12]
 8006938:	69b8      	ldr	r0, [r7, #24]
 800693a:	f001 fa15 	bl	8007d68 <pxPortInitialiseStack>
 800693e:	4602      	mov	r2, r0
 8006940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006942:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800694a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800694e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006950:	bf00      	nop
 8006952:	3720      	adds	r7, #32
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}
 8006958:	0800c024 	.word	0x0800c024
 800695c:	0800c044 	.word	0x0800c044
 8006960:	0800c004 	.word	0x0800c004

08006964 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800696c:	f001 faee 	bl	8007f4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006970:	4b2d      	ldr	r3, [pc, #180]	; (8006a28 <prvAddNewTaskToReadyList+0xc4>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3301      	adds	r3, #1
 8006976:	4a2c      	ldr	r2, [pc, #176]	; (8006a28 <prvAddNewTaskToReadyList+0xc4>)
 8006978:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800697a:	4b2c      	ldr	r3, [pc, #176]	; (8006a2c <prvAddNewTaskToReadyList+0xc8>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d109      	bne.n	8006996 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006982:	4a2a      	ldr	r2, [pc, #168]	; (8006a2c <prvAddNewTaskToReadyList+0xc8>)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006988:	4b27      	ldr	r3, [pc, #156]	; (8006a28 <prvAddNewTaskToReadyList+0xc4>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d110      	bne.n	80069b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006990:	f000 fcfc 	bl	800738c <prvInitialiseTaskLists>
 8006994:	e00d      	b.n	80069b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006996:	4b26      	ldr	r3, [pc, #152]	; (8006a30 <prvAddNewTaskToReadyList+0xcc>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d109      	bne.n	80069b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800699e:	4b23      	ldr	r3, [pc, #140]	; (8006a2c <prvAddNewTaskToReadyList+0xc8>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d802      	bhi.n	80069b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069ac:	4a1f      	ldr	r2, [pc, #124]	; (8006a2c <prvAddNewTaskToReadyList+0xc8>)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069b2:	4b20      	ldr	r3, [pc, #128]	; (8006a34 <prvAddNewTaskToReadyList+0xd0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3301      	adds	r3, #1
 80069b8:	4a1e      	ldr	r2, [pc, #120]	; (8006a34 <prvAddNewTaskToReadyList+0xd0>)
 80069ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069bc:	4b1d      	ldr	r3, [pc, #116]	; (8006a34 <prvAddNewTaskToReadyList+0xd0>)
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c8:	4b1b      	ldr	r3, [pc, #108]	; (8006a38 <prvAddNewTaskToReadyList+0xd4>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d903      	bls.n	80069d8 <prvAddNewTaskToReadyList+0x74>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d4:	4a18      	ldr	r2, [pc, #96]	; (8006a38 <prvAddNewTaskToReadyList+0xd4>)
 80069d6:	6013      	str	r3, [r2, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069dc:	4613      	mov	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	4413      	add	r3, r2
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	4a15      	ldr	r2, [pc, #84]	; (8006a3c <prvAddNewTaskToReadyList+0xd8>)
 80069e6:	441a      	add	r2, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	3304      	adds	r3, #4
 80069ec:	4619      	mov	r1, r3
 80069ee:	4610      	mov	r0, r2
 80069f0:	f7ff f845 	bl	8005a7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069f4:	f001 fada 	bl	8007fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069f8:	4b0d      	ldr	r3, [pc, #52]	; (8006a30 <prvAddNewTaskToReadyList+0xcc>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00e      	beq.n	8006a1e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a00:	4b0a      	ldr	r3, [pc, #40]	; (8006a2c <prvAddNewTaskToReadyList+0xc8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d207      	bcs.n	8006a1e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a0e:	4b0c      	ldr	r3, [pc, #48]	; (8006a40 <prvAddNewTaskToReadyList+0xdc>)
 8006a10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a1e:	bf00      	nop
 8006a20:	3708      	adds	r7, #8
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000e18 	.word	0x20000e18
 8006a2c:	20000944 	.word	0x20000944
 8006a30:	20000e24 	.word	0x20000e24
 8006a34:	20000e34 	.word	0x20000e34
 8006a38:	20000e20 	.word	0x20000e20
 8006a3c:	20000948 	.word	0x20000948
 8006a40:	e000ed04 	.word	0xe000ed04

08006a44 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006a4c:	f001 fa7e 	bl	8007f4c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d102      	bne.n	8006a5c <vTaskDelete+0x18>
 8006a56:	4b2c      	ldr	r3, [pc, #176]	; (8006b08 <vTaskDelete+0xc4>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	e000      	b.n	8006a5e <vTaskDelete+0x1a>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	3304      	adds	r3, #4
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff f865 	bl	8005b34 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d004      	beq.n	8006a7c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	3318      	adds	r3, #24
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7ff f85c 	bl	8005b34 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006a7c:	4b23      	ldr	r3, [pc, #140]	; (8006b0c <vTaskDelete+0xc8>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	3301      	adds	r3, #1
 8006a82:	4a22      	ldr	r2, [pc, #136]	; (8006b0c <vTaskDelete+0xc8>)
 8006a84:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006a86:	4b20      	ldr	r3, [pc, #128]	; (8006b08 <vTaskDelete+0xc4>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d10b      	bne.n	8006aa8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	3304      	adds	r3, #4
 8006a94:	4619      	mov	r1, r3
 8006a96:	481e      	ldr	r0, [pc, #120]	; (8006b10 <vTaskDelete+0xcc>)
 8006a98:	f7fe fff1 	bl	8005a7e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006a9c:	4b1d      	ldr	r3, [pc, #116]	; (8006b14 <vTaskDelete+0xd0>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	4a1c      	ldr	r2, [pc, #112]	; (8006b14 <vTaskDelete+0xd0>)
 8006aa4:	6013      	str	r3, [r2, #0]
 8006aa6:	e009      	b.n	8006abc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <vTaskDelete+0xd4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3b01      	subs	r3, #1
 8006aae:	4a1a      	ldr	r2, [pc, #104]	; (8006b18 <vTaskDelete+0xd4>)
 8006ab0:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f000 fcd8 	bl	8007468 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006ab8:	f000 fd0a 	bl	80074d0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8006abc:	f001 fa76 	bl	8007fac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006ac0:	4b16      	ldr	r3, [pc, #88]	; (8006b1c <vTaskDelete+0xd8>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d01b      	beq.n	8006b00 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8006ac8:	4b0f      	ldr	r3, [pc, #60]	; (8006b08 <vTaskDelete+0xc4>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d116      	bne.n	8006b00 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006ad2:	4b13      	ldr	r3, [pc, #76]	; (8006b20 <vTaskDelete+0xdc>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00a      	beq.n	8006af0 <vTaskDelete+0xac>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	60bb      	str	r3, [r7, #8]
}
 8006aec:	bf00      	nop
 8006aee:	e7fe      	b.n	8006aee <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8006af0:	4b0c      	ldr	r3, [pc, #48]	; (8006b24 <vTaskDelete+0xe0>)
 8006af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006af6:	601a      	str	r2, [r3, #0]
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006b00:	bf00      	nop
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	20000944 	.word	0x20000944
 8006b0c:	20000e34 	.word	0x20000e34
 8006b10:	20000dec 	.word	0x20000dec
 8006b14:	20000e00 	.word	0x20000e00
 8006b18:	20000e18 	.word	0x20000e18
 8006b1c:	20000e24 	.word	0x20000e24
 8006b20:	20000e40 	.word	0x20000e40
 8006b24:	e000ed04 	.word	0xe000ed04

08006b28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d017      	beq.n	8006b6a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b3a:	4b13      	ldr	r3, [pc, #76]	; (8006b88 <vTaskDelay+0x60>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00a      	beq.n	8006b58 <vTaskDelay+0x30>
	__asm volatile
 8006b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	60bb      	str	r3, [r7, #8]
}
 8006b54:	bf00      	nop
 8006b56:	e7fe      	b.n	8006b56 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b58:	f000 f8f0 	bl	8006d3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fd62 	bl	8007628 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b64:	f000 f8f8 	bl	8006d58 <xTaskResumeAll>
 8006b68:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d107      	bne.n	8006b80 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006b70:	4b06      	ldr	r3, [pc, #24]	; (8006b8c <vTaskDelay+0x64>)
 8006b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b80:	bf00      	nop
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	20000e40 	.word	0x20000e40
 8006b8c:	e000ed04 	.word	0xe000ed04

08006b90 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b088      	sub	sp, #32
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10a      	bne.n	8006bb8 <eTaskGetState+0x28>
	__asm volatile
 8006ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba6:	f383 8811 	msr	BASEPRI, r3
 8006baa:	f3bf 8f6f 	isb	sy
 8006bae:	f3bf 8f4f 	dsb	sy
 8006bb2:	60bb      	str	r3, [r7, #8]
}
 8006bb4:	bf00      	nop
 8006bb6:	e7fe      	b.n	8006bb6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8006bb8:	4b23      	ldr	r3, [pc, #140]	; (8006c48 <eTaskGetState+0xb8>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d102      	bne.n	8006bc8 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	77fb      	strb	r3, [r7, #31]
 8006bc6:	e03a      	b.n	8006c3e <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8006bc8:	f001 f9c0 	bl	8007f4c <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8006bd2:	4b1e      	ldr	r3, [pc, #120]	; (8006c4c <eTaskGetState+0xbc>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8006bd8:	4b1d      	ldr	r3, [pc, #116]	; (8006c50 <eTaskGetState+0xc0>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8006bde:	f001 f9e5 	bl	8007fac <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d003      	beq.n	8006bf2 <eTaskGetState+0x62>
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d102      	bne.n	8006bf8 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	77fb      	strb	r3, [r7, #31]
 8006bf6:	e022      	b.n	8006c3e <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	4a16      	ldr	r2, [pc, #88]	; (8006c54 <eTaskGetState+0xc4>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d112      	bne.n	8006c26 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10b      	bne.n	8006c20 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d102      	bne.n	8006c1a <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8006c14:	2302      	movs	r3, #2
 8006c16:	77fb      	strb	r3, [r7, #31]
 8006c18:	e011      	b.n	8006c3e <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	77fb      	strb	r3, [r7, #31]
 8006c1e:	e00e      	b.n	8006c3e <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8006c20:	2302      	movs	r3, #2
 8006c22:	77fb      	strb	r3, [r7, #31]
 8006c24:	e00b      	b.n	8006c3e <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	4a0b      	ldr	r2, [pc, #44]	; (8006c58 <eTaskGetState+0xc8>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d002      	beq.n	8006c34 <eTaskGetState+0xa4>
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8006c34:	2304      	movs	r3, #4
 8006c36:	77fb      	strb	r3, [r7, #31]
 8006c38:	e001      	b.n	8006c3e <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8006c3e:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006c40:	4618      	mov	r0, r3
 8006c42:	3720      	adds	r7, #32
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000944 	.word	0x20000944
 8006c4c:	20000dd0 	.word	0x20000dd0
 8006c50:	20000dd4 	.word	0x20000dd4
 8006c54:	20000e04 	.word	0x20000e04
 8006c58:	20000dec 	.word	0x20000dec

08006c5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08a      	sub	sp, #40	; 0x28
 8006c60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006c6a:	463a      	mov	r2, r7
 8006c6c:	1d39      	adds	r1, r7, #4
 8006c6e:	f107 0308 	add.w	r3, r7, #8
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fe fea6 	bl	80059c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006c78:	6839      	ldr	r1, [r7, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68ba      	ldr	r2, [r7, #8]
 8006c7e:	9202      	str	r2, [sp, #8]
 8006c80:	9301      	str	r3, [sp, #4]
 8006c82:	2300      	movs	r3, #0
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	2300      	movs	r3, #0
 8006c88:	460a      	mov	r2, r1
 8006c8a:	4924      	ldr	r1, [pc, #144]	; (8006d1c <vTaskStartScheduler+0xc0>)
 8006c8c:	4824      	ldr	r0, [pc, #144]	; (8006d20 <vTaskStartScheduler+0xc4>)
 8006c8e:	f7ff fd21 	bl	80066d4 <xTaskCreateStatic>
 8006c92:	4603      	mov	r3, r0
 8006c94:	4a23      	ldr	r2, [pc, #140]	; (8006d24 <vTaskStartScheduler+0xc8>)
 8006c96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006c98:	4b22      	ldr	r3, [pc, #136]	; (8006d24 <vTaskStartScheduler+0xc8>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d002      	beq.n	8006ca6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	617b      	str	r3, [r7, #20]
 8006ca4:	e001      	b.n	8006caa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d102      	bne.n	8006cb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006cb0:	f000 fd0e 	bl	80076d0 <xTimerCreateTimerTask>
 8006cb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d11b      	bne.n	8006cf4 <vTaskStartScheduler+0x98>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	613b      	str	r3, [r7, #16]
}
 8006cce:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006cd0:	4b15      	ldr	r3, [pc, #84]	; (8006d28 <vTaskStartScheduler+0xcc>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3354      	adds	r3, #84	; 0x54
 8006cd6:	4a15      	ldr	r2, [pc, #84]	; (8006d2c <vTaskStartScheduler+0xd0>)
 8006cd8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006cda:	4b15      	ldr	r3, [pc, #84]	; (8006d30 <vTaskStartScheduler+0xd4>)
 8006cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ce2:	4b14      	ldr	r3, [pc, #80]	; (8006d34 <vTaskStartScheduler+0xd8>)
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ce8:	4b13      	ldr	r3, [pc, #76]	; (8006d38 <vTaskStartScheduler+0xdc>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006cee:	f001 f8bb 	bl	8007e68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006cf2:	e00e      	b.n	8006d12 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfa:	d10a      	bne.n	8006d12 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	60fb      	str	r3, [r7, #12]
}
 8006d0e:	bf00      	nop
 8006d10:	e7fe      	b.n	8006d10 <vTaskStartScheduler+0xb4>
}
 8006d12:	bf00      	nop
 8006d14:	3718      	adds	r7, #24
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	0800bc90 	.word	0x0800bc90
 8006d20:	0800735d 	.word	0x0800735d
 8006d24:	20000e3c 	.word	0x20000e3c
 8006d28:	20000944 	.word	0x20000944
 8006d2c:	20000074 	.word	0x20000074
 8006d30:	20000e38 	.word	0x20000e38
 8006d34:	20000e24 	.word	0x20000e24
 8006d38:	20000e1c 	.word	0x20000e1c

08006d3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006d40:	4b04      	ldr	r3, [pc, #16]	; (8006d54 <vTaskSuspendAll+0x18>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3301      	adds	r3, #1
 8006d46:	4a03      	ldr	r2, [pc, #12]	; (8006d54 <vTaskSuspendAll+0x18>)
 8006d48:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006d4a:	bf00      	nop
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bc80      	pop	{r7}
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	20000e40 	.word	0x20000e40

08006d58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d62:	2300      	movs	r3, #0
 8006d64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d66:	4b42      	ldr	r3, [pc, #264]	; (8006e70 <xTaskResumeAll+0x118>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10a      	bne.n	8006d84 <xTaskResumeAll+0x2c>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	603b      	str	r3, [r7, #0]
}
 8006d80:	bf00      	nop
 8006d82:	e7fe      	b.n	8006d82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006d84:	f001 f8e2 	bl	8007f4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006d88:	4b39      	ldr	r3, [pc, #228]	; (8006e70 <xTaskResumeAll+0x118>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	4a38      	ldr	r2, [pc, #224]	; (8006e70 <xTaskResumeAll+0x118>)
 8006d90:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d92:	4b37      	ldr	r3, [pc, #220]	; (8006e70 <xTaskResumeAll+0x118>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d162      	bne.n	8006e60 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006d9a:	4b36      	ldr	r3, [pc, #216]	; (8006e74 <xTaskResumeAll+0x11c>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d05e      	beq.n	8006e60 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006da2:	e02f      	b.n	8006e04 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da4:	4b34      	ldr	r3, [pc, #208]	; (8006e78 <xTaskResumeAll+0x120>)
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	3318      	adds	r3, #24
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fe febf 	bl	8005b34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3304      	adds	r3, #4
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7fe feba 	bl	8005b34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc4:	4b2d      	ldr	r3, [pc, #180]	; (8006e7c <xTaskResumeAll+0x124>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d903      	bls.n	8006dd4 <xTaskResumeAll+0x7c>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd0:	4a2a      	ldr	r2, [pc, #168]	; (8006e7c <xTaskResumeAll+0x124>)
 8006dd2:	6013      	str	r3, [r2, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd8:	4613      	mov	r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4413      	add	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4a27      	ldr	r2, [pc, #156]	; (8006e80 <xTaskResumeAll+0x128>)
 8006de2:	441a      	add	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	3304      	adds	r3, #4
 8006de8:	4619      	mov	r1, r3
 8006dea:	4610      	mov	r0, r2
 8006dec:	f7fe fe47 	bl	8005a7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df4:	4b23      	ldr	r3, [pc, #140]	; (8006e84 <xTaskResumeAll+0x12c>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d302      	bcc.n	8006e04 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006dfe:	4b22      	ldr	r3, [pc, #136]	; (8006e88 <xTaskResumeAll+0x130>)
 8006e00:	2201      	movs	r2, #1
 8006e02:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e04:	4b1c      	ldr	r3, [pc, #112]	; (8006e78 <xTaskResumeAll+0x120>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1cb      	bne.n	8006da4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e12:	f000 fb5d 	bl	80074d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e16:	4b1d      	ldr	r3, [pc, #116]	; (8006e8c <xTaskResumeAll+0x134>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d010      	beq.n	8006e44 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e22:	f000 f845 	bl	8006eb0 <xTaskIncrementTick>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d002      	beq.n	8006e32 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006e2c:	4b16      	ldr	r3, [pc, #88]	; (8006e88 <xTaskResumeAll+0x130>)
 8006e2e:	2201      	movs	r2, #1
 8006e30:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	3b01      	subs	r3, #1
 8006e36:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1f1      	bne.n	8006e22 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006e3e:	4b13      	ldr	r3, [pc, #76]	; (8006e8c <xTaskResumeAll+0x134>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e44:	4b10      	ldr	r3, [pc, #64]	; (8006e88 <xTaskResumeAll+0x130>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d009      	beq.n	8006e60 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e50:	4b0f      	ldr	r3, [pc, #60]	; (8006e90 <xTaskResumeAll+0x138>)
 8006e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e56:	601a      	str	r2, [r3, #0]
 8006e58:	f3bf 8f4f 	dsb	sy
 8006e5c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e60:	f001 f8a4 	bl	8007fac <vPortExitCritical>

	return xAlreadyYielded;
 8006e64:	68bb      	ldr	r3, [r7, #8]
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	20000e40 	.word	0x20000e40
 8006e74:	20000e18 	.word	0x20000e18
 8006e78:	20000dd8 	.word	0x20000dd8
 8006e7c:	20000e20 	.word	0x20000e20
 8006e80:	20000948 	.word	0x20000948
 8006e84:	20000944 	.word	0x20000944
 8006e88:	20000e2c 	.word	0x20000e2c
 8006e8c:	20000e28 	.word	0x20000e28
 8006e90:	e000ed04 	.word	0xe000ed04

08006e94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006e9a:	4b04      	ldr	r3, [pc, #16]	; (8006eac <xTaskGetTickCount+0x18>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ea0:	687b      	ldr	r3, [r7, #4]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	370c      	adds	r7, #12
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bc80      	pop	{r7}
 8006eaa:	4770      	bx	lr
 8006eac:	20000e1c 	.word	0x20000e1c

08006eb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eba:	4b4f      	ldr	r3, [pc, #316]	; (8006ff8 <xTaskIncrementTick+0x148>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	f040 8089 	bne.w	8006fd6 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ec4:	4b4d      	ldr	r3, [pc, #308]	; (8006ffc <xTaskIncrementTick+0x14c>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ecc:	4a4b      	ldr	r2, [pc, #300]	; (8006ffc <xTaskIncrementTick+0x14c>)
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d120      	bne.n	8006f1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ed8:	4b49      	ldr	r3, [pc, #292]	; (8007000 <xTaskIncrementTick+0x150>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00a      	beq.n	8006ef8 <xTaskIncrementTick+0x48>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee6:	f383 8811 	msr	BASEPRI, r3
 8006eea:	f3bf 8f6f 	isb	sy
 8006eee:	f3bf 8f4f 	dsb	sy
 8006ef2:	603b      	str	r3, [r7, #0]
}
 8006ef4:	bf00      	nop
 8006ef6:	e7fe      	b.n	8006ef6 <xTaskIncrementTick+0x46>
 8006ef8:	4b41      	ldr	r3, [pc, #260]	; (8007000 <xTaskIncrementTick+0x150>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	4b41      	ldr	r3, [pc, #260]	; (8007004 <xTaskIncrementTick+0x154>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a3f      	ldr	r2, [pc, #252]	; (8007000 <xTaskIncrementTick+0x150>)
 8006f04:	6013      	str	r3, [r2, #0]
 8006f06:	4a3f      	ldr	r2, [pc, #252]	; (8007004 <xTaskIncrementTick+0x154>)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	4b3e      	ldr	r3, [pc, #248]	; (8007008 <xTaskIncrementTick+0x158>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	3301      	adds	r3, #1
 8006f12:	4a3d      	ldr	r2, [pc, #244]	; (8007008 <xTaskIncrementTick+0x158>)
 8006f14:	6013      	str	r3, [r2, #0]
 8006f16:	f000 fadb 	bl	80074d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f1a:	4b3c      	ldr	r3, [pc, #240]	; (800700c <xTaskIncrementTick+0x15c>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d349      	bcc.n	8006fb8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f24:	4b36      	ldr	r3, [pc, #216]	; (8007000 <xTaskIncrementTick+0x150>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d104      	bne.n	8006f38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f2e:	4b37      	ldr	r3, [pc, #220]	; (800700c <xTaskIncrementTick+0x15c>)
 8006f30:	f04f 32ff 	mov.w	r2, #4294967295
 8006f34:	601a      	str	r2, [r3, #0]
					break;
 8006f36:	e03f      	b.n	8006fb8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f38:	4b31      	ldr	r3, [pc, #196]	; (8007000 <xTaskIncrementTick+0x150>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d203      	bcs.n	8006f58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f50:	4a2e      	ldr	r2, [pc, #184]	; (800700c <xTaskIncrementTick+0x15c>)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006f56:	e02f      	b.n	8006fb8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7fe fde9 	bl	8005b34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d004      	beq.n	8006f74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	3318      	adds	r3, #24
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fde0 	bl	8005b34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f78:	4b25      	ldr	r3, [pc, #148]	; (8007010 <xTaskIncrementTick+0x160>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d903      	bls.n	8006f88 <xTaskIncrementTick+0xd8>
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f84:	4a22      	ldr	r2, [pc, #136]	; (8007010 <xTaskIncrementTick+0x160>)
 8006f86:	6013      	str	r3, [r2, #0]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f8c:	4613      	mov	r3, r2
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4a1f      	ldr	r2, [pc, #124]	; (8007014 <xTaskIncrementTick+0x164>)
 8006f96:	441a      	add	r2, r3
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	f7fe fd6d 	bl	8005a7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fa8:	4b1b      	ldr	r3, [pc, #108]	; (8007018 <xTaskIncrementTick+0x168>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d3b8      	bcc.n	8006f24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fb6:	e7b5      	b.n	8006f24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fb8:	4b17      	ldr	r3, [pc, #92]	; (8007018 <xTaskIncrementTick+0x168>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbe:	4915      	ldr	r1, [pc, #84]	; (8007014 <xTaskIncrementTick+0x164>)
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	4413      	add	r3, r2
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	440b      	add	r3, r1
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d907      	bls.n	8006fe0 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	617b      	str	r3, [r7, #20]
 8006fd4:	e004      	b.n	8006fe0 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006fd6:	4b11      	ldr	r3, [pc, #68]	; (800701c <xTaskIncrementTick+0x16c>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	4a0f      	ldr	r2, [pc, #60]	; (800701c <xTaskIncrementTick+0x16c>)
 8006fde:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006fe0:	4b0f      	ldr	r3, [pc, #60]	; (8007020 <xTaskIncrementTick+0x170>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d001      	beq.n	8006fec <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006fec:	697b      	ldr	r3, [r7, #20]
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3718      	adds	r7, #24
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	20000e40 	.word	0x20000e40
 8006ffc:	20000e1c 	.word	0x20000e1c
 8007000:	20000dd0 	.word	0x20000dd0
 8007004:	20000dd4 	.word	0x20000dd4
 8007008:	20000e30 	.word	0x20000e30
 800700c:	20000e38 	.word	0x20000e38
 8007010:	20000e20 	.word	0x20000e20
 8007014:	20000948 	.word	0x20000948
 8007018:	20000944 	.word	0x20000944
 800701c:	20000e28 	.word	0x20000e28
 8007020:	20000e2c 	.word	0x20000e2c

08007024 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800702a:	4b2a      	ldr	r3, [pc, #168]	; (80070d4 <vTaskSwitchContext+0xb0>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007032:	4b29      	ldr	r3, [pc, #164]	; (80070d8 <vTaskSwitchContext+0xb4>)
 8007034:	2201      	movs	r2, #1
 8007036:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007038:	e046      	b.n	80070c8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800703a:	4b27      	ldr	r3, [pc, #156]	; (80070d8 <vTaskSwitchContext+0xb4>)
 800703c:	2200      	movs	r2, #0
 800703e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007040:	4b26      	ldr	r3, [pc, #152]	; (80070dc <vTaskSwitchContext+0xb8>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	60fb      	str	r3, [r7, #12]
 8007046:	e010      	b.n	800706a <vTaskSwitchContext+0x46>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10a      	bne.n	8007064 <vTaskSwitchContext+0x40>
	__asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007052:	f383 8811 	msr	BASEPRI, r3
 8007056:	f3bf 8f6f 	isb	sy
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	607b      	str	r3, [r7, #4]
}
 8007060:	bf00      	nop
 8007062:	e7fe      	b.n	8007062 <vTaskSwitchContext+0x3e>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	3b01      	subs	r3, #1
 8007068:	60fb      	str	r3, [r7, #12]
 800706a:	491d      	ldr	r1, [pc, #116]	; (80070e0 <vTaskSwitchContext+0xbc>)
 800706c:	68fa      	ldr	r2, [r7, #12]
 800706e:	4613      	mov	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4413      	add	r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	440b      	add	r3, r1
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0e4      	beq.n	8007048 <vTaskSwitchContext+0x24>
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4a15      	ldr	r2, [pc, #84]	; (80070e0 <vTaskSwitchContext+0xbc>)
 800708a:	4413      	add	r3, r2
 800708c:	60bb      	str	r3, [r7, #8]
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	605a      	str	r2, [r3, #4]
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	685a      	ldr	r2, [r3, #4]
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	3308      	adds	r3, #8
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d104      	bne.n	80070ae <vTaskSwitchContext+0x8a>
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	605a      	str	r2, [r3, #4]
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	4a0b      	ldr	r2, [pc, #44]	; (80070e4 <vTaskSwitchContext+0xc0>)
 80070b6:	6013      	str	r3, [r2, #0]
 80070b8:	4a08      	ldr	r2, [pc, #32]	; (80070dc <vTaskSwitchContext+0xb8>)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070be:	4b09      	ldr	r3, [pc, #36]	; (80070e4 <vTaskSwitchContext+0xc0>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3354      	adds	r3, #84	; 0x54
 80070c4:	4a08      	ldr	r2, [pc, #32]	; (80070e8 <vTaskSwitchContext+0xc4>)
 80070c6:	6013      	str	r3, [r2, #0]
}
 80070c8:	bf00      	nop
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc80      	pop	{r7}
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	20000e40 	.word	0x20000e40
 80070d8:	20000e2c 	.word	0x20000e2c
 80070dc:	20000e20 	.word	0x20000e20
 80070e0:	20000948 	.word	0x20000948
 80070e4:	20000944 	.word	0x20000944
 80070e8:	20000074 	.word	0x20000074

080070ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10a      	bne.n	8007112 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	60fb      	str	r3, [r7, #12]
}
 800710e:	bf00      	nop
 8007110:	e7fe      	b.n	8007110 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007112:	4b07      	ldr	r3, [pc, #28]	; (8007130 <vTaskPlaceOnEventList+0x44>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3318      	adds	r3, #24
 8007118:	4619      	mov	r1, r3
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f7fe fcd2 	bl	8005ac4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007120:	2101      	movs	r1, #1
 8007122:	6838      	ldr	r0, [r7, #0]
 8007124:	f000 fa80 	bl	8007628 <prvAddCurrentTaskToDelayedList>
}
 8007128:	bf00      	nop
 800712a:	3710      	adds	r7, #16
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	20000944 	.word	0x20000944

08007134 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007134:	b580      	push	{r7, lr}
 8007136:	b086      	sub	sp, #24
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10a      	bne.n	800715c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	617b      	str	r3, [r7, #20]
}
 8007158:	bf00      	nop
 800715a:	e7fe      	b.n	800715a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800715c:	4b0a      	ldr	r3, [pc, #40]	; (8007188 <vTaskPlaceOnEventListRestricted+0x54>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3318      	adds	r3, #24
 8007162:	4619      	mov	r1, r3
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7fe fc8a 	bl	8005a7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d002      	beq.n	8007176 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007170:	f04f 33ff 	mov.w	r3, #4294967295
 8007174:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007176:	6879      	ldr	r1, [r7, #4]
 8007178:	68b8      	ldr	r0, [r7, #8]
 800717a:	f000 fa55 	bl	8007628 <prvAddCurrentTaskToDelayedList>
	}
 800717e:	bf00      	nop
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	20000944 	.word	0x20000944

0800718c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b086      	sub	sp, #24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10a      	bne.n	80071b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	60fb      	str	r3, [r7, #12]
}
 80071b4:	bf00      	nop
 80071b6:	e7fe      	b.n	80071b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3318      	adds	r3, #24
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe fcb9 	bl	8005b34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071c2:	4b1e      	ldr	r3, [pc, #120]	; (800723c <xTaskRemoveFromEventList+0xb0>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d11d      	bne.n	8007206 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	3304      	adds	r3, #4
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe fcb0 	bl	8005b34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d8:	4b19      	ldr	r3, [pc, #100]	; (8007240 <xTaskRemoveFromEventList+0xb4>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d903      	bls.n	80071e8 <xTaskRemoveFromEventList+0x5c>
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e4:	4a16      	ldr	r2, [pc, #88]	; (8007240 <xTaskRemoveFromEventList+0xb4>)
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ec:	4613      	mov	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4a13      	ldr	r2, [pc, #76]	; (8007244 <xTaskRemoveFromEventList+0xb8>)
 80071f6:	441a      	add	r2, r3
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	3304      	adds	r3, #4
 80071fc:	4619      	mov	r1, r3
 80071fe:	4610      	mov	r0, r2
 8007200:	f7fe fc3d 	bl	8005a7e <vListInsertEnd>
 8007204:	e005      	b.n	8007212 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	3318      	adds	r3, #24
 800720a:	4619      	mov	r1, r3
 800720c:	480e      	ldr	r0, [pc, #56]	; (8007248 <xTaskRemoveFromEventList+0xbc>)
 800720e:	f7fe fc36 	bl	8005a7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007216:	4b0d      	ldr	r3, [pc, #52]	; (800724c <xTaskRemoveFromEventList+0xc0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800721c:	429a      	cmp	r2, r3
 800721e:	d905      	bls.n	800722c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007220:	2301      	movs	r3, #1
 8007222:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007224:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <xTaskRemoveFromEventList+0xc4>)
 8007226:	2201      	movs	r2, #1
 8007228:	601a      	str	r2, [r3, #0]
 800722a:	e001      	b.n	8007230 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800722c:	2300      	movs	r3, #0
 800722e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007230:	697b      	ldr	r3, [r7, #20]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3718      	adds	r7, #24
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	20000e40 	.word	0x20000e40
 8007240:	20000e20 	.word	0x20000e20
 8007244:	20000948 	.word	0x20000948
 8007248:	20000dd8 	.word	0x20000dd8
 800724c:	20000944 	.word	0x20000944
 8007250:	20000e2c 	.word	0x20000e2c

08007254 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800725c:	4b06      	ldr	r3, [pc, #24]	; (8007278 <vTaskInternalSetTimeOutState+0x24>)
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007264:	4b05      	ldr	r3, [pc, #20]	; (800727c <vTaskInternalSetTimeOutState+0x28>)
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	605a      	str	r2, [r3, #4]
}
 800726c:	bf00      	nop
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	bc80      	pop	{r7}
 8007274:	4770      	bx	lr
 8007276:	bf00      	nop
 8007278:	20000e30 	.word	0x20000e30
 800727c:	20000e1c 	.word	0x20000e1c

08007280 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b088      	sub	sp, #32
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10a      	bne.n	80072a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007294:	f383 8811 	msr	BASEPRI, r3
 8007298:	f3bf 8f6f 	isb	sy
 800729c:	f3bf 8f4f 	dsb	sy
 80072a0:	613b      	str	r3, [r7, #16]
}
 80072a2:	bf00      	nop
 80072a4:	e7fe      	b.n	80072a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10a      	bne.n	80072c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	60fb      	str	r3, [r7, #12]
}
 80072be:	bf00      	nop
 80072c0:	e7fe      	b.n	80072c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80072c2:	f000 fe43 	bl	8007f4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80072c6:	4b1d      	ldr	r3, [pc, #116]	; (800733c <xTaskCheckForTimeOut+0xbc>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	69ba      	ldr	r2, [r7, #24]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072de:	d102      	bne.n	80072e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80072e0:	2300      	movs	r3, #0
 80072e2:	61fb      	str	r3, [r7, #28]
 80072e4:	e023      	b.n	800732e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	4b15      	ldr	r3, [pc, #84]	; (8007340 <xTaskCheckForTimeOut+0xc0>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d007      	beq.n	8007302 <xTaskCheckForTimeOut+0x82>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	69ba      	ldr	r2, [r7, #24]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d302      	bcc.n	8007302 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80072fc:	2301      	movs	r3, #1
 80072fe:	61fb      	str	r3, [r7, #28]
 8007300:	e015      	b.n	800732e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	429a      	cmp	r2, r3
 800730a:	d20b      	bcs.n	8007324 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	1ad2      	subs	r2, r2, r3
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f7ff ff9b 	bl	8007254 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800731e:	2300      	movs	r3, #0
 8007320:	61fb      	str	r3, [r7, #28]
 8007322:	e004      	b.n	800732e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	2200      	movs	r2, #0
 8007328:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800732a:	2301      	movs	r3, #1
 800732c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800732e:	f000 fe3d 	bl	8007fac <vPortExitCritical>

	return xReturn;
 8007332:	69fb      	ldr	r3, [r7, #28]
}
 8007334:	4618      	mov	r0, r3
 8007336:	3720      	adds	r7, #32
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	20000e1c 	.word	0x20000e1c
 8007340:	20000e30 	.word	0x20000e30

08007344 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007348:	4b03      	ldr	r3, [pc, #12]	; (8007358 <vTaskMissedYield+0x14>)
 800734a:	2201      	movs	r2, #1
 800734c:	601a      	str	r2, [r3, #0]
}
 800734e:	bf00      	nop
 8007350:	46bd      	mov	sp, r7
 8007352:	bc80      	pop	{r7}
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	20000e2c 	.word	0x20000e2c

0800735c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007364:	f000 f852 	bl	800740c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007368:	4b06      	ldr	r3, [pc, #24]	; (8007384 <prvIdleTask+0x28>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2b01      	cmp	r3, #1
 800736e:	d9f9      	bls.n	8007364 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007370:	4b05      	ldr	r3, [pc, #20]	; (8007388 <prvIdleTask+0x2c>)
 8007372:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007376:	601a      	str	r2, [r3, #0]
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007380:	e7f0      	b.n	8007364 <prvIdleTask+0x8>
 8007382:	bf00      	nop
 8007384:	20000948 	.word	0x20000948
 8007388:	e000ed04 	.word	0xe000ed04

0800738c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007392:	2300      	movs	r3, #0
 8007394:	607b      	str	r3, [r7, #4]
 8007396:	e00c      	b.n	80073b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	4613      	mov	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4413      	add	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4a12      	ldr	r2, [pc, #72]	; (80073ec <prvInitialiseTaskLists+0x60>)
 80073a4:	4413      	add	r3, r2
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe fb3e 	bl	8005a28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	3301      	adds	r3, #1
 80073b0:	607b      	str	r3, [r7, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b37      	cmp	r3, #55	; 0x37
 80073b6:	d9ef      	bls.n	8007398 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80073b8:	480d      	ldr	r0, [pc, #52]	; (80073f0 <prvInitialiseTaskLists+0x64>)
 80073ba:	f7fe fb35 	bl	8005a28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80073be:	480d      	ldr	r0, [pc, #52]	; (80073f4 <prvInitialiseTaskLists+0x68>)
 80073c0:	f7fe fb32 	bl	8005a28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80073c4:	480c      	ldr	r0, [pc, #48]	; (80073f8 <prvInitialiseTaskLists+0x6c>)
 80073c6:	f7fe fb2f 	bl	8005a28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80073ca:	480c      	ldr	r0, [pc, #48]	; (80073fc <prvInitialiseTaskLists+0x70>)
 80073cc:	f7fe fb2c 	bl	8005a28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80073d0:	480b      	ldr	r0, [pc, #44]	; (8007400 <prvInitialiseTaskLists+0x74>)
 80073d2:	f7fe fb29 	bl	8005a28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80073d6:	4b0b      	ldr	r3, [pc, #44]	; (8007404 <prvInitialiseTaskLists+0x78>)
 80073d8:	4a05      	ldr	r2, [pc, #20]	; (80073f0 <prvInitialiseTaskLists+0x64>)
 80073da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80073dc:	4b0a      	ldr	r3, [pc, #40]	; (8007408 <prvInitialiseTaskLists+0x7c>)
 80073de:	4a05      	ldr	r2, [pc, #20]	; (80073f4 <prvInitialiseTaskLists+0x68>)
 80073e0:	601a      	str	r2, [r3, #0]
}
 80073e2:	bf00      	nop
 80073e4:	3708      	adds	r7, #8
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	20000948 	.word	0x20000948
 80073f0:	20000da8 	.word	0x20000da8
 80073f4:	20000dbc 	.word	0x20000dbc
 80073f8:	20000dd8 	.word	0x20000dd8
 80073fc:	20000dec 	.word	0x20000dec
 8007400:	20000e04 	.word	0x20000e04
 8007404:	20000dd0 	.word	0x20000dd0
 8007408:	20000dd4 	.word	0x20000dd4

0800740c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007412:	e019      	b.n	8007448 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007414:	f000 fd9a 	bl	8007f4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007418:	4b10      	ldr	r3, [pc, #64]	; (800745c <prvCheckTasksWaitingTermination+0x50>)
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	3304      	adds	r3, #4
 8007424:	4618      	mov	r0, r3
 8007426:	f7fe fb85 	bl	8005b34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800742a:	4b0d      	ldr	r3, [pc, #52]	; (8007460 <prvCheckTasksWaitingTermination+0x54>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3b01      	subs	r3, #1
 8007430:	4a0b      	ldr	r2, [pc, #44]	; (8007460 <prvCheckTasksWaitingTermination+0x54>)
 8007432:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007434:	4b0b      	ldr	r3, [pc, #44]	; (8007464 <prvCheckTasksWaitingTermination+0x58>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3b01      	subs	r3, #1
 800743a:	4a0a      	ldr	r2, [pc, #40]	; (8007464 <prvCheckTasksWaitingTermination+0x58>)
 800743c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800743e:	f000 fdb5 	bl	8007fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 f810 	bl	8007468 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007448:	4b06      	ldr	r3, [pc, #24]	; (8007464 <prvCheckTasksWaitingTermination+0x58>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1e1      	bne.n	8007414 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007450:	bf00      	nop
 8007452:	bf00      	nop
 8007454:	3708      	adds	r7, #8
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	20000dec 	.word	0x20000dec
 8007460:	20000e18 	.word	0x20000e18
 8007464:	20000e00 	.word	0x20000e00

08007468 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	3354      	adds	r3, #84	; 0x54
 8007474:	4618      	mov	r0, r3
 8007476:	f004 fad9 	bl	800ba2c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007480:	2b00      	cmp	r3, #0
 8007482:	d108      	bne.n	8007496 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007488:	4618      	mov	r0, r3
 800748a:	f000 ff23 	bl	80082d4 <vPortFree>
				vPortFree( pxTCB );
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 ff20 	bl	80082d4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007494:	e018      	b.n	80074c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800749c:	2b01      	cmp	r3, #1
 800749e:	d103      	bne.n	80074a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 ff17 	bl	80082d4 <vPortFree>
	}
 80074a6:	e00f      	b.n	80074c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d00a      	beq.n	80074c8 <prvDeleteTCB+0x60>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	60fb      	str	r3, [r7, #12]
}
 80074c4:	bf00      	nop
 80074c6:	e7fe      	b.n	80074c6 <prvDeleteTCB+0x5e>
	}
 80074c8:	bf00      	nop
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074d6:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <prvResetNextTaskUnblockTime+0x38>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d104      	bne.n	80074ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80074e0:	4b0a      	ldr	r3, [pc, #40]	; (800750c <prvResetNextTaskUnblockTime+0x3c>)
 80074e2:	f04f 32ff 	mov.w	r2, #4294967295
 80074e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80074e8:	e008      	b.n	80074fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074ea:	4b07      	ldr	r3, [pc, #28]	; (8007508 <prvResetNextTaskUnblockTime+0x38>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	4a04      	ldr	r2, [pc, #16]	; (800750c <prvResetNextTaskUnblockTime+0x3c>)
 80074fa:	6013      	str	r3, [r2, #0]
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	20000dd0 	.word	0x20000dd0
 800750c:	20000e38 	.word	0x20000e38

08007510 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007516:	4b0b      	ldr	r3, [pc, #44]	; (8007544 <xTaskGetSchedulerState+0x34>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800751e:	2301      	movs	r3, #1
 8007520:	607b      	str	r3, [r7, #4]
 8007522:	e008      	b.n	8007536 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007524:	4b08      	ldr	r3, [pc, #32]	; (8007548 <xTaskGetSchedulerState+0x38>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d102      	bne.n	8007532 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800752c:	2302      	movs	r3, #2
 800752e:	607b      	str	r3, [r7, #4]
 8007530:	e001      	b.n	8007536 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007532:	2300      	movs	r3, #0
 8007534:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007536:	687b      	ldr	r3, [r7, #4]
	}
 8007538:	4618      	mov	r0, r3
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	bc80      	pop	{r7}
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	20000e24 	.word	0x20000e24
 8007548:	20000e40 	.word	0x20000e40

0800754c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007558:	2300      	movs	r3, #0
 800755a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d056      	beq.n	8007610 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007562:	4b2e      	ldr	r3, [pc, #184]	; (800761c <xTaskPriorityDisinherit+0xd0>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	429a      	cmp	r2, r3
 800756a:	d00a      	beq.n	8007582 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	60fb      	str	r3, [r7, #12]
}
 800757e:	bf00      	nop
 8007580:	e7fe      	b.n	8007580 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10a      	bne.n	80075a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800758a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758e:	f383 8811 	msr	BASEPRI, r3
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	60bb      	str	r3, [r7, #8]
}
 800759c:	bf00      	nop
 800759e:	e7fe      	b.n	800759e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a4:	1e5a      	subs	r2, r3, #1
 80075a6:	693b      	ldr	r3, [r7, #16]
 80075a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d02c      	beq.n	8007610 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d128      	bne.n	8007610 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	3304      	adds	r3, #4
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fe fab6 	bl	8005b34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e0:	4b0f      	ldr	r3, [pc, #60]	; (8007620 <xTaskPriorityDisinherit+0xd4>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d903      	bls.n	80075f0 <xTaskPriorityDisinherit+0xa4>
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ec:	4a0c      	ldr	r2, [pc, #48]	; (8007620 <xTaskPriorityDisinherit+0xd4>)
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f4:	4613      	mov	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	4413      	add	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4a09      	ldr	r2, [pc, #36]	; (8007624 <xTaskPriorityDisinherit+0xd8>)
 80075fe:	441a      	add	r2, r3
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	3304      	adds	r3, #4
 8007604:	4619      	mov	r1, r3
 8007606:	4610      	mov	r0, r2
 8007608:	f7fe fa39 	bl	8005a7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800760c:	2301      	movs	r3, #1
 800760e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007610:	697b      	ldr	r3, [r7, #20]
	}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	20000944 	.word	0x20000944
 8007620:	20000e20 	.word	0x20000e20
 8007624:	20000948 	.word	0x20000948

08007628 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007632:	4b21      	ldr	r3, [pc, #132]	; (80076b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007638:	4b20      	ldr	r3, [pc, #128]	; (80076bc <prvAddCurrentTaskToDelayedList+0x94>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3304      	adds	r3, #4
 800763e:	4618      	mov	r0, r3
 8007640:	f7fe fa78 	bl	8005b34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800764a:	d10a      	bne.n	8007662 <prvAddCurrentTaskToDelayedList+0x3a>
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007652:	4b1a      	ldr	r3, [pc, #104]	; (80076bc <prvAddCurrentTaskToDelayedList+0x94>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3304      	adds	r3, #4
 8007658:	4619      	mov	r1, r3
 800765a:	4819      	ldr	r0, [pc, #100]	; (80076c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800765c:	f7fe fa0f 	bl	8005a7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007660:	e026      	b.n	80076b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007662:	68fa      	ldr	r2, [r7, #12]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4413      	add	r3, r2
 8007668:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800766a:	4b14      	ldr	r3, [pc, #80]	; (80076bc <prvAddCurrentTaskToDelayedList+0x94>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007672:	68ba      	ldr	r2, [r7, #8]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	429a      	cmp	r2, r3
 8007678:	d209      	bcs.n	800768e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800767a:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	4b0f      	ldr	r3, [pc, #60]	; (80076bc <prvAddCurrentTaskToDelayedList+0x94>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	3304      	adds	r3, #4
 8007684:	4619      	mov	r1, r3
 8007686:	4610      	mov	r0, r2
 8007688:	f7fe fa1c 	bl	8005ac4 <vListInsert>
}
 800768c:	e010      	b.n	80076b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800768e:	4b0e      	ldr	r3, [pc, #56]	; (80076c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	4b0a      	ldr	r3, [pc, #40]	; (80076bc <prvAddCurrentTaskToDelayedList+0x94>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3304      	adds	r3, #4
 8007698:	4619      	mov	r1, r3
 800769a:	4610      	mov	r0, r2
 800769c:	f7fe fa12 	bl	8005ac4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80076a0:	4b0a      	ldr	r3, [pc, #40]	; (80076cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d202      	bcs.n	80076b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80076aa:	4a08      	ldr	r2, [pc, #32]	; (80076cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	6013      	str	r3, [r2, #0]
}
 80076b0:	bf00      	nop
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	20000e1c 	.word	0x20000e1c
 80076bc:	20000944 	.word	0x20000944
 80076c0:	20000e04 	.word	0x20000e04
 80076c4:	20000dd4 	.word	0x20000dd4
 80076c8:	20000dd0 	.word	0x20000dd0
 80076cc:	20000e38 	.word	0x20000e38

080076d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b08a      	sub	sp, #40	; 0x28
 80076d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80076d6:	2300      	movs	r3, #0
 80076d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80076da:	f000 fb05 	bl	8007ce8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80076de:	4b1c      	ldr	r3, [pc, #112]	; (8007750 <xTimerCreateTimerTask+0x80>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d021      	beq.n	800772a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80076ea:	2300      	movs	r3, #0
 80076ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80076ee:	1d3a      	adds	r2, r7, #4
 80076f0:	f107 0108 	add.w	r1, r7, #8
 80076f4:	f107 030c 	add.w	r3, r7, #12
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7fe f97b 	bl	80059f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80076fe:	6879      	ldr	r1, [r7, #4]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	68fa      	ldr	r2, [r7, #12]
 8007704:	9202      	str	r2, [sp, #8]
 8007706:	9301      	str	r3, [sp, #4]
 8007708:	2302      	movs	r3, #2
 800770a:	9300      	str	r3, [sp, #0]
 800770c:	2300      	movs	r3, #0
 800770e:	460a      	mov	r2, r1
 8007710:	4910      	ldr	r1, [pc, #64]	; (8007754 <xTimerCreateTimerTask+0x84>)
 8007712:	4811      	ldr	r0, [pc, #68]	; (8007758 <xTimerCreateTimerTask+0x88>)
 8007714:	f7fe ffde 	bl	80066d4 <xTaskCreateStatic>
 8007718:	4603      	mov	r3, r0
 800771a:	4a10      	ldr	r2, [pc, #64]	; (800775c <xTimerCreateTimerTask+0x8c>)
 800771c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800771e:	4b0f      	ldr	r3, [pc, #60]	; (800775c <xTimerCreateTimerTask+0x8c>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d001      	beq.n	800772a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007726:	2301      	movs	r3, #1
 8007728:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d10a      	bne.n	8007746 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	613b      	str	r3, [r7, #16]
}
 8007742:	bf00      	nop
 8007744:	e7fe      	b.n	8007744 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007746:	697b      	ldr	r3, [r7, #20]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3718      	adds	r7, #24
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	20000e74 	.word	0x20000e74
 8007754:	0800bc98 	.word	0x0800bc98
 8007758:	08007895 	.word	0x08007895
 800775c:	20000e78 	.word	0x20000e78

08007760 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08a      	sub	sp, #40	; 0x28
 8007764:	af00      	add	r7, sp, #0
 8007766:	60f8      	str	r0, [r7, #12]
 8007768:	60b9      	str	r1, [r7, #8]
 800776a:	607a      	str	r2, [r7, #4]
 800776c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800776e:	2300      	movs	r3, #0
 8007770:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d10a      	bne.n	800778e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777c:	f383 8811 	msr	BASEPRI, r3
 8007780:	f3bf 8f6f 	isb	sy
 8007784:	f3bf 8f4f 	dsb	sy
 8007788:	623b      	str	r3, [r7, #32]
}
 800778a:	bf00      	nop
 800778c:	e7fe      	b.n	800778c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800778e:	4b1a      	ldr	r3, [pc, #104]	; (80077f8 <xTimerGenericCommand+0x98>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d02a      	beq.n	80077ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	2b05      	cmp	r3, #5
 80077a6:	dc18      	bgt.n	80077da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80077a8:	f7ff feb2 	bl	8007510 <xTaskGetSchedulerState>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d109      	bne.n	80077c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80077b2:	4b11      	ldr	r3, [pc, #68]	; (80077f8 <xTimerGenericCommand+0x98>)
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	f107 0110 	add.w	r1, r7, #16
 80077ba:	2300      	movs	r3, #0
 80077bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077be:	f7fe fb27 	bl	8005e10 <xQueueGenericSend>
 80077c2:	6278      	str	r0, [r7, #36]	; 0x24
 80077c4:	e012      	b.n	80077ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80077c6:	4b0c      	ldr	r3, [pc, #48]	; (80077f8 <xTimerGenericCommand+0x98>)
 80077c8:	6818      	ldr	r0, [r3, #0]
 80077ca:	f107 0110 	add.w	r1, r7, #16
 80077ce:	2300      	movs	r3, #0
 80077d0:	2200      	movs	r2, #0
 80077d2:	f7fe fb1d 	bl	8005e10 <xQueueGenericSend>
 80077d6:	6278      	str	r0, [r7, #36]	; 0x24
 80077d8:	e008      	b.n	80077ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80077da:	4b07      	ldr	r3, [pc, #28]	; (80077f8 <xTimerGenericCommand+0x98>)
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	f107 0110 	add.w	r1, r7, #16
 80077e2:	2300      	movs	r3, #0
 80077e4:	683a      	ldr	r2, [r7, #0]
 80077e6:	f7fe fc11 	bl	800600c <xQueueGenericSendFromISR>
 80077ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80077ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3728      	adds	r7, #40	; 0x28
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	20000e74 	.word	0x20000e74

080077fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b088      	sub	sp, #32
 8007800:	af02      	add	r7, sp, #8
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007806:	4b22      	ldr	r3, [pc, #136]	; (8007890 <prvProcessExpiredTimer+0x94>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	3304      	adds	r3, #4
 8007814:	4618      	mov	r0, r3
 8007816:	f7fe f98d 	bl	8005b34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007820:	f003 0304 	and.w	r3, r3, #4
 8007824:	2b00      	cmp	r3, #0
 8007826:	d022      	beq.n	800786e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	699a      	ldr	r2, [r3, #24]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	18d1      	adds	r1, r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	6978      	ldr	r0, [r7, #20]
 8007836:	f000 f8cf 	bl	80079d8 <prvInsertTimerInActiveList>
 800783a:	4603      	mov	r3, r0
 800783c:	2b00      	cmp	r3, #0
 800783e:	d01f      	beq.n	8007880 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007840:	2300      	movs	r3, #0
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	2300      	movs	r3, #0
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	2100      	movs	r1, #0
 800784a:	6978      	ldr	r0, [r7, #20]
 800784c:	f7ff ff88 	bl	8007760 <xTimerGenericCommand>
 8007850:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d113      	bne.n	8007880 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785c:	f383 8811 	msr	BASEPRI, r3
 8007860:	f3bf 8f6f 	isb	sy
 8007864:	f3bf 8f4f 	dsb	sy
 8007868:	60fb      	str	r3, [r7, #12]
}
 800786a:	bf00      	nop
 800786c:	e7fe      	b.n	800786c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007874:	f023 0301 	bic.w	r3, r3, #1
 8007878:	b2da      	uxtb	r2, r3
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	6978      	ldr	r0, [r7, #20]
 8007886:	4798      	blx	r3
}
 8007888:	bf00      	nop
 800788a:	3718      	adds	r7, #24
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20000e6c 	.word	0x20000e6c

08007894 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800789c:	f107 0308 	add.w	r3, r7, #8
 80078a0:	4618      	mov	r0, r3
 80078a2:	f000 f857 	bl	8007954 <prvGetNextExpireTime>
 80078a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	4619      	mov	r1, r3
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f000 f803 	bl	80078b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80078b2:	f000 f8d3 	bl	8007a5c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80078b6:	e7f1      	b.n	800789c <prvTimerTask+0x8>

080078b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80078c2:	f7ff fa3b 	bl	8006d3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078c6:	f107 0308 	add.w	r3, r7, #8
 80078ca:	4618      	mov	r0, r3
 80078cc:	f000 f864 	bl	8007998 <prvSampleTimeNow>
 80078d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d130      	bne.n	800793a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10a      	bne.n	80078f4 <prvProcessTimerOrBlockTask+0x3c>
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d806      	bhi.n	80078f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80078e6:	f7ff fa37 	bl	8006d58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80078ea:	68f9      	ldr	r1, [r7, #12]
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f7ff ff85 	bl	80077fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80078f2:	e024      	b.n	800793e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d008      	beq.n	800790c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078fa:	4b13      	ldr	r3, [pc, #76]	; (8007948 <prvProcessTimerOrBlockTask+0x90>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <prvProcessTimerOrBlockTask+0x50>
 8007904:	2301      	movs	r3, #1
 8007906:	e000      	b.n	800790a <prvProcessTimerOrBlockTask+0x52>
 8007908:	2300      	movs	r3, #0
 800790a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800790c:	4b0f      	ldr	r3, [pc, #60]	; (800794c <prvProcessTimerOrBlockTask+0x94>)
 800790e:	6818      	ldr	r0, [r3, #0]
 8007910:	687a      	ldr	r2, [r7, #4]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4619      	mov	r1, r3
 800791a:	f7fe fea7 	bl	800666c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800791e:	f7ff fa1b 	bl	8006d58 <xTaskResumeAll>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10a      	bne.n	800793e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007928:	4b09      	ldr	r3, [pc, #36]	; (8007950 <prvProcessTimerOrBlockTask+0x98>)
 800792a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800792e:	601a      	str	r2, [r3, #0]
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	f3bf 8f6f 	isb	sy
}
 8007938:	e001      	b.n	800793e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800793a:	f7ff fa0d 	bl	8006d58 <xTaskResumeAll>
}
 800793e:	bf00      	nop
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	20000e70 	.word	0x20000e70
 800794c:	20000e74 	.word	0x20000e74
 8007950:	e000ed04 	.word	0xe000ed04

08007954 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800795c:	4b0d      	ldr	r3, [pc, #52]	; (8007994 <prvGetNextExpireTime+0x40>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <prvGetNextExpireTime+0x16>
 8007966:	2201      	movs	r2, #1
 8007968:	e000      	b.n	800796c <prvGetNextExpireTime+0x18>
 800796a:	2200      	movs	r2, #0
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d105      	bne.n	8007984 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007978:	4b06      	ldr	r3, [pc, #24]	; (8007994 <prvGetNextExpireTime+0x40>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	60fb      	str	r3, [r7, #12]
 8007982:	e001      	b.n	8007988 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007984:	2300      	movs	r3, #0
 8007986:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007988:	68fb      	ldr	r3, [r7, #12]
}
 800798a:	4618      	mov	r0, r3
 800798c:	3714      	adds	r7, #20
 800798e:	46bd      	mov	sp, r7
 8007990:	bc80      	pop	{r7}
 8007992:	4770      	bx	lr
 8007994:	20000e6c 	.word	0x20000e6c

08007998 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80079a0:	f7ff fa78 	bl	8006e94 <xTaskGetTickCount>
 80079a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80079a6:	4b0b      	ldr	r3, [pc, #44]	; (80079d4 <prvSampleTimeNow+0x3c>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d205      	bcs.n	80079bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80079b0:	f000 f936 	bl	8007c20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2201      	movs	r2, #1
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	e002      	b.n	80079c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2200      	movs	r2, #0
 80079c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80079c2:	4a04      	ldr	r2, [pc, #16]	; (80079d4 <prvSampleTimeNow+0x3c>)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80079c8:	68fb      	ldr	r3, [r7, #12]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	20000e7c 	.word	0x20000e7c

080079d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b086      	sub	sp, #24
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
 80079e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d812      	bhi.n	8007a24 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	1ad2      	subs	r2, r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d302      	bcc.n	8007a12 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	617b      	str	r3, [r7, #20]
 8007a10:	e01b      	b.n	8007a4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007a12:	4b10      	ldr	r3, [pc, #64]	; (8007a54 <prvInsertTimerInActiveList+0x7c>)
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3304      	adds	r3, #4
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	4610      	mov	r0, r2
 8007a1e:	f7fe f851 	bl	8005ac4 <vListInsert>
 8007a22:	e012      	b.n	8007a4a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007a24:	687a      	ldr	r2, [r7, #4]
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d206      	bcs.n	8007a3a <prvInsertTimerInActiveList+0x62>
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d302      	bcc.n	8007a3a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a34:	2301      	movs	r3, #1
 8007a36:	617b      	str	r3, [r7, #20]
 8007a38:	e007      	b.n	8007a4a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a3a:	4b07      	ldr	r3, [pc, #28]	; (8007a58 <prvInsertTimerInActiveList+0x80>)
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	3304      	adds	r3, #4
 8007a42:	4619      	mov	r1, r3
 8007a44:	4610      	mov	r0, r2
 8007a46:	f7fe f83d 	bl	8005ac4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007a4a:	697b      	ldr	r3, [r7, #20]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3718      	adds	r7, #24
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	20000e70 	.word	0x20000e70
 8007a58:	20000e6c 	.word	0x20000e6c

08007a5c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b08e      	sub	sp, #56	; 0x38
 8007a60:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a62:	e0ca      	b.n	8007bfa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	da18      	bge.n	8007a9c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007a6a:	1d3b      	adds	r3, r7, #4
 8007a6c:	3304      	adds	r3, #4
 8007a6e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10a      	bne.n	8007a8c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a7a:	f383 8811 	msr	BASEPRI, r3
 8007a7e:	f3bf 8f6f 	isb	sy
 8007a82:	f3bf 8f4f 	dsb	sy
 8007a86:	61fb      	str	r3, [r7, #28]
}
 8007a88:	bf00      	nop
 8007a8a:	e7fe      	b.n	8007a8a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a92:	6850      	ldr	r0, [r2, #4]
 8007a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a96:	6892      	ldr	r2, [r2, #8]
 8007a98:	4611      	mov	r1, r2
 8007a9a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	f2c0 80aa 	blt.w	8007bf8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d004      	beq.n	8007aba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab2:	3304      	adds	r3, #4
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7fe f83d 	bl	8005b34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007aba:	463b      	mov	r3, r7
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7ff ff6b 	bl	8007998 <prvSampleTimeNow>
 8007ac2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b09      	cmp	r3, #9
 8007ac8:	f200 8097 	bhi.w	8007bfa <prvProcessReceivedCommands+0x19e>
 8007acc:	a201      	add	r2, pc, #4	; (adr r2, 8007ad4 <prvProcessReceivedCommands+0x78>)
 8007ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad2:	bf00      	nop
 8007ad4:	08007afd 	.word	0x08007afd
 8007ad8:	08007afd 	.word	0x08007afd
 8007adc:	08007afd 	.word	0x08007afd
 8007ae0:	08007b71 	.word	0x08007b71
 8007ae4:	08007b85 	.word	0x08007b85
 8007ae8:	08007bcf 	.word	0x08007bcf
 8007aec:	08007afd 	.word	0x08007afd
 8007af0:	08007afd 	.word	0x08007afd
 8007af4:	08007b71 	.word	0x08007b71
 8007af8:	08007b85 	.word	0x08007b85
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007afe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b02:	f043 0301 	orr.w	r3, r3, #1
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b12:	699b      	ldr	r3, [r3, #24]
 8007b14:	18d1      	adds	r1, r2, r3
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b1c:	f7ff ff5c 	bl	80079d8 <prvInsertTimerInActiveList>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d069      	beq.n	8007bfa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d05e      	beq.n	8007bfa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b40:	699b      	ldr	r3, [r3, #24]
 8007b42:	441a      	add	r2, r3
 8007b44:	2300      	movs	r3, #0
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b4e:	f7ff fe07 	bl	8007760 <xTimerGenericCommand>
 8007b52:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007b54:	6a3b      	ldr	r3, [r7, #32]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d14f      	bne.n	8007bfa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	61bb      	str	r3, [r7, #24]
}
 8007b6c:	bf00      	nop
 8007b6e:	e7fe      	b.n	8007b6e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b76:	f023 0301 	bic.w	r3, r3, #1
 8007b7a:	b2da      	uxtb	r2, r3
 8007b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007b82:	e03a      	b.n	8007bfa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b8a:	f043 0301 	orr.w	r3, r3, #1
 8007b8e:	b2da      	uxtb	r2, r3
 8007b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b96:	68ba      	ldr	r2, [r7, #8]
 8007b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9e:	699b      	ldr	r3, [r3, #24]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10a      	bne.n	8007bba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	617b      	str	r3, [r7, #20]
}
 8007bb6:	bf00      	nop
 8007bb8:	e7fe      	b.n	8007bb8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bbc:	699a      	ldr	r2, [r3, #24]
 8007bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc0:	18d1      	adds	r1, r2, r3
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bc8:	f7ff ff06 	bl	80079d8 <prvInsertTimerInActiveList>
					break;
 8007bcc:	e015      	b.n	8007bfa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bd4:	f003 0302 	and.w	r3, r3, #2
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d103      	bne.n	8007be4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007bdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bde:	f000 fb79 	bl	80082d4 <vPortFree>
 8007be2:	e00a      	b.n	8007bfa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bea:	f023 0301 	bic.w	r3, r3, #1
 8007bee:	b2da      	uxtb	r2, r3
 8007bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007bf6:	e000      	b.n	8007bfa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007bf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007bfa:	4b08      	ldr	r3, [pc, #32]	; (8007c1c <prvProcessReceivedCommands+0x1c0>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	1d39      	adds	r1, r7, #4
 8007c00:	2200      	movs	r2, #0
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe fa9a 	bl	800613c <xQueueReceive>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f47f af2a 	bne.w	8007a64 <prvProcessReceivedCommands+0x8>
	}
}
 8007c10:	bf00      	nop
 8007c12:	bf00      	nop
 8007c14:	3730      	adds	r7, #48	; 0x30
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	20000e74 	.word	0x20000e74

08007c20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b088      	sub	sp, #32
 8007c24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c26:	e048      	b.n	8007cba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c28:	4b2d      	ldr	r3, [pc, #180]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c32:	4b2b      	ldr	r3, [pc, #172]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	3304      	adds	r3, #4
 8007c40:	4618      	mov	r0, r3
 8007c42:	f7fd ff77 	bl	8005b34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c54:	f003 0304 	and.w	r3, r3, #4
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d02e      	beq.n	8007cba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	4413      	add	r3, r2
 8007c64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d90e      	bls.n	8007c8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c7a:	4b19      	ldr	r3, [pc, #100]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	3304      	adds	r3, #4
 8007c82:	4619      	mov	r1, r3
 8007c84:	4610      	mov	r0, r2
 8007c86:	f7fd ff1d 	bl	8005ac4 <vListInsert>
 8007c8a:	e016      	b.n	8007cba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	2300      	movs	r3, #0
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	2100      	movs	r1, #0
 8007c96:	68f8      	ldr	r0, [r7, #12]
 8007c98:	f7ff fd62 	bl	8007760 <xTimerGenericCommand>
 8007c9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d10a      	bne.n	8007cba <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca8:	f383 8811 	msr	BASEPRI, r3
 8007cac:	f3bf 8f6f 	isb	sy
 8007cb0:	f3bf 8f4f 	dsb	sy
 8007cb4:	603b      	str	r3, [r7, #0]
}
 8007cb6:	bf00      	nop
 8007cb8:	e7fe      	b.n	8007cb8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cba:	4b09      	ldr	r3, [pc, #36]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d1b1      	bne.n	8007c28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007cc4:	4b06      	ldr	r3, [pc, #24]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007cca:	4b06      	ldr	r3, [pc, #24]	; (8007ce4 <prvSwitchTimerLists+0xc4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a04      	ldr	r2, [pc, #16]	; (8007ce0 <prvSwitchTimerLists+0xc0>)
 8007cd0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007cd2:	4a04      	ldr	r2, [pc, #16]	; (8007ce4 <prvSwitchTimerLists+0xc4>)
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	6013      	str	r3, [r2, #0]
}
 8007cd8:	bf00      	nop
 8007cda:	3718      	adds	r7, #24
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	20000e6c 	.word	0x20000e6c
 8007ce4:	20000e70 	.word	0x20000e70

08007ce8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007cee:	f000 f92d 	bl	8007f4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007cf2:	4b15      	ldr	r3, [pc, #84]	; (8007d48 <prvCheckForValidListAndQueue+0x60>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d120      	bne.n	8007d3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007cfa:	4814      	ldr	r0, [pc, #80]	; (8007d4c <prvCheckForValidListAndQueue+0x64>)
 8007cfc:	f7fd fe94 	bl	8005a28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007d00:	4813      	ldr	r0, [pc, #76]	; (8007d50 <prvCheckForValidListAndQueue+0x68>)
 8007d02:	f7fd fe91 	bl	8005a28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007d06:	4b13      	ldr	r3, [pc, #76]	; (8007d54 <prvCheckForValidListAndQueue+0x6c>)
 8007d08:	4a10      	ldr	r2, [pc, #64]	; (8007d4c <prvCheckForValidListAndQueue+0x64>)
 8007d0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007d0c:	4b12      	ldr	r3, [pc, #72]	; (8007d58 <prvCheckForValidListAndQueue+0x70>)
 8007d0e:	4a10      	ldr	r2, [pc, #64]	; (8007d50 <prvCheckForValidListAndQueue+0x68>)
 8007d10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007d12:	2300      	movs	r3, #0
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	4b11      	ldr	r3, [pc, #68]	; (8007d5c <prvCheckForValidListAndQueue+0x74>)
 8007d18:	4a11      	ldr	r2, [pc, #68]	; (8007d60 <prvCheckForValidListAndQueue+0x78>)
 8007d1a:	2110      	movs	r1, #16
 8007d1c:	200a      	movs	r0, #10
 8007d1e:	f7fd ff9b 	bl	8005c58 <xQueueGenericCreateStatic>
 8007d22:	4603      	mov	r3, r0
 8007d24:	4a08      	ldr	r2, [pc, #32]	; (8007d48 <prvCheckForValidListAndQueue+0x60>)
 8007d26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d28:	4b07      	ldr	r3, [pc, #28]	; (8007d48 <prvCheckForValidListAndQueue+0x60>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d005      	beq.n	8007d3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d30:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <prvCheckForValidListAndQueue+0x60>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	490b      	ldr	r1, [pc, #44]	; (8007d64 <prvCheckForValidListAndQueue+0x7c>)
 8007d36:	4618      	mov	r0, r3
 8007d38:	f7fe fc70 	bl	800661c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d3c:	f000 f936 	bl	8007fac <vPortExitCritical>
}
 8007d40:	bf00      	nop
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	20000e74 	.word	0x20000e74
 8007d4c:	20000e44 	.word	0x20000e44
 8007d50:	20000e58 	.word	0x20000e58
 8007d54:	20000e6c 	.word	0x20000e6c
 8007d58:	20000e70 	.word	0x20000e70
 8007d5c:	20000f20 	.word	0x20000f20
 8007d60:	20000e80 	.word	0x20000e80
 8007d64:	0800bca0 	.word	0x0800bca0

08007d68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	3b04      	subs	r3, #4
 8007d78:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	3b04      	subs	r3, #4
 8007d86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f023 0201 	bic.w	r2, r3, #1
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	3b04      	subs	r3, #4
 8007d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d98:	4a08      	ldr	r2, [pc, #32]	; (8007dbc <pxPortInitialiseStack+0x54>)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	3b14      	subs	r3, #20
 8007da2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	3b20      	subs	r3, #32
 8007dae:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007db0:	68fb      	ldr	r3, [r7, #12]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3714      	adds	r7, #20
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bc80      	pop	{r7}
 8007dba:	4770      	bx	lr
 8007dbc:	08007dc1 	.word	0x08007dc1

08007dc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007dca:	4b12      	ldr	r3, [pc, #72]	; (8007e14 <prvTaskExitError+0x54>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd2:	d00a      	beq.n	8007dea <prvTaskExitError+0x2a>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd8:	f383 8811 	msr	BASEPRI, r3
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	f3bf 8f4f 	dsb	sy
 8007de4:	60fb      	str	r3, [r7, #12]
}
 8007de6:	bf00      	nop
 8007de8:	e7fe      	b.n	8007de8 <prvTaskExitError+0x28>
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	60bb      	str	r3, [r7, #8]
}
 8007dfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007dfe:	bf00      	nop
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d0fc      	beq.n	8007e00 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007e06:	bf00      	nop
 8007e08:	bf00      	nop
 8007e0a:	3714      	adds	r7, #20
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bc80      	pop	{r7}
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000048 	.word	0x20000048
	...

08007e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e20:	4b07      	ldr	r3, [pc, #28]	; (8007e40 <pxCurrentTCBConst2>)
 8007e22:	6819      	ldr	r1, [r3, #0]
 8007e24:	6808      	ldr	r0, [r1, #0]
 8007e26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e2a:	f380 8809 	msr	PSP, r0
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f04f 0000 	mov.w	r0, #0
 8007e36:	f380 8811 	msr	BASEPRI, r0
 8007e3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007e3e:	4770      	bx	lr

08007e40 <pxCurrentTCBConst2>:
 8007e40:	20000944 	.word	0x20000944
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop

08007e48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007e48:	4806      	ldr	r0, [pc, #24]	; (8007e64 <prvPortStartFirstTask+0x1c>)
 8007e4a:	6800      	ldr	r0, [r0, #0]
 8007e4c:	6800      	ldr	r0, [r0, #0]
 8007e4e:	f380 8808 	msr	MSP, r0
 8007e52:	b662      	cpsie	i
 8007e54:	b661      	cpsie	f
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	df00      	svc	0
 8007e60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e62:	bf00      	nop
 8007e64:	e000ed08 	.word	0xe000ed08

08007e68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e6e:	4b32      	ldr	r3, [pc, #200]	; (8007f38 <xPortStartScheduler+0xd0>)
 8007e70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	22ff      	movs	r2, #255	; 0xff
 8007e7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e88:	78fb      	ldrb	r3, [r7, #3]
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	4b2a      	ldr	r3, [pc, #168]	; (8007f3c <xPortStartScheduler+0xd4>)
 8007e94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e96:	4b2a      	ldr	r3, [pc, #168]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007e98:	2207      	movs	r2, #7
 8007e9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e9c:	e009      	b.n	8007eb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007e9e:	4b28      	ldr	r3, [pc, #160]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	4a26      	ldr	r2, [pc, #152]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ea6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ea8:	78fb      	ldrb	r3, [r7, #3]
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	005b      	lsls	r3, r3, #1
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eb2:	78fb      	ldrb	r3, [r7, #3]
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eba:	2b80      	cmp	r3, #128	; 0x80
 8007ebc:	d0ef      	beq.n	8007e9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007ebe:	4b20      	ldr	r3, [pc, #128]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f1c3 0307 	rsb	r3, r3, #7
 8007ec6:	2b04      	cmp	r3, #4
 8007ec8:	d00a      	beq.n	8007ee0 <xPortStartScheduler+0x78>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	60bb      	str	r3, [r7, #8]
}
 8007edc:	bf00      	nop
 8007ede:	e7fe      	b.n	8007ede <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ee0:	4b17      	ldr	r3, [pc, #92]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	021b      	lsls	r3, r3, #8
 8007ee6:	4a16      	ldr	r2, [pc, #88]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ee8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007eea:	4b15      	ldr	r3, [pc, #84]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007ef2:	4a13      	ldr	r2, [pc, #76]	; (8007f40 <xPortStartScheduler+0xd8>)
 8007ef4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	b2da      	uxtb	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007efe:	4b11      	ldr	r3, [pc, #68]	; (8007f44 <xPortStartScheduler+0xdc>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a10      	ldr	r2, [pc, #64]	; (8007f44 <xPortStartScheduler+0xdc>)
 8007f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007f08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f0a:	4b0e      	ldr	r3, [pc, #56]	; (8007f44 <xPortStartScheduler+0xdc>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a0d      	ldr	r2, [pc, #52]	; (8007f44 <xPortStartScheduler+0xdc>)
 8007f10:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007f14:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f16:	f000 f8b9 	bl	800808c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f1a:	4b0b      	ldr	r3, [pc, #44]	; (8007f48 <xPortStartScheduler+0xe0>)
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f20:	f7ff ff92 	bl	8007e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f24:	f7ff f87e 	bl	8007024 <vTaskSwitchContext>
	prvTaskExitError();
 8007f28:	f7ff ff4a 	bl	8007dc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	e000e400 	.word	0xe000e400
 8007f3c:	20000f70 	.word	0x20000f70
 8007f40:	20000f74 	.word	0x20000f74
 8007f44:	e000ed20 	.word	0xe000ed20
 8007f48:	20000048 	.word	0x20000048

08007f4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
	__asm volatile
 8007f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f56:	f383 8811 	msr	BASEPRI, r3
 8007f5a:	f3bf 8f6f 	isb	sy
 8007f5e:	f3bf 8f4f 	dsb	sy
 8007f62:	607b      	str	r3, [r7, #4]
}
 8007f64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f66:	4b0f      	ldr	r3, [pc, #60]	; (8007fa4 <vPortEnterCritical+0x58>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	4a0d      	ldr	r2, [pc, #52]	; (8007fa4 <vPortEnterCritical+0x58>)
 8007f6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f70:	4b0c      	ldr	r3, [pc, #48]	; (8007fa4 <vPortEnterCritical+0x58>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d10f      	bne.n	8007f98 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f78:	4b0b      	ldr	r3, [pc, #44]	; (8007fa8 <vPortEnterCritical+0x5c>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <vPortEnterCritical+0x4c>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	603b      	str	r3, [r7, #0]
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <vPortEnterCritical+0x4a>
	}
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bc80      	pop	{r7}
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20000048 	.word	0x20000048
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fb2:	4b11      	ldr	r3, [pc, #68]	; (8007ff8 <vPortExitCritical+0x4c>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10a      	bne.n	8007fd0 <vPortExitCritical+0x24>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	607b      	str	r3, [r7, #4]
}
 8007fcc:	bf00      	nop
 8007fce:	e7fe      	b.n	8007fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fd0:	4b09      	ldr	r3, [pc, #36]	; (8007ff8 <vPortExitCritical+0x4c>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	4a08      	ldr	r2, [pc, #32]	; (8007ff8 <vPortExitCritical+0x4c>)
 8007fd8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fda:	4b07      	ldr	r3, [pc, #28]	; (8007ff8 <vPortExitCritical+0x4c>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d105      	bne.n	8007fee <vPortExitCritical+0x42>
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	f383 8811 	msr	BASEPRI, r3
}
 8007fec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007fee:	bf00      	nop
 8007ff0:	370c      	adds	r7, #12
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bc80      	pop	{r7}
 8007ff6:	4770      	bx	lr
 8007ff8:	20000048 	.word	0x20000048
 8007ffc:	00000000 	.word	0x00000000

08008000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008000:	f3ef 8009 	mrs	r0, PSP
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	4b0d      	ldr	r3, [pc, #52]	; (8008040 <pxCurrentTCBConst>)
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008010:	6010      	str	r0, [r2, #0]
 8008012:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008016:	f04f 0050 	mov.w	r0, #80	; 0x50
 800801a:	f380 8811 	msr	BASEPRI, r0
 800801e:	f7ff f801 	bl	8007024 <vTaskSwitchContext>
 8008022:	f04f 0000 	mov.w	r0, #0
 8008026:	f380 8811 	msr	BASEPRI, r0
 800802a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800802e:	6819      	ldr	r1, [r3, #0]
 8008030:	6808      	ldr	r0, [r1, #0]
 8008032:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008036:	f380 8809 	msr	PSP, r0
 800803a:	f3bf 8f6f 	isb	sy
 800803e:	4770      	bx	lr

08008040 <pxCurrentTCBConst>:
 8008040:	20000944 	.word	0x20000944
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop

08008048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	607b      	str	r3, [r7, #4]
}
 8008060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008062:	f7fe ff25 	bl	8006eb0 <xTaskIncrementTick>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800806c:	4b06      	ldr	r3, [pc, #24]	; (8008088 <SysTick_Handler+0x40>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	2300      	movs	r3, #0
 8008076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f383 8811 	msr	BASEPRI, r3
}
 800807e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008090:	4b0a      	ldr	r3, [pc, #40]	; (80080bc <vPortSetupTimerInterrupt+0x30>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008096:	4b0a      	ldr	r3, [pc, #40]	; (80080c0 <vPortSetupTimerInterrupt+0x34>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800809c:	4b09      	ldr	r3, [pc, #36]	; (80080c4 <vPortSetupTimerInterrupt+0x38>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a09      	ldr	r2, [pc, #36]	; (80080c8 <vPortSetupTimerInterrupt+0x3c>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	099b      	lsrs	r3, r3, #6
 80080a8:	4a08      	ldr	r2, [pc, #32]	; (80080cc <vPortSetupTimerInterrupt+0x40>)
 80080aa:	3b01      	subs	r3, #1
 80080ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ae:	4b03      	ldr	r3, [pc, #12]	; (80080bc <vPortSetupTimerInterrupt+0x30>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
}
 80080b4:	bf00      	nop
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bc80      	pop	{r7}
 80080ba:	4770      	bx	lr
 80080bc:	e000e010 	.word	0xe000e010
 80080c0:	e000e018 	.word	0xe000e018
 80080c4:	20000000 	.word	0x20000000
 80080c8:	10624dd3 	.word	0x10624dd3
 80080cc:	e000e014 	.word	0xe000e014

080080d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080d6:	f3ef 8305 	mrs	r3, IPSR
 80080da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2b0f      	cmp	r3, #15
 80080e0:	d914      	bls.n	800810c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080e2:	4a16      	ldr	r2, [pc, #88]	; (800813c <vPortValidateInterruptPriority+0x6c>)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	4413      	add	r3, r2
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80080ec:	4b14      	ldr	r3, [pc, #80]	; (8008140 <vPortValidateInterruptPriority+0x70>)
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	7afa      	ldrb	r2, [r7, #11]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d20a      	bcs.n	800810c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80080f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	607b      	str	r3, [r7, #4]
}
 8008108:	bf00      	nop
 800810a:	e7fe      	b.n	800810a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800810c:	4b0d      	ldr	r3, [pc, #52]	; (8008144 <vPortValidateInterruptPriority+0x74>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008114:	4b0c      	ldr	r3, [pc, #48]	; (8008148 <vPortValidateInterruptPriority+0x78>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	429a      	cmp	r2, r3
 800811a:	d90a      	bls.n	8008132 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	603b      	str	r3, [r7, #0]
}
 800812e:	bf00      	nop
 8008130:	e7fe      	b.n	8008130 <vPortValidateInterruptPriority+0x60>
	}
 8008132:	bf00      	nop
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	bc80      	pop	{r7}
 800813a:	4770      	bx	lr
 800813c:	e000e3f0 	.word	0xe000e3f0
 8008140:	20000f70 	.word	0x20000f70
 8008144:	e000ed0c 	.word	0xe000ed0c
 8008148:	20000f74 	.word	0x20000f74

0800814c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b08a      	sub	sp, #40	; 0x28
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008154:	2300      	movs	r3, #0
 8008156:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008158:	f7fe fdf0 	bl	8006d3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800815c:	4b58      	ldr	r3, [pc, #352]	; (80082c0 <pvPortMalloc+0x174>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008164:	f000 f910 	bl	8008388 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008168:	4b56      	ldr	r3, [pc, #344]	; (80082c4 <pvPortMalloc+0x178>)
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4013      	ands	r3, r2
 8008170:	2b00      	cmp	r3, #0
 8008172:	f040 808e 	bne.w	8008292 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d01d      	beq.n	80081b8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800817c:	2208      	movs	r2, #8
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4413      	add	r3, r2
 8008182:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f003 0307 	and.w	r3, r3, #7
 800818a:	2b00      	cmp	r3, #0
 800818c:	d014      	beq.n	80081b8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f023 0307 	bic.w	r3, r3, #7
 8008194:	3308      	adds	r3, #8
 8008196:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00a      	beq.n	80081b8 <pvPortMalloc+0x6c>
	__asm volatile
 80081a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a6:	f383 8811 	msr	BASEPRI, r3
 80081aa:	f3bf 8f6f 	isb	sy
 80081ae:	f3bf 8f4f 	dsb	sy
 80081b2:	617b      	str	r3, [r7, #20]
}
 80081b4:	bf00      	nop
 80081b6:	e7fe      	b.n	80081b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d069      	beq.n	8008292 <pvPortMalloc+0x146>
 80081be:	4b42      	ldr	r3, [pc, #264]	; (80082c8 <pvPortMalloc+0x17c>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d864      	bhi.n	8008292 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081c8:	4b40      	ldr	r3, [pc, #256]	; (80082cc <pvPortMalloc+0x180>)
 80081ca:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081cc:	4b3f      	ldr	r3, [pc, #252]	; (80082cc <pvPortMalloc+0x180>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081d2:	e004      	b.n	80081de <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80081d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d903      	bls.n	80081f0 <pvPortMalloc+0xa4>
 80081e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1f1      	bne.n	80081d4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80081f0:	4b33      	ldr	r3, [pc, #204]	; (80082c0 <pvPortMalloc+0x174>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d04b      	beq.n	8008292 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2208      	movs	r2, #8
 8008200:	4413      	add	r3, r2
 8008202:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	6a3b      	ldr	r3, [r7, #32]
 800820a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800820c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	1ad2      	subs	r2, r2, r3
 8008214:	2308      	movs	r3, #8
 8008216:	005b      	lsls	r3, r3, #1
 8008218:	429a      	cmp	r2, r3
 800821a:	d91f      	bls.n	800825c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800821c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4413      	add	r3, r2
 8008222:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	f003 0307 	and.w	r3, r3, #7
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00a      	beq.n	8008244 <pvPortMalloc+0xf8>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	613b      	str	r3, [r7, #16]
}
 8008240:	bf00      	nop
 8008242:	e7fe      	b.n	8008242 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	1ad2      	subs	r2, r2, r3
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008256:	69b8      	ldr	r0, [r7, #24]
 8008258:	f000 f8f8 	bl	800844c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800825c:	4b1a      	ldr	r3, [pc, #104]	; (80082c8 <pvPortMalloc+0x17c>)
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008262:	685b      	ldr	r3, [r3, #4]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	4a18      	ldr	r2, [pc, #96]	; (80082c8 <pvPortMalloc+0x17c>)
 8008268:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800826a:	4b17      	ldr	r3, [pc, #92]	; (80082c8 <pvPortMalloc+0x17c>)
 800826c:	681a      	ldr	r2, [r3, #0]
 800826e:	4b18      	ldr	r3, [pc, #96]	; (80082d0 <pvPortMalloc+0x184>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	429a      	cmp	r2, r3
 8008274:	d203      	bcs.n	800827e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008276:	4b14      	ldr	r3, [pc, #80]	; (80082c8 <pvPortMalloc+0x17c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a15      	ldr	r2, [pc, #84]	; (80082d0 <pvPortMalloc+0x184>)
 800827c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800827e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008280:	685a      	ldr	r2, [r3, #4]
 8008282:	4b10      	ldr	r3, [pc, #64]	; (80082c4 <pvPortMalloc+0x178>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	431a      	orrs	r2, r3
 8008288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800828a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800828c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800828e:	2200      	movs	r2, #0
 8008290:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008292:	f7fe fd61 	bl	8006d58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	f003 0307 	and.w	r3, r3, #7
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00a      	beq.n	80082b6 <pvPortMalloc+0x16a>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	60fb      	str	r3, [r7, #12]
}
 80082b2:	bf00      	nop
 80082b4:	e7fe      	b.n	80082b4 <pvPortMalloc+0x168>
	return pvReturn;
 80082b6:	69fb      	ldr	r3, [r7, #28]
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	3728      	adds	r7, #40	; 0x28
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	20002308 	.word	0x20002308
 80082c4:	20002314 	.word	0x20002314
 80082c8:	2000230c 	.word	0x2000230c
 80082cc:	20002300 	.word	0x20002300
 80082d0:	20002310 	.word	0x20002310

080082d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b086      	sub	sp, #24
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d048      	beq.n	8008378 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80082e6:	2308      	movs	r3, #8
 80082e8:	425b      	negs	r3, r3
 80082ea:	697a      	ldr	r2, [r7, #20]
 80082ec:	4413      	add	r3, r2
 80082ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	4b21      	ldr	r3, [pc, #132]	; (8008380 <vPortFree+0xac>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4013      	ands	r3, r2
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10a      	bne.n	8008318 <vPortFree+0x44>
	__asm volatile
 8008302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008306:	f383 8811 	msr	BASEPRI, r3
 800830a:	f3bf 8f6f 	isb	sy
 800830e:	f3bf 8f4f 	dsb	sy
 8008312:	60fb      	str	r3, [r7, #12]
}
 8008314:	bf00      	nop
 8008316:	e7fe      	b.n	8008316 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <vPortFree+0x62>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	60bb      	str	r3, [r7, #8]
}
 8008332:	bf00      	nop
 8008334:	e7fe      	b.n	8008334 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	685a      	ldr	r2, [r3, #4]
 800833a:	4b11      	ldr	r3, [pc, #68]	; (8008380 <vPortFree+0xac>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4013      	ands	r3, r2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d019      	beq.n	8008378 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d115      	bne.n	8008378 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	685a      	ldr	r2, [r3, #4]
 8008350:	4b0b      	ldr	r3, [pc, #44]	; (8008380 <vPortFree+0xac>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	43db      	mvns	r3, r3
 8008356:	401a      	ands	r2, r3
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800835c:	f7fe fcee 	bl	8006d3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	4b07      	ldr	r3, [pc, #28]	; (8008384 <vPortFree+0xb0>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4413      	add	r3, r2
 800836a:	4a06      	ldr	r2, [pc, #24]	; (8008384 <vPortFree+0xb0>)
 800836c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800836e:	6938      	ldr	r0, [r7, #16]
 8008370:	f000 f86c 	bl	800844c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008374:	f7fe fcf0 	bl	8006d58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008378:	bf00      	nop
 800837a:	3718      	adds	r7, #24
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	20002314 	.word	0x20002314
 8008384:	2000230c 	.word	0x2000230c

08008388 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800838e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008392:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008394:	4b27      	ldr	r3, [pc, #156]	; (8008434 <prvHeapInit+0xac>)
 8008396:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f003 0307 	and.w	r3, r3, #7
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00c      	beq.n	80083bc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3307      	adds	r3, #7
 80083a6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f023 0307 	bic.w	r3, r3, #7
 80083ae:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	1ad3      	subs	r3, r2, r3
 80083b6:	4a1f      	ldr	r2, [pc, #124]	; (8008434 <prvHeapInit+0xac>)
 80083b8:	4413      	add	r3, r2
 80083ba:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80083c0:	4a1d      	ldr	r2, [pc, #116]	; (8008438 <prvHeapInit+0xb0>)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80083c6:	4b1c      	ldr	r3, [pc, #112]	; (8008438 <prvHeapInit+0xb0>)
 80083c8:	2200      	movs	r2, #0
 80083ca:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	4413      	add	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80083d4:	2208      	movs	r2, #8
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	1a9b      	subs	r3, r3, r2
 80083da:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f023 0307 	bic.w	r3, r3, #7
 80083e2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	4a15      	ldr	r2, [pc, #84]	; (800843c <prvHeapInit+0xb4>)
 80083e8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80083ea:	4b14      	ldr	r3, [pc, #80]	; (800843c <prvHeapInit+0xb4>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	2200      	movs	r2, #0
 80083f0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083f2:	4b12      	ldr	r3, [pc, #72]	; (800843c <prvHeapInit+0xb4>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2200      	movs	r2, #0
 80083f8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	1ad2      	subs	r2, r2, r3
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008408:	4b0c      	ldr	r3, [pc, #48]	; (800843c <prvHeapInit+0xb4>)
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	4a0a      	ldr	r2, [pc, #40]	; (8008440 <prvHeapInit+0xb8>)
 8008416:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	4a09      	ldr	r2, [pc, #36]	; (8008444 <prvHeapInit+0xbc>)
 800841e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008420:	4b09      	ldr	r3, [pc, #36]	; (8008448 <prvHeapInit+0xc0>)
 8008422:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008426:	601a      	str	r2, [r3, #0]
}
 8008428:	bf00      	nop
 800842a:	3714      	adds	r7, #20
 800842c:	46bd      	mov	sp, r7
 800842e:	bc80      	pop	{r7}
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	20000f78 	.word	0x20000f78
 8008438:	20002300 	.word	0x20002300
 800843c:	20002308 	.word	0x20002308
 8008440:	20002310 	.word	0x20002310
 8008444:	2000230c 	.word	0x2000230c
 8008448:	20002314 	.word	0x20002314

0800844c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008454:	4b27      	ldr	r3, [pc, #156]	; (80084f4 <prvInsertBlockIntoFreeList+0xa8>)
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	e002      	b.n	8008460 <prvInsertBlockIntoFreeList+0x14>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	60fb      	str	r3, [r7, #12]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	429a      	cmp	r2, r3
 8008468:	d8f7      	bhi.n	800845a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	4413      	add	r3, r2
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	429a      	cmp	r2, r3
 800847a:	d108      	bne.n	800848e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	441a      	add	r2, r3
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	68ba      	ldr	r2, [r7, #8]
 8008498:	441a      	add	r2, r3
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d118      	bne.n	80084d4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	4b14      	ldr	r3, [pc, #80]	; (80084f8 <prvInsertBlockIntoFreeList+0xac>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d00d      	beq.n	80084ca <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	441a      	add	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	601a      	str	r2, [r3, #0]
 80084c8:	e008      	b.n	80084dc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80084ca:	4b0b      	ldr	r3, [pc, #44]	; (80084f8 <prvInsertBlockIntoFreeList+0xac>)
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	e003      	b.n	80084dc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d002      	beq.n	80084ea <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084ea:	bf00      	nop
 80084ec:	3714      	adds	r7, #20
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bc80      	pop	{r7}
 80084f2:	4770      	bx	lr
 80084f4:	20002300 	.word	0x20002300
 80084f8:	20002308 	.word	0x20002308

080084fc <FreeRTOS_CLIRegisterCommand>:


/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
BaseType_t xReturn = pdFAIL;
 8008504:	2300      	movs	r3, #0
 8008506:	617b      	str	r3, [r7, #20]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d10a      	bne.n	8008524 <FreeRTOS_CLIRegisterCommand+0x28>
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	60fb      	str	r3, [r7, #12]
}
 8008520:	bf00      	nop
 8008522:	e7fe      	b.n	8008522 <FreeRTOS_CLIRegisterCommand+0x26>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8008524:	2008      	movs	r0, #8
 8008526:	f7ff fe11 	bl	800814c <pvPortMalloc>
 800852a:	6138      	str	r0, [r7, #16]
	configASSERT( pxNewListItem );
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10a      	bne.n	8008548 <FreeRTOS_CLIRegisterCommand+0x4c>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	60bb      	str	r3, [r7, #8]
}
 8008544:	bf00      	nop
 8008546:	e7fe      	b.n	8008546 <FreeRTOS_CLIRegisterCommand+0x4a>

	if( pxNewListItem != NULL )
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d012      	beq.n	8008574 <FreeRTOS_CLIRegisterCommand+0x78>
	{
		taskENTER_CRITICAL();
 800854e:	f7ff fcfd 	bl	8007f4c <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2200      	movs	r2, #0
 800855c:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 800855e:	4b08      	ldr	r3, [pc, #32]	; (8008580 <FreeRTOS_CLIRegisterCommand+0x84>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	693a      	ldr	r2, [r7, #16]
 8008564:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 8008566:	4a06      	ldr	r2, [pc, #24]	; (8008580 <FreeRTOS_CLIRegisterCommand+0x84>)
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	6013      	str	r3, [r2, #0]
		}
		taskEXIT_CRITICAL();
 800856c:	f7ff fd1e 	bl	8007fac <vPortExitCritical>

		xReturn = pdPASS;
 8008570:	2301      	movs	r3, #1
 8008572:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008574:	697b      	ldr	r3, [r7, #20]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3718      	adds	r7, #24
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20000054 	.word	0x20000054

08008584 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput, char * pcWriteBuffer, size_t xWriteBufferLen  )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b088      	sub	sp, #32
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
BaseType_t xReturn = pdTRUE;
 8008590:	2301      	movs	r3, #1
 8008592:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 8008594:	4b3a      	ldr	r3, [pc, #232]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d141      	bne.n	8008620 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800859c:	4b38      	ldr	r3, [pc, #224]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 800859e:	4a39      	ldr	r2, [pc, #228]	; (8008684 <FreeRTOS_CLIProcessCommand+0x100>)
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	e037      	b.n	8008614 <FreeRTOS_CLIProcessCommand+0x90>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 80085a4:	4b36      	ldr	r3, [pc, #216]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( pcRegisteredCommandString );
 80085ae:	69b8      	ldr	r0, [r7, #24]
 80085b0:	f7f7 fde6 	bl	8000180 <strlen>
 80085b4:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	69b9      	ldr	r1, [r7, #24]
 80085ba:	68f8      	ldr	r0, [r7, #12]
 80085bc:	f003 fa92 	bl	800bae4 <strncmp>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d121      	bne.n	800860a <FreeRTOS_CLIProcessCommand+0x86>
			{
				if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	4413      	add	r3, r2
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	2b20      	cmp	r3, #32
 80085d0:	d005      	beq.n	80085de <FreeRTOS_CLIProcessCommand+0x5a>
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	4413      	add	r3, r2
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d115      	bne.n	800860a <FreeRTOS_CLIProcessCommand+0x86>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 80085de:	4b28      	ldr	r3, [pc, #160]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	db18      	blt.n	800861e <FreeRTOS_CLIProcessCommand+0x9a>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f000 f87d 	bl	80086ec <prvGetNumberOfParameters>
 80085f2:	4603      	mov	r3, r0
 80085f4:	461a      	mov	r2, r3
 80085f6:	4b22      	ldr	r3, [pc, #136]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8008600:	429a      	cmp	r2, r3
 8008602:	d00c      	beq.n	800861e <FreeRTOS_CLIProcessCommand+0x9a>
						{
							xReturn = pdFALSE;
 8008604:	2300      	movs	r3, #0
 8008606:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 8008608:	e009      	b.n	800861e <FreeRTOS_CLIProcessCommand+0x9a>
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 800860a:	4b1d      	ldr	r3, [pc, #116]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	4a1b      	ldr	r2, [pc, #108]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008612:	6013      	str	r3, [r2, #0]
 8008614:	4b1a      	ldr	r3, [pc, #104]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1c3      	bne.n	80085a4 <FreeRTOS_CLIProcessCommand+0x20>
 800861c:	e000      	b.n	8008620 <FreeRTOS_CLIProcessCommand+0x9c>
					break;
 800861e:	bf00      	nop
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8008620:	4b17      	ldr	r3, [pc, #92]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00b      	beq.n	8008640 <FreeRTOS_CLIProcessCommand+0xbc>
 8008628:	69fb      	ldr	r3, [r7, #28]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d108      	bne.n	8008640 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	4915      	ldr	r1, [pc, #84]	; (8008688 <FreeRTOS_CLIProcessCommand+0x104>)
 8008632:	68b8      	ldr	r0, [r7, #8]
 8008634:	f003 fa68 	bl	800bb08 <strncpy>
		pxCommand = NULL;
 8008638:	4b11      	ldr	r3, [pc, #68]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 800863a:	2200      	movs	r2, #0
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	e01a      	b.n	8008676 <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 8008640:	4b0f      	ldr	r3, [pc, #60]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00f      	beq.n	8008668 <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 8008648:	4b0d      	ldr	r3, [pc, #52]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	6879      	ldr	r1, [r7, #4]
 8008654:	68b8      	ldr	r0, [r7, #8]
 8008656:	4798      	blx	r3
 8008658:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10a      	bne.n	8008676 <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8008660:	4b07      	ldr	r3, [pc, #28]	; (8008680 <FreeRTOS_CLIProcessCommand+0xfc>)
 8008662:	2200      	movs	r2, #0
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	e006      	b.n	8008676 <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	4908      	ldr	r1, [pc, #32]	; (800868c <FreeRTOS_CLIProcessCommand+0x108>)
 800866c:	68b8      	ldr	r0, [r7, #8]
 800866e:	f003 fa4b 	bl	800bb08 <strncpy>
		xReturn = pdFALSE;
 8008672:	2300      	movs	r3, #0
 8008674:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 8008676:	69fb      	ldr	r3, [r7, #28]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3720      	adds	r7, #32
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20002318 	.word	0x20002318
 8008684:	2000004c 	.word	0x2000004c
 8008688:	0800bce0 	.word	0x0800bce0
 800868c:	0800bd38 	.word	0x0800bd38

08008690 <prvHelpCommand>:
	return pcReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char *pcWriteBuffer, size_t xWriteBufferLen, const char *pcCommandString )
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b086      	sub	sp, #24
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
BaseType_t xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 800869c:	4b11      	ldr	r3, [pc, #68]	; (80086e4 <prvHelpCommand+0x54>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 80086a4:	4b0f      	ldr	r3, [pc, #60]	; (80086e4 <prvHelpCommand+0x54>)
 80086a6:	4a10      	ldr	r2, [pc, #64]	; (80086e8 <prvHelpCommand+0x58>)
 80086a8:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 80086aa:	4b0e      	ldr	r3, [pc, #56]	; (80086e4 <prvHelpCommand+0x54>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	4619      	mov	r1, r3
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f003 fa26 	bl	800bb08 <strncpy>
	pxCommand = pxCommand->pxNext;
 80086bc:	4b09      	ldr	r3, [pc, #36]	; (80086e4 <prvHelpCommand+0x54>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	4a08      	ldr	r2, [pc, #32]	; (80086e4 <prvHelpCommand+0x54>)
 80086c4:	6013      	str	r3, [r2, #0]

	if( pxCommand == NULL )
 80086c6:	4b07      	ldr	r3, [pc, #28]	; (80086e4 <prvHelpCommand+0x54>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d102      	bne.n	80086d4 <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 80086ce:	2300      	movs	r3, #0
 80086d0:	617b      	str	r3, [r7, #20]
 80086d2:	e001      	b.n	80086d8 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 80086d4:	2301      	movs	r3, #1
 80086d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80086d8:	697b      	ldr	r3, [r7, #20]
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3718      	adds	r7, #24
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	2000231c 	.word	0x2000231c
 80086e8:	2000004c 	.word	0x2000004c

080086ec <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char *pcCommandString )
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	73fb      	strb	r3, [r7, #15]
BaseType_t xLastCharacterWasSpace = pdFALSE;
 80086f8:	2300      	movs	r3, #0
 80086fa:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80086fc:	e014      	b.n	8008728 <prvGetNumberOfParameters+0x3c>
	{
		if( ( *pcCommandString ) == ' ' )
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	781b      	ldrb	r3, [r3, #0]
 8008702:	2b20      	cmp	r3, #32
 8008704:	d10b      	bne.n	800871e <prvGetNumberOfParameters+0x32>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2b01      	cmp	r3, #1
 800870a:	d00a      	beq.n	8008722 <prvGetNumberOfParameters+0x36>
			{
				cParameters++;
 800870c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008710:	b2db      	uxtb	r3, r3
 8008712:	3301      	adds	r3, #1
 8008714:	b2db      	uxtb	r3, r3
 8008716:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 8008718:	2301      	movs	r3, #1
 800871a:	60bb      	str	r3, [r7, #8]
 800871c:	e001      	b.n	8008722 <prvGetNumberOfParameters+0x36>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 800871e:	2300      	movs	r3, #0
 8008720:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	3301      	adds	r3, #1
 8008726:	607b      	str	r3, [r7, #4]
	while( *pcCommandString != 0x00 )
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1e6      	bne.n	80086fe <prvGetNumberOfParameters+0x12>
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	2b01      	cmp	r3, #1
 8008734:	d105      	bne.n	8008742 <prvGetNumberOfParameters+0x56>
	{
		cParameters--;
 8008736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800873a:	b2db      	uxtb	r3, r3
 800873c:	3b01      	subs	r3, #1
 800873e:	b2db      	uxtb	r3, r3
 8008740:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 8008742:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008746:	4618      	mov	r0, r3
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	bc80      	pop	{r7}
 800874e:	4770      	bx	lr

08008750 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08a      	sub	sp, #40	; 0x28
 8008754:	af00      	add	r7, sp, #0
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	607a      	str	r2, [r7, #4]
 800875a:	603b      	str	r3, [r7, #0]
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8008760:	2300      	movs	r3, #0
 8008762:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 8008764:	2300      	movs	r3, #0
 8008766:	617b      	str	r3, [r7, #20]
 8008768:	2300      	movs	r3, #0
 800876a:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d001      	beq.n	8008776 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 8008772:	2300      	movs	r3, #0
 8008774:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	bf14      	ite	ne
 800877c:	2301      	movne	r3, #1
 800877e:	2300      	moveq	r3, #0
 8008780:	b2da      	uxtb	r2, r3
 8008782:	4bb3      	ldr	r3, [pc, #716]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008784:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8008786:	7bfb      	ldrb	r3, [r7, #15]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d003      	beq.n	8008794 <RadioSetRxGenericConfig+0x44>
 800878c:	2b01      	cmp	r3, #1
 800878e:	f000 80aa 	beq.w	80088e6 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 8008792:	e158      	b.n	8008a46 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d003      	beq.n	80087a4 <RadioSetRxGenericConfig+0x54>
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d102      	bne.n	80087aa <RadioSetRxGenericConfig+0x5a>
                return -1;
 80087a4:	f04f 33ff 	mov.w	r3, #4294967295
 80087a8:	e14e      	b.n	8008a48 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	7d5b      	ldrb	r3, [r3, #21]
 80087ae:	2b08      	cmp	r3, #8
 80087b0:	d902      	bls.n	80087b8 <RadioSetRxGenericConfig+0x68>
                return -1;
 80087b2:	f04f 33ff 	mov.w	r3, #4294967295
 80087b6:	e147      	b.n	8008a48 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80087b8:	2300      	movs	r3, #0
 80087ba:	623b      	str	r3, [r7, #32]
 80087bc:	e00d      	b.n	80087da <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	699a      	ldr	r2, [r3, #24]
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	4413      	add	r3, r2
 80087c6:	7819      	ldrb	r1, [r3, #0]
 80087c8:	f107 0214 	add.w	r2, r7, #20
 80087cc:	6a3b      	ldr	r3, [r7, #32]
 80087ce:	4413      	add	r3, r2
 80087d0:	460a      	mov	r2, r1
 80087d2:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80087d4:	6a3b      	ldr	r3, [r7, #32]
 80087d6:	3301      	adds	r3, #1
 80087d8:	623b      	str	r3, [r7, #32]
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	7d5b      	ldrb	r3, [r3, #21]
 80087de:	461a      	mov	r2, r3
 80087e0:	6a3b      	ldr	r3, [r7, #32]
 80087e2:	4293      	cmp	r3, r2
 80087e4:	dbeb      	blt.n	80087be <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d104      	bne.n	80087fa <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	69db      	ldr	r3, [r3, #28]
 80087f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80087f8:	e002      	b.n	8008800 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 80087fa:	23ff      	movs	r3, #255	; 0xff
 80087fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	bf14      	ite	ne
 8008808:	2301      	movne	r3, #1
 800880a:	2300      	moveq	r3, #0
 800880c:	b2db      	uxtb	r3, r3
 800880e:	4618      	mov	r0, r3
 8008810:	f001 ffc2 	bl	800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008814:	4b8e      	ldr	r3, [pc, #568]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008816:	2200      	movs	r2, #0
 8008818:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	4a8b      	ldr	r2, [pc, #556]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008822:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	791a      	ldrb	r2, [r3, #4]
 8008828:	4b89      	ldr	r3, [pc, #548]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800882a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	4618      	mov	r0, r3
 8008834:	f000 fa78 	bl	8008d28 <RadioGetFskBandwidthRegValue>
 8008838:	4603      	mov	r3, r0
 800883a:	461a      	mov	r2, r3
 800883c:	4b84      	ldr	r3, [pc, #528]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800883e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008842:	4b83      	ldr	r3, [pc, #524]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008844:	2200      	movs	r2, #0
 8008846:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	691b      	ldr	r3, [r3, #16]
 800884c:	b29b      	uxth	r3, r3
 800884e:	00db      	lsls	r3, r3, #3
 8008850:	b29a      	uxth	r2, r3
 8008852:	4b7f      	ldr	r3, [pc, #508]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008854:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	7d1a      	ldrb	r2, [r3, #20]
 800885a:	4b7d      	ldr	r3, [pc, #500]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800885c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	7d5b      	ldrb	r3, [r3, #21]
 8008862:	00db      	lsls	r3, r3, #3
 8008864:	b2da      	uxtb	r2, r3
 8008866:	4b7a      	ldr	r3, [pc, #488]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008868:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8008870:	4b77      	ldr	r3, [pc, #476]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008872:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800887a:	4b75      	ldr	r3, [pc, #468]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800887c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800887e:	4a74      	ldr	r2, [pc, #464]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008880:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008884:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800888c:	4b70      	ldr	r3, [pc, #448]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800888e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8008896:	4b6e      	ldr	r3, [pc, #440]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008898:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800889a:	f001 f910 	bl	8009abe <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 800889e:	2000      	movs	r0, #0
 80088a0:	f000 fad8 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80088a4:	486b      	ldr	r0, [pc, #428]	; (8008a54 <RadioSetRxGenericConfig+0x304>)
 80088a6:	f002 f9bd 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80088aa:	486b      	ldr	r0, [pc, #428]	; (8008a58 <RadioSetRxGenericConfig+0x308>)
 80088ac:	f002 fa88 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80088b0:	f107 0314 	add.w	r3, r7, #20
 80088b4:	4618      	mov	r0, r3
 80088b6:	f001 fd92 	bl	800a3de <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	8c1b      	ldrh	r3, [r3, #32]
 80088be:	4618      	mov	r0, r3
 80088c0:	f001 fddc 	bl	800a47c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088c8:	4618      	mov	r0, r3
 80088ca:	f001 fdb7 	bl	800a43c <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80088d4:	fb02 f203 	mul.w	r2, r2, r3
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e0:	4a5b      	ldr	r2, [pc, #364]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80088e2:	6093      	str	r3, [r2, #8]
            break;
 80088e4:	e0af      	b.n	8008a46 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d102      	bne.n	80088f4 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 80088ee:	f04f 33ff 	mov.w	r3, #4294967295
 80088f2:	e0a9      	b.n	8008a48 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d104      	bne.n	8008908 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	69db      	ldr	r3, [r3, #28]
 8008902:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008906:	e002      	b.n	800890e <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8008908:	23ff      	movs	r3, #255	; 0xff
 800890a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008912:	2b00      	cmp	r3, #0
 8008914:	bf14      	ite	ne
 8008916:	2301      	movne	r3, #1
 8008918:	2300      	moveq	r3, #0
 800891a:	b2db      	uxtb	r3, r3
 800891c:	4618      	mov	r0, r3
 800891e:	f001 ff3b 	bl	800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	b2db      	uxtb	r3, r3
 8008926:	4618      	mov	r0, r3
 8008928:	f001 ff48 	bl	800a7bc <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800892c:	4b48      	ldr	r3, [pc, #288]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800893a:	4b45      	ldr	r3, [pc, #276]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800893c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8008946:	4b42      	ldr	r3, [pc, #264]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8008952:	4b3f      	ldr	r3, [pc, #252]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008954:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800895e:	2b02      	cmp	r3, #2
 8008960:	d010      	beq.n	8008984 <RadioSetRxGenericConfig+0x234>
 8008962:	2b02      	cmp	r3, #2
 8008964:	dc22      	bgt.n	80089ac <RadioSetRxGenericConfig+0x25c>
 8008966:	2b00      	cmp	r3, #0
 8008968:	d002      	beq.n	8008970 <RadioSetRxGenericConfig+0x220>
 800896a:	2b01      	cmp	r3, #1
 800896c:	d005      	beq.n	800897a <RadioSetRxGenericConfig+0x22a>
                break;
 800896e:	e01d      	b.n	80089ac <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008970:	4b37      	ldr	r3, [pc, #220]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008972:	2200      	movs	r2, #0
 8008974:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008978:	e019      	b.n	80089ae <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800897a:	4b35      	ldr	r3, [pc, #212]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800897c:	2201      	movs	r2, #1
 800897e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008982:	e014      	b.n	80089ae <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800898a:	2b0b      	cmp	r3, #11
 800898c:	d004      	beq.n	8008998 <RadioSetRxGenericConfig+0x248>
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008994:	2b0c      	cmp	r3, #12
 8008996:	d104      	bne.n	80089a2 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008998:	4b2d      	ldr	r3, [pc, #180]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 800899a:	2201      	movs	r2, #1
 800899c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80089a0:	e005      	b.n	80089ae <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80089a2:	4b2b      	ldr	r3, [pc, #172]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80089aa:	e000      	b.n	80089ae <RadioSetRxGenericConfig+0x25e>
                break;
 80089ac:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80089ae:	4b28      	ldr	r3, [pc, #160]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089b0:	2201      	movs	r2, #1
 80089b2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80089b8:	4b25      	ldr	r3, [pc, #148]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089ba:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80089c2:	4b23      	ldr	r3, [pc, #140]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089c4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80089c6:	4a22      	ldr	r2, [pc, #136]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089cc:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80089d4:	4b1e      	ldr	r3, [pc, #120]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089d6:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 80089e0:	4b1b      	ldr	r3, [pc, #108]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80089e6:	f001 f86a 	bl	8009abe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80089ea:	2001      	movs	r0, #1
 80089ec:	f000 fa32 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80089f0:	4818      	ldr	r0, [pc, #96]	; (8008a54 <RadioSetRxGenericConfig+0x304>)
 80089f2:	f002 f917 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80089f6:	4818      	ldr	r0, [pc, #96]	; (8008a58 <RadioSetRxGenericConfig+0x308>)
 80089f8:	f002 f9e2 	bl	800adc0 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80089fc:	4b14      	ldr	r3, [pc, #80]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 80089fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d10d      	bne.n	8008a22 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8008a06:	f240 7036 	movw	r0, #1846	; 0x736
 8008a0a:	f002 fb41 	bl	800b090 <SUBGRF_ReadRegister>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	f023 0304 	bic.w	r3, r3, #4
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	4619      	mov	r1, r3
 8008a18:	f240 7036 	movw	r0, #1846	; 0x736
 8008a1c:	f002 fb24 	bl	800b068 <SUBGRF_WriteRegister>
 8008a20:	e00c      	b.n	8008a3c <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8008a22:	f240 7036 	movw	r0, #1846	; 0x736
 8008a26:	f002 fb33 	bl	800b090 <SUBGRF_ReadRegister>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	f043 0304 	orr.w	r3, r3, #4
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	4619      	mov	r1, r3
 8008a34:	f240 7036 	movw	r0, #1846	; 0x736
 8008a38:	f002 fb16 	bl	800b068 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8008a3c:	4b04      	ldr	r3, [pc, #16]	; (8008a50 <RadioSetRxGenericConfig+0x300>)
 8008a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a42:	609a      	str	r2, [r3, #8]
            break;
 8008a44:	bf00      	nop
    }
    return status;
 8008a46:	69fb      	ldr	r3, [r7, #28]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3728      	adds	r7, #40	; 0x28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20002590 	.word	0x20002590
 8008a54:	200025c8 	.word	0x200025c8
 8008a58:	2000259e 	.word	0x2000259e

08008a5c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60b9      	str	r1, [r7, #8]
 8008a64:	607b      	str	r3, [r7, #4]
 8008a66:	4603      	mov	r3, r0
 8008a68:	73fb      	strb	r3, [r7, #15]
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8008a6e:	2300      	movs	r3, #0
 8008a70:	617b      	str	r3, [r7, #20]
 8008a72:	2300      	movs	r3, #0
 8008a74:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	f000 811c 	beq.w	8008cb6 <RadioSetTxGenericConfig+0x25a>
 8008a7e:	2b02      	cmp	r3, #2
 8008a80:	f300 8138 	bgt.w	8008cf4 <RadioSetTxGenericConfig+0x298>
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d003      	beq.n	8008a90 <RadioSetTxGenericConfig+0x34>
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	f000 8083 	beq.w	8008b94 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8008a8e:	e131      	b.n	8008cf4 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d003      	beq.n	8008aa0 <RadioSetTxGenericConfig+0x44>
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d102      	bne.n	8008aa6 <RadioSetTxGenericConfig+0x4a>
                return -1;
 8008aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8008aa4:	e135      	b.n	8008d12 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	7d1b      	ldrb	r3, [r3, #20]
 8008aaa:	2b08      	cmp	r3, #8
 8008aac:	d902      	bls.n	8008ab4 <RadioSetTxGenericConfig+0x58>
                return -1;
 8008aae:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab2:	e12e      	b.n	8008d12 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	61fb      	str	r3, [r7, #28]
 8008ab8:	e00d      	b.n	8008ad6 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	699a      	ldr	r2, [r3, #24]
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	7819      	ldrb	r1, [r3, #0]
 8008ac4:	f107 0214 	add.w	r2, r7, #20
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	4413      	add	r3, r2
 8008acc:	460a      	mov	r2, r1
 8008ace:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	61fb      	str	r3, [r7, #28]
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	7d1b      	ldrb	r3, [r3, #20]
 8008ada:	461a      	mov	r2, r3
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	dbeb      	blt.n	8008aba <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8008ae2:	4b8e      	ldr	r3, [pc, #568]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	4a8b      	ldr	r2, [pc, #556]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008af0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	781a      	ldrb	r2, [r3, #0]
 8008af6:	4b89      	ldr	r3, [pc, #548]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008af8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 f911 	bl	8008d28 <RadioGetFskBandwidthRegValue>
 8008b06:	4603      	mov	r3, r0
 8008b08:	461a      	mov	r2, r3
 8008b0a:	4b84      	ldr	r3, [pc, #528]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	4a81      	ldr	r2, [pc, #516]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b16:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8008b18:	4b80      	ldr	r3, [pc, #512]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	00db      	lsls	r3, r3, #3
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	4b7c      	ldr	r3, [pc, #496]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b2a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8008b2c:	4b7b      	ldr	r3, [pc, #492]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b2e:	2204      	movs	r2, #4
 8008b30:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	7d1b      	ldrb	r3, [r3, #20]
 8008b36:	00db      	lsls	r3, r3, #3
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	4b78      	ldr	r3, [pc, #480]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b3c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8008b3e:	4b77      	ldr	r3, [pc, #476]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b40:	2200      	movs	r2, #0
 8008b42:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	7f9a      	ldrb	r2, [r3, #30]
 8008b48:	4b74      	ldr	r3, [pc, #464]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b4a:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	7fda      	ldrb	r2, [r3, #31]
 8008b50:	4b72      	ldr	r3, [pc, #456]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b52:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8008b5a:	4b70      	ldr	r3, [pc, #448]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b5c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8008b5e:	f000 ffae 	bl	8009abe <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8008b62:	2000      	movs	r0, #0
 8008b64:	f000 f976 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008b68:	486d      	ldr	r0, [pc, #436]	; (8008d20 <RadioSetTxGenericConfig+0x2c4>)
 8008b6a:	f002 f85b 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008b6e:	486d      	ldr	r0, [pc, #436]	; (8008d24 <RadioSetTxGenericConfig+0x2c8>)
 8008b70:	f002 f926 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8008b74:	f107 0314 	add.w	r3, r7, #20
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f001 fc30 	bl	800a3de <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	8b9b      	ldrh	r3, [r3, #28]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f001 fc7a 	bl	800a47c <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	8c1b      	ldrh	r3, [r3, #32]
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f001 fc55 	bl	800a43c <SUBGRF_SetCrcPolynomial>
            break;
 8008b92:	e0b0      	b.n	8008cf6 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8008b94:	4b61      	ldr	r3, [pc, #388]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8008ba2:	4b5e      	ldr	r3, [pc, #376]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008ba4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8008bae:	4b5b      	ldr	r3, [pc, #364]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008bb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8008bba:	4b58      	ldr	r3, [pc, #352]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008bbc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d010      	beq.n	8008bec <RadioSetTxGenericConfig+0x190>
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	dc22      	bgt.n	8008c14 <RadioSetTxGenericConfig+0x1b8>
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d002      	beq.n	8008bd8 <RadioSetTxGenericConfig+0x17c>
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d005      	beq.n	8008be2 <RadioSetTxGenericConfig+0x186>
                break;
 8008bd6:	e01d      	b.n	8008c14 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008bd8:	4b50      	ldr	r3, [pc, #320]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008be0:	e019      	b.n	8008c16 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008be2:	4b4e      	ldr	r3, [pc, #312]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008be4:	2201      	movs	r2, #1
 8008be6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008bea:	e014      	b.n	8008c16 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008bf2:	2b0b      	cmp	r3, #11
 8008bf4:	d004      	beq.n	8008c00 <RadioSetTxGenericConfig+0x1a4>
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008bfc:	2b0c      	cmp	r3, #12
 8008bfe:	d104      	bne.n	8008c0a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8008c00:	4b46      	ldr	r3, [pc, #280]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008c08:	e005      	b.n	8008c16 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8008c0a:	4b44      	ldr	r3, [pc, #272]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8008c12:	e000      	b.n	8008c16 <RadioSetTxGenericConfig+0x1ba>
                break;
 8008c14:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	bf14      	ite	ne
 8008c20:	2301      	movne	r3, #1
 8008c22:	2300      	moveq	r3, #0
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	461a      	mov	r2, r3
 8008c28:	4b3c      	ldr	r3, [pc, #240]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c2a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8008c2e:	4b3b      	ldr	r3, [pc, #236]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c30:	2201      	movs	r2, #1
 8008c32:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8008c38:	4b38      	ldr	r3, [pc, #224]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c3a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8008c42:	4b36      	ldr	r3, [pc, #216]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c44:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8008c4c:	4b33      	ldr	r3, [pc, #204]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c4e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8008c58:	4b30      	ldr	r3, [pc, #192]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8008c5e:	f000 ff2e 	bl	8009abe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8008c62:	2001      	movs	r0, #1
 8008c64:	f000 f8f6 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008c68:	482d      	ldr	r0, [pc, #180]	; (8008d20 <RadioSetTxGenericConfig+0x2c4>)
 8008c6a:	f001 ffdb 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8008c6e:	482d      	ldr	r0, [pc, #180]	; (8008d24 <RadioSetTxGenericConfig+0x2c8>)
 8008c70:	f002 f8a6 	bl	800adc0 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8008c74:	4b29      	ldr	r3, [pc, #164]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008c76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c7a:	2b06      	cmp	r3, #6
 8008c7c:	d10d      	bne.n	8008c9a <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8008c7e:	f640 0089 	movw	r0, #2185	; 0x889
 8008c82:	f002 fa05 	bl	800b090 <SUBGRF_ReadRegister>
 8008c86:	4603      	mov	r3, r0
 8008c88:	f023 0304 	bic.w	r3, r3, #4
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	4619      	mov	r1, r3
 8008c90:	f640 0089 	movw	r0, #2185	; 0x889
 8008c94:	f002 f9e8 	bl	800b068 <SUBGRF_WriteRegister>
            break;
 8008c98:	e02d      	b.n	8008cf6 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8008c9a:	f640 0089 	movw	r0, #2185	; 0x889
 8008c9e:	f002 f9f7 	bl	800b090 <SUBGRF_ReadRegister>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	f043 0304 	orr.w	r3, r3, #4
 8008ca8:	b2db      	uxtb	r3, r3
 8008caa:	4619      	mov	r1, r3
 8008cac:	f640 0089 	movw	r0, #2185	; 0x889
 8008cb0:	f002 f9da 	bl	800b068 <SUBGRF_WriteRegister>
            break;
 8008cb4:	e01f      	b.n	8008cf6 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d004      	beq.n	8008cc8 <RadioSetTxGenericConfig+0x26c>
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008cc6:	d902      	bls.n	8008cce <RadioSetTxGenericConfig+0x272>
                return -1;
 8008cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ccc:	e021      	b.n	8008d12 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8008cce:	2002      	movs	r0, #2
 8008cd0:	f000 f8c0 	bl	8008e54 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8008cd4:	4b11      	ldr	r3, [pc, #68]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008cd6:	2202      	movs	r2, #2
 8008cd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ce0:	4a0e      	ldr	r2, [pc, #56]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008ce2:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8008ce4:	4b0d      	ldr	r3, [pc, #52]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008ce6:	2216      	movs	r2, #22
 8008ce8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8008cec:	480c      	ldr	r0, [pc, #48]	; (8008d20 <RadioSetTxGenericConfig+0x2c4>)
 8008cee:	f001 ff99 	bl	800ac24 <SUBGRF_SetModulationParams>
            break;
 8008cf2:	e000      	b.n	8008cf6 <RadioSetTxGenericConfig+0x29a>
            break;
 8008cf4:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8008cf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f002 fa58 	bl	800b1b0 <SUBGRF_SetRfTxPower>
 8008d00:	4603      	mov	r3, r0
 8008d02:	461a      	mov	r2, r3
 8008d04:	4b05      	ldr	r3, [pc, #20]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008d06:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8008d0a:	4a04      	ldr	r2, [pc, #16]	; (8008d1c <RadioSetTxGenericConfig+0x2c0>)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6053      	str	r3, [r2, #4]
    return 0;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3720      	adds	r7, #32
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}
 8008d1a:	bf00      	nop
 8008d1c:	20002590 	.word	0x20002590
 8008d20:	200025c8 	.word	0x200025c8
 8008d24:	2000259e 	.word	0x2000259e

08008d28 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8008d36:	231f      	movs	r3, #31
 8008d38:	e016      	b.n	8008d68 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]
 8008d3e:	e00f      	b.n	8008d60 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8008d40:	7bfb      	ldrb	r3, [r7, #15]
 8008d42:	4a0c      	ldr	r2, [pc, #48]	; (8008d74 <RadioGetFskBandwidthRegValue+0x4c>)
 8008d44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008d48:	687a      	ldr	r2, [r7, #4]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d205      	bcs.n	8008d5a <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8008d4e:	7bfb      	ldrb	r3, [r7, #15]
 8008d50:	4a08      	ldr	r2, [pc, #32]	; (8008d74 <RadioGetFskBandwidthRegValue+0x4c>)
 8008d52:	00db      	lsls	r3, r3, #3
 8008d54:	4413      	add	r3, r2
 8008d56:	791b      	ldrb	r3, [r3, #4]
 8008d58:	e006      	b.n	8008d68 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8008d5a:	7bfb      	ldrb	r3, [r7, #15]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	73fb      	strb	r3, [r7, #15]
 8008d60:	7bfb      	ldrb	r3, [r7, #15]
 8008d62:	2b15      	cmp	r3, #21
 8008d64:	d9ec      	bls.n	8008d40 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8008d66:	e7fe      	b.n	8008d66 <RadioGetFskBandwidthRegValue+0x3e>
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	3714      	adds	r7, #20
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bc80      	pop	{r7}
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	0800bf50 	.word	0x0800bf50

08008d78 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af02      	add	r7, sp, #8
 8008d7e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8008d80:	4a21      	ldr	r2, [pc, #132]	; (8008e08 <RadioInit+0x90>)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8008d86:	4b21      	ldr	r3, [pc, #132]	; (8008e0c <RadioInit+0x94>)
 8008d88:	2200      	movs	r2, #0
 8008d8a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8008d8c:	4b1f      	ldr	r3, [pc, #124]	; (8008e0c <RadioInit+0x94>)
 8008d8e:	2200      	movs	r2, #0
 8008d90:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8008d92:	4b1e      	ldr	r3, [pc, #120]	; (8008e0c <RadioInit+0x94>)
 8008d94:	2200      	movs	r2, #0
 8008d96:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8008d98:	481d      	ldr	r0, [pc, #116]	; (8008e10 <RadioInit+0x98>)
 8008d9a:	f001 fa8b 	bl	800a2b4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8008d9e:	2000      	movs	r0, #0
 8008da0:	f000 ffce 	bl	8009d40 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8008da4:	f001 fd3c 	bl	800a820 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8008da8:	2100      	movs	r1, #0
 8008daa:	2000      	movs	r0, #0
 8008dac:	f002 f8a8 	bl	800af00 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8008db0:	2204      	movs	r2, #4
 8008db2:	2100      	movs	r1, #0
 8008db4:	2001      	movs	r0, #1
 8008db6:	f001 fecd 	bl	800ab54 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008dba:	2300      	movs	r3, #0
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008dc2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8008dc6:	f001 fdf9 	bl	800a9bc <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8008dca:	f000 fe65 	bl	8009a98 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8008dce:	2300      	movs	r3, #0
 8008dd0:	9300      	str	r3, [sp, #0]
 8008dd2:	4b10      	ldr	r3, [pc, #64]	; (8008e14 <RadioInit+0x9c>)
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f04f 31ff 	mov.w	r1, #4294967295
 8008dda:	480f      	ldr	r0, [pc, #60]	; (8008e18 <RadioInit+0xa0>)
 8008ddc:	f002 fbdc 	bl	800b598 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8008de0:	2300      	movs	r3, #0
 8008de2:	9300      	str	r3, [sp, #0]
 8008de4:	4b0d      	ldr	r3, [pc, #52]	; (8008e1c <RadioInit+0xa4>)
 8008de6:	2200      	movs	r2, #0
 8008de8:	f04f 31ff 	mov.w	r1, #4294967295
 8008dec:	480c      	ldr	r0, [pc, #48]	; (8008e20 <RadioInit+0xa8>)
 8008dee:	f002 fbd3 	bl	800b598 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8008df2:	4809      	ldr	r0, [pc, #36]	; (8008e18 <RadioInit+0xa0>)
 8008df4:	f002 fc74 	bl	800b6e0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8008df8:	4809      	ldr	r0, [pc, #36]	; (8008e20 <RadioInit+0xa8>)
 8008dfa:	f002 fc71 	bl	800b6e0 <UTIL_TIMER_Stop>
}
 8008dfe:	bf00      	nop
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20002420 	.word	0x20002420
 8008e0c:	20002590 	.word	0x20002590
 8008e10:	08009e0d 	.word	0x08009e0d
 8008e14:	08009dad 	.word	0x08009dad
 8008e18:	200025e8 	.word	0x200025e8
 8008e1c:	08009ddd 	.word	0x08009ddd
 8008e20:	20002600 	.word	0x20002600

08008e24 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8008e28:	f001 fa8a 	bl	800a340 <SUBGRF_GetOperatingMode>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b07      	cmp	r3, #7
 8008e30:	d00a      	beq.n	8008e48 <RadioGetStatus+0x24>
 8008e32:	2b07      	cmp	r3, #7
 8008e34:	dc0a      	bgt.n	8008e4c <RadioGetStatus+0x28>
 8008e36:	2b04      	cmp	r3, #4
 8008e38:	d002      	beq.n	8008e40 <RadioGetStatus+0x1c>
 8008e3a:	2b05      	cmp	r3, #5
 8008e3c:	d002      	beq.n	8008e44 <RadioGetStatus+0x20>
 8008e3e:	e005      	b.n	8008e4c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8008e40:	2302      	movs	r3, #2
 8008e42:	e004      	b.n	8008e4e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8008e44:	2301      	movs	r3, #1
 8008e46:	e002      	b.n	8008e4e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8008e48:	2303      	movs	r3, #3
 8008e4a:	e000      	b.n	8008e4e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8008e4c:	2300      	movs	r3, #0
    }
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	bd80      	pop	{r7, pc}
	...

08008e54 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8008e5e:	4a19      	ldr	r2, [pc, #100]	; (8008ec4 <RadioSetModem+0x70>)
 8008e60:	79fb      	ldrb	r3, [r7, #7]
 8008e62:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8008e64:	79fb      	ldrb	r3, [r7, #7]
 8008e66:	2b04      	cmp	r3, #4
 8008e68:	d023      	beq.n	8008eb2 <RadioSetModem+0x5e>
 8008e6a:	2b04      	cmp	r3, #4
 8008e6c:	dc03      	bgt.n	8008e76 <RadioSetModem+0x22>
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d008      	beq.n	8008e84 <RadioSetModem+0x30>
 8008e72:	2b03      	cmp	r3, #3
 8008e74:	d019      	beq.n	8008eaa <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8008e76:	2000      	movs	r0, #0
 8008e78:	f001 fe44 	bl	800ab04 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8008e7c:	4b11      	ldr	r3, [pc, #68]	; (8008ec4 <RadioSetModem+0x70>)
 8008e7e:	2200      	movs	r2, #0
 8008e80:	735a      	strb	r2, [r3, #13]
            break;
 8008e82:	e01b      	b.n	8008ebc <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8008e84:	2001      	movs	r0, #1
 8008e86:	f001 fe3d 	bl	800ab04 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8008e8a:	4b0e      	ldr	r3, [pc, #56]	; (8008ec4 <RadioSetModem+0x70>)
 8008e8c:	7b5a      	ldrb	r2, [r3, #13]
 8008e8e:	4b0d      	ldr	r3, [pc, #52]	; (8008ec4 <RadioSetModem+0x70>)
 8008e90:	7b1b      	ldrb	r3, [r3, #12]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d011      	beq.n	8008eba <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8008e96:	4b0b      	ldr	r3, [pc, #44]	; (8008ec4 <RadioSetModem+0x70>)
 8008e98:	7b1a      	ldrb	r2, [r3, #12]
 8008e9a:	4b0a      	ldr	r3, [pc, #40]	; (8008ec4 <RadioSetModem+0x70>)
 8008e9c:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8008e9e:	4b09      	ldr	r3, [pc, #36]	; (8008ec4 <RadioSetModem+0x70>)
 8008ea0:	7b5b      	ldrb	r3, [r3, #13]
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f000 ff4c 	bl	8009d40 <RadioSetPublicNetwork>
            }
            break;
 8008ea8:	e007      	b.n	8008eba <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8008eaa:	2002      	movs	r0, #2
 8008eac:	f001 fe2a 	bl	800ab04 <SUBGRF_SetPacketType>
            break;
 8008eb0:	e004      	b.n	8008ebc <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	f001 fe26 	bl	800ab04 <SUBGRF_SetPacketType>
            break;
 8008eb8:	e000      	b.n	8008ebc <RadioSetModem+0x68>
            break;
 8008eba:	bf00      	nop
    }
}
 8008ebc:	bf00      	nop
 8008ebe:	3708      	adds	r7, #8
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}
 8008ec4:	20002590 	.word	0x20002590

08008ec8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f001 fdd3 	bl	800aa7c <SUBGRF_SetRfFrequency>
}
 8008ed6:	bf00      	nop
 8008ed8:	3708      	adds	r7, #8
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b090      	sub	sp, #64	; 0x40
 8008ee2:	af0a      	add	r7, sp, #40	; 0x28
 8008ee4:	60f8      	str	r0, [r7, #12]
 8008ee6:	60b9      	str	r1, [r7, #8]
 8008ee8:	603b      	str	r3, [r7, #0]
 8008eea:	4613      	mov	r3, r2
 8008eec:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8008efa:	f000 fde0 	bl	8009abe <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8008efe:	2000      	movs	r0, #0
 8008f00:	f7ff ffa8 	bl	8008e54 <RadioSetModem>

    RadioSetChannel( freq );
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f7ff ffdf 	bl	8008ec8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0e:	2300      	movs	r3, #0
 8008f10:	9308      	str	r3, [sp, #32]
 8008f12:	2300      	movs	r3, #0
 8008f14:	9307      	str	r3, [sp, #28]
 8008f16:	2300      	movs	r3, #0
 8008f18:	9306      	str	r3, [sp, #24]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	9305      	str	r3, [sp, #20]
 8008f1e:	2300      	movs	r3, #0
 8008f20:	9304      	str	r3, [sp, #16]
 8008f22:	2300      	movs	r3, #0
 8008f24:	9303      	str	r3, [sp, #12]
 8008f26:	2300      	movs	r3, #0
 8008f28:	9302      	str	r3, [sp, #8]
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	9301      	str	r3, [sp, #4]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	9300      	str	r3, [sp, #0]
 8008f32:	2300      	movs	r3, #0
 8008f34:	f44f 7216 	mov.w	r2, #600	; 0x258
 8008f38:	68b9      	ldr	r1, [r7, #8]
 8008f3a:	2000      	movs	r0, #0
 8008f3c:	f000 f840 	bl	8008fc0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8008f40:	2000      	movs	r0, #0
 8008f42:	f000 fdc3 	bl	8009acc <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8008f46:	f000 ff29 	bl	8009d9c <RadioGetWakeupTime>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7f7 fe5b 	bl	8000c08 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8008f52:	f002 fc5f 	bl	800b814 <UTIL_TIMER_GetCurrentTime>
 8008f56:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8008f58:	e00d      	b.n	8008f76 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8008f5a:	2000      	movs	r0, #0
 8008f5c:	f000 fe6e 	bl	8009c3c <RadioRssi>
 8008f60:	4603      	mov	r3, r0
 8008f62:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8008f64:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8008f68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	dd02      	ble.n	8008f76 <RadioIsChannelFree+0x98>
        {
            status = false;
 8008f70:	2300      	movs	r3, #0
 8008f72:	75fb      	strb	r3, [r7, #23]
            break;
 8008f74:	e006      	b.n	8008f84 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8008f76:	6938      	ldr	r0, [r7, #16]
 8008f78:	f002 fc5e 	bl	800b838 <UTIL_TIMER_GetElapsedTime>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d8ea      	bhi.n	8008f5a <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8008f84:	f000 fd9b 	bl	8009abe <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8008f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3718      	adds	r7, #24
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b082      	sub	sp, #8
 8008f96:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8008f9c:	2001      	movs	r0, #1
 8008f9e:	f7ff ff59 	bl	8008e54 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	2100      	movs	r1, #0
 8008fa8:	2000      	movs	r0, #0
 8008faa:	f001 fd07 	bl	800a9bc <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8008fae:	f001 fa98 	bl	800a4e2 <SUBGRF_GetRandom>
 8008fb2:	6078      	str	r0, [r7, #4]

    return rnd;
 8008fb4:	687b      	ldr	r3, [r7, #4]
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3708      	adds	r7, #8
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
	...

08008fc0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b08a      	sub	sp, #40	; 0x28
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60b9      	str	r1, [r7, #8]
 8008fc8:	607a      	str	r2, [r7, #4]
 8008fca:	461a      	mov	r2, r3
 8008fcc:	4603      	mov	r3, r0
 8008fce:	73fb      	strb	r3, [r7, #15]
 8008fd0:	4613      	mov	r3, r2
 8008fd2:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8008fd4:	4abc      	ldr	r2, [pc, #752]	; (80092c8 <RadioSetRxConfig+0x308>)
 8008fd6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8008fda:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8008fdc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8008fe8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d004      	beq.n	8008ffa <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8008ff0:	4ab6      	ldr	r2, [pc, #728]	; (80092cc <RadioSetRxConfig+0x30c>)
 8008ff2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8008ff6:	7013      	strb	r3, [r2, #0]
 8008ff8:	e002      	b.n	8009000 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8008ffa:	4bb4      	ldr	r3, [pc, #720]	; (80092cc <RadioSetRxConfig+0x30c>)
 8008ffc:	22ff      	movs	r2, #255	; 0xff
 8008ffe:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8009000:	7bfb      	ldrb	r3, [r7, #15]
 8009002:	2b04      	cmp	r3, #4
 8009004:	d009      	beq.n	800901a <RadioSetRxConfig+0x5a>
 8009006:	2b04      	cmp	r3, #4
 8009008:	f300 81da 	bgt.w	80093c0 <RadioSetRxConfig+0x400>
 800900c:	2b00      	cmp	r3, #0
 800900e:	f000 80bf 	beq.w	8009190 <RadioSetRxConfig+0x1d0>
 8009012:	2b01      	cmp	r3, #1
 8009014:	f000 812c 	beq.w	8009270 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8009018:	e1d2      	b.n	80093c0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800901a:	2001      	movs	r0, #1
 800901c:	f001 fbbc 	bl	800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009020:	4ba9      	ldr	r3, [pc, #676]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009022:	2200      	movs	r2, #0
 8009024:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009028:	4aa7      	ldr	r2, [pc, #668]	; (80092c8 <RadioSetRxConfig+0x308>)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800902e:	4ba6      	ldr	r3, [pc, #664]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009030:	2209      	movs	r2, #9
 8009032:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8009036:	4ba4      	ldr	r3, [pc, #656]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009038:	f44f 7248 	mov.w	r2, #800	; 0x320
 800903c:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800903e:	68b8      	ldr	r0, [r7, #8]
 8009040:	f7ff fe72 	bl	8008d28 <RadioGetFskBandwidthRegValue>
 8009044:	4603      	mov	r3, r0
 8009046:	461a      	mov	r2, r3
 8009048:	4b9f      	ldr	r3, [pc, #636]	; (80092c8 <RadioSetRxConfig+0x308>)
 800904a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800904e:	4b9e      	ldr	r3, [pc, #632]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009050:	2200      	movs	r2, #0
 8009052:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8009054:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	b29a      	uxth	r2, r3
 800905a:	4b9b      	ldr	r3, [pc, #620]	; (80092c8 <RadioSetRxConfig+0x308>)
 800905c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800905e:	4b9a      	ldr	r3, [pc, #616]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009060:	2200      	movs	r2, #0
 8009062:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8009064:	4b98      	ldr	r3, [pc, #608]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009066:	2210      	movs	r2, #16
 8009068:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800906a:	4b97      	ldr	r3, [pc, #604]	; (80092c8 <RadioSetRxConfig+0x308>)
 800906c:	2200      	movs	r2, #0
 800906e:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8009070:	4b95      	ldr	r3, [pc, #596]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009072:	2200      	movs	r2, #0
 8009074:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8009076:	4b95      	ldr	r3, [pc, #596]	; (80092cc <RadioSetRxConfig+0x30c>)
 8009078:	781a      	ldrb	r2, [r3, #0]
 800907a:	4b93      	ldr	r3, [pc, #588]	; (80092c8 <RadioSetRxConfig+0x308>)
 800907c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800907e:	4b92      	ldr	r3, [pc, #584]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009080:	2201      	movs	r2, #1
 8009082:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8009084:	4b90      	ldr	r3, [pc, #576]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009086:	2200      	movs	r2, #0
 8009088:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 800908a:	2004      	movs	r0, #4
 800908c:	f7ff fee2 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009090:	488f      	ldr	r0, [pc, #572]	; (80092d0 <RadioSetRxConfig+0x310>)
 8009092:	f001 fdc7 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009096:	488f      	ldr	r0, [pc, #572]	; (80092d4 <RadioSetRxConfig+0x314>)
 8009098:	f001 fe92 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 800909c:	4a8e      	ldr	r2, [pc, #568]	; (80092d8 <RadioSetRxConfig+0x318>)
 800909e:	f107 031c 	add.w	r3, r7, #28
 80090a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80090a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80090aa:	f107 031c 	add.w	r3, r7, #28
 80090ae:	4618      	mov	r0, r3
 80090b0:	f001 f995 	bl	800a3de <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80090b4:	f240 10ff 	movw	r0, #511	; 0x1ff
 80090b8:	f001 f9e0 	bl	800a47c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 80090bc:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80090c0:	f000 fddb 	bl	8009c7a <RadioRead>
 80090c4:	4603      	mov	r3, r0
 80090c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 80090ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090ce:	f023 0310 	bic.w	r3, r3, #16
 80090d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 80090d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80090da:	4619      	mov	r1, r3
 80090dc:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80090e0:	f000 fdb9 	bl	8009c56 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 80090e4:	2104      	movs	r1, #4
 80090e6:	f640 00b9 	movw	r0, #2233	; 0x8b9
 80090ea:	f000 fdb4 	bl	8009c56 <RadioWrite>
            modReg= RadioRead(0x89b);
 80090ee:	f640 009b 	movw	r0, #2203	; 0x89b
 80090f2:	f000 fdc2 	bl	8009c7a <RadioRead>
 80090f6:	4603      	mov	r3, r0
 80090f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80090fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009100:	f023 031c 	bic.w	r3, r3, #28
 8009104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8009108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800910c:	f043 0308 	orr.w	r3, r3, #8
 8009110:	b2db      	uxtb	r3, r3
 8009112:	4619      	mov	r1, r3
 8009114:	f640 009b 	movw	r0, #2203	; 0x89b
 8009118:	f000 fd9d 	bl	8009c56 <RadioWrite>
            modReg= RadioRead(0x6d1);
 800911c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8009120:	f000 fdab 	bl	8009c7a <RadioRead>
 8009124:	4603      	mov	r3, r0
 8009126:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800912a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800912e:	f023 0318 	bic.w	r3, r3, #24
 8009132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8009136:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800913a:	f043 0318 	orr.w	r3, r3, #24
 800913e:	b2db      	uxtb	r3, r3
 8009140:	4619      	mov	r1, r3
 8009142:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8009146:	f000 fd86 	bl	8009c56 <RadioWrite>
            modReg= RadioRead(0x6ac);
 800914a:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800914e:	f000 fd94 	bl	8009c7a <RadioRead>
 8009152:	4603      	mov	r3, r0
 8009154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8009158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800915c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009160:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8009164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009168:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800916c:	b2db      	uxtb	r3, r3
 800916e:	4619      	mov	r1, r3
 8009170:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8009174:	f000 fd6f 	bl	8009c56 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009178:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800917a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800917e:	fb02 f303 	mul.w	r3, r2, r3
 8009182:	461a      	mov	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	fbb2 f3f3 	udiv	r3, r2, r3
 800918a:	4a4f      	ldr	r2, [pc, #316]	; (80092c8 <RadioSetRxConfig+0x308>)
 800918c:	6093      	str	r3, [r2, #8]
            break;
 800918e:	e118      	b.n	80093c2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009190:	2000      	movs	r0, #0
 8009192:	f001 fb01 	bl	800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009196:	4b4c      	ldr	r3, [pc, #304]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800919e:	4a4a      	ldr	r2, [pc, #296]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80091a4:	4b48      	ldr	r3, [pc, #288]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091a6:	220b      	movs	r2, #11
 80091a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80091ac:	68b8      	ldr	r0, [r7, #8]
 80091ae:	f7ff fdbb 	bl	8008d28 <RadioGetFskBandwidthRegValue>
 80091b2:	4603      	mov	r3, r0
 80091b4:	461a      	mov	r2, r3
 80091b6:	4b44      	ldr	r3, [pc, #272]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80091bc:	4b42      	ldr	r3, [pc, #264]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091be:	2200      	movs	r2, #0
 80091c0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80091c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80091c4:	00db      	lsls	r3, r3, #3
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	4b3f      	ldr	r3, [pc, #252]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091ca:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80091cc:	4b3e      	ldr	r3, [pc, #248]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091ce:	2204      	movs	r2, #4
 80091d0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80091d2:	4b3d      	ldr	r3, [pc, #244]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091d4:	2218      	movs	r2, #24
 80091d6:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80091d8:	4b3b      	ldr	r3, [pc, #236]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091da:	2200      	movs	r2, #0
 80091dc:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80091de:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80091e2:	f083 0301 	eor.w	r3, r3, #1
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	461a      	mov	r2, r3
 80091ea:	4b37      	ldr	r3, [pc, #220]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091ec:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80091ee:	4b37      	ldr	r3, [pc, #220]	; (80092cc <RadioSetRxConfig+0x30c>)
 80091f0:	781a      	ldrb	r2, [r3, #0]
 80091f2:	4b35      	ldr	r3, [pc, #212]	; (80092c8 <RadioSetRxConfig+0x308>)
 80091f4:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80091f6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d003      	beq.n	8009206 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80091fe:	4b32      	ldr	r3, [pc, #200]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009200:	22f2      	movs	r2, #242	; 0xf2
 8009202:	75da      	strb	r2, [r3, #23]
 8009204:	e002      	b.n	800920c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009206:	4b30      	ldr	r3, [pc, #192]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009208:	2201      	movs	r2, #1
 800920a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800920c:	4b2e      	ldr	r3, [pc, #184]	; (80092c8 <RadioSetRxConfig+0x308>)
 800920e:	2201      	movs	r2, #1
 8009210:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8009212:	f000 fc54 	bl	8009abe <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8009216:	4b2c      	ldr	r3, [pc, #176]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009218:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800921c:	2b00      	cmp	r3, #0
 800921e:	bf14      	ite	ne
 8009220:	2301      	movne	r3, #1
 8009222:	2300      	moveq	r3, #0
 8009224:	b2db      	uxtb	r3, r3
 8009226:	4618      	mov	r0, r3
 8009228:	f7ff fe14 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800922c:	4828      	ldr	r0, [pc, #160]	; (80092d0 <RadioSetRxConfig+0x310>)
 800922e:	f001 fcf9 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009232:	4828      	ldr	r0, [pc, #160]	; (80092d4 <RadioSetRxConfig+0x314>)
 8009234:	f001 fdc4 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8009238:	4a28      	ldr	r2, [pc, #160]	; (80092dc <RadioSetRxConfig+0x31c>)
 800923a:	f107 0314 	add.w	r3, r7, #20
 800923e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009242:	e883 0003 	stmia.w	r3, {r0, r1}
 8009246:	f107 0314 	add.w	r3, r7, #20
 800924a:	4618      	mov	r0, r3
 800924c:	f001 f8c7 	bl	800a3de <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8009250:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009254:	f001 f912 	bl	800a47c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8009258:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800925a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800925e:	fb02 f303 	mul.w	r3, r2, r3
 8009262:	461a      	mov	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	fbb2 f3f3 	udiv	r3, r2, r3
 800926a:	4a17      	ldr	r2, [pc, #92]	; (80092c8 <RadioSetRxConfig+0x308>)
 800926c:	6093      	str	r3, [r2, #8]
            break;
 800926e:	e0a8      	b.n	80093c2 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8009270:	2000      	movs	r0, #0
 8009272:	f001 fa91 	bl	800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8009276:	4b14      	ldr	r3, [pc, #80]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009278:	2201      	movs	r2, #1
 800927a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	b2da      	uxtb	r2, r3
 8009282:	4b11      	ldr	r3, [pc, #68]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8009288:	4a15      	ldr	r2, [pc, #84]	; (80092e0 <RadioSetRxConfig+0x320>)
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	4413      	add	r3, r2
 800928e:	781a      	ldrb	r2, [r3, #0]
 8009290:	4b0d      	ldr	r3, [pc, #52]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009292:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8009296:	4a0c      	ldr	r2, [pc, #48]	; (80092c8 <RadioSetRxConfig+0x308>)
 8009298:	7bbb      	ldrb	r3, [r7, #14]
 800929a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d105      	bne.n	80092b0 <RadioSetRxConfig+0x2f0>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2b0b      	cmp	r3, #11
 80092a8:	d008      	beq.n	80092bc <RadioSetRxConfig+0x2fc>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2b0c      	cmp	r3, #12
 80092ae:	d005      	beq.n	80092bc <RadioSetRxConfig+0x2fc>
 80092b0:	68bb      	ldr	r3, [r7, #8]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d116      	bne.n	80092e4 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2b0c      	cmp	r3, #12
 80092ba:	d113      	bne.n	80092e4 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80092bc:	4b02      	ldr	r3, [pc, #8]	; (80092c8 <RadioSetRxConfig+0x308>)
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80092c4:	e012      	b.n	80092ec <RadioSetRxConfig+0x32c>
 80092c6:	bf00      	nop
 80092c8:	20002590 	.word	0x20002590
 80092cc:	20000058 	.word	0x20000058
 80092d0:	200025c8 	.word	0x200025c8
 80092d4:	2000259e 	.word	0x2000259e
 80092d8:	0800bd88 	.word	0x0800bd88
 80092dc:	0800bd90 	.word	0x0800bd90
 80092e0:	0800c000 	.word	0x0800c000
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80092e4:	4b39      	ldr	r3, [pc, #228]	; (80093cc <RadioSetRxConfig+0x40c>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80092ec:	4b37      	ldr	r3, [pc, #220]	; (80093cc <RadioSetRxConfig+0x40c>)
 80092ee:	2201      	movs	r2, #1
 80092f0:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80092f2:	4b36      	ldr	r3, [pc, #216]	; (80093cc <RadioSetRxConfig+0x40c>)
 80092f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80092f8:	2b05      	cmp	r3, #5
 80092fa:	d004      	beq.n	8009306 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80092fc:	4b33      	ldr	r3, [pc, #204]	; (80093cc <RadioSetRxConfig+0x40c>)
 80092fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8009302:	2b06      	cmp	r3, #6
 8009304:	d10a      	bne.n	800931c <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8009306:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009308:	2b0b      	cmp	r3, #11
 800930a:	d803      	bhi.n	8009314 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800930c:	4b2f      	ldr	r3, [pc, #188]	; (80093cc <RadioSetRxConfig+0x40c>)
 800930e:	220c      	movs	r2, #12
 8009310:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8009312:	e006      	b.n	8009322 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009314:	4a2d      	ldr	r2, [pc, #180]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009316:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009318:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800931a:	e002      	b.n	8009322 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800931c:	4a2b      	ldr	r2, [pc, #172]	; (80093cc <RadioSetRxConfig+0x40c>)
 800931e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009320:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8009322:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8009326:	4b29      	ldr	r3, [pc, #164]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009328:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800932a:	4b29      	ldr	r3, [pc, #164]	; (80093d0 <RadioSetRxConfig+0x410>)
 800932c:	781a      	ldrb	r2, [r3, #0]
 800932e:	4b27      	ldr	r3, [pc, #156]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009330:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8009332:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8009336:	4b25      	ldr	r3, [pc, #148]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009338:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800933c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8009340:	4b22      	ldr	r3, [pc, #136]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009342:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8009346:	f000 fbba 	bl	8009abe <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800934a:	4b20      	ldr	r3, [pc, #128]	; (80093cc <RadioSetRxConfig+0x40c>)
 800934c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009350:	2b00      	cmp	r3, #0
 8009352:	bf14      	ite	ne
 8009354:	2301      	movne	r3, #1
 8009356:	2300      	moveq	r3, #0
 8009358:	b2db      	uxtb	r3, r3
 800935a:	4618      	mov	r0, r3
 800935c:	f7ff fd7a 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009360:	481c      	ldr	r0, [pc, #112]	; (80093d4 <RadioSetRxConfig+0x414>)
 8009362:	f001 fc5f 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009366:	481c      	ldr	r0, [pc, #112]	; (80093d8 <RadioSetRxConfig+0x418>)
 8009368:	f001 fd2a 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800936c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800936e:	b2db      	uxtb	r3, r3
 8009370:	4618      	mov	r0, r3
 8009372:	f001 fa23 	bl	800a7bc <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8009376:	4b15      	ldr	r3, [pc, #84]	; (80093cc <RadioSetRxConfig+0x40c>)
 8009378:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800937c:	2b01      	cmp	r3, #1
 800937e:	d10d      	bne.n	800939c <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8009380:	f240 7036 	movw	r0, #1846	; 0x736
 8009384:	f001 fe84 	bl	800b090 <SUBGRF_ReadRegister>
 8009388:	4603      	mov	r3, r0
 800938a:	f023 0304 	bic.w	r3, r3, #4
 800938e:	b2db      	uxtb	r3, r3
 8009390:	4619      	mov	r1, r3
 8009392:	f240 7036 	movw	r0, #1846	; 0x736
 8009396:	f001 fe67 	bl	800b068 <SUBGRF_WriteRegister>
 800939a:	e00c      	b.n	80093b6 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 800939c:	f240 7036 	movw	r0, #1846	; 0x736
 80093a0:	f001 fe76 	bl	800b090 <SUBGRF_ReadRegister>
 80093a4:	4603      	mov	r3, r0
 80093a6:	f043 0304 	orr.w	r3, r3, #4
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	4619      	mov	r1, r3
 80093ae:	f240 7036 	movw	r0, #1846	; 0x736
 80093b2:	f001 fe59 	bl	800b068 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80093b6:	4b05      	ldr	r3, [pc, #20]	; (80093cc <RadioSetRxConfig+0x40c>)
 80093b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80093bc:	609a      	str	r2, [r3, #8]
            break;
 80093be:	e000      	b.n	80093c2 <RadioSetRxConfig+0x402>
            break;
 80093c0:	bf00      	nop
    }
}
 80093c2:	bf00      	nop
 80093c4:	3728      	adds	r7, #40	; 0x28
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}
 80093ca:	bf00      	nop
 80093cc:	20002590 	.word	0x20002590
 80093d0:	20000058 	.word	0x20000058
 80093d4:	200025c8 	.word	0x200025c8
 80093d8:	2000259e 	.word	0x2000259e

080093dc <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60ba      	str	r2, [r7, #8]
 80093e4:	607b      	str	r3, [r7, #4]
 80093e6:	4603      	mov	r3, r0
 80093e8:	73fb      	strb	r3, [r7, #15]
 80093ea:	460b      	mov	r3, r1
 80093ec:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
 80093f0:	2b03      	cmp	r3, #3
 80093f2:	d007      	beq.n	8009404 <RadioSetTxConfig+0x28>
 80093f4:	2b03      	cmp	r3, #3
 80093f6:	f300 80e5 	bgt.w	80095c4 <RadioSetTxConfig+0x1e8>
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d014      	beq.n	8009428 <RadioSetTxConfig+0x4c>
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d073      	beq.n	80094ea <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8009402:	e0df      	b.n	80095c4 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8009404:	2003      	movs	r0, #3
 8009406:	f7ff fd25 	bl	8008e54 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 800940a:	4b89      	ldr	r3, [pc, #548]	; (8009630 <RadioSetTxConfig+0x254>)
 800940c:	2202      	movs	r2, #2
 800940e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8009412:	4a87      	ldr	r2, [pc, #540]	; (8009630 <RadioSetTxConfig+0x254>)
 8009414:	6a3b      	ldr	r3, [r7, #32]
 8009416:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8009418:	4b85      	ldr	r3, [pc, #532]	; (8009630 <RadioSetTxConfig+0x254>)
 800941a:	2216      	movs	r2, #22
 800941c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8009420:	4884      	ldr	r0, [pc, #528]	; (8009634 <RadioSetTxConfig+0x258>)
 8009422:	f001 fbff 	bl	800ac24 <SUBGRF_SetModulationParams>
            break;
 8009426:	e0ce      	b.n	80095c6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8009428:	4b81      	ldr	r3, [pc, #516]	; (8009630 <RadioSetTxConfig+0x254>)
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8009430:	4a7f      	ldr	r2, [pc, #508]	; (8009630 <RadioSetTxConfig+0x254>)
 8009432:	6a3b      	ldr	r3, [r7, #32]
 8009434:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8009436:	4b7e      	ldr	r3, [pc, #504]	; (8009630 <RadioSetTxConfig+0x254>)
 8009438:	220b      	movs	r2, #11
 800943a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7ff fc72 	bl	8008d28 <RadioGetFskBandwidthRegValue>
 8009444:	4603      	mov	r3, r0
 8009446:	461a      	mov	r2, r3
 8009448:	4b79      	ldr	r3, [pc, #484]	; (8009630 <RadioSetTxConfig+0x254>)
 800944a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 800944e:	4a78      	ldr	r2, [pc, #480]	; (8009630 <RadioSetTxConfig+0x254>)
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8009454:	4b76      	ldr	r3, [pc, #472]	; (8009630 <RadioSetTxConfig+0x254>)
 8009456:	2200      	movs	r2, #0
 8009458:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800945a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800945c:	00db      	lsls	r3, r3, #3
 800945e:	b29a      	uxth	r2, r3
 8009460:	4b73      	ldr	r3, [pc, #460]	; (8009630 <RadioSetTxConfig+0x254>)
 8009462:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8009464:	4b72      	ldr	r3, [pc, #456]	; (8009630 <RadioSetTxConfig+0x254>)
 8009466:	2204      	movs	r2, #4
 8009468:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800946a:	4b71      	ldr	r3, [pc, #452]	; (8009630 <RadioSetTxConfig+0x254>)
 800946c:	2218      	movs	r2, #24
 800946e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8009470:	4b6f      	ldr	r3, [pc, #444]	; (8009630 <RadioSetTxConfig+0x254>)
 8009472:	2200      	movs	r2, #0
 8009474:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8009476:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800947a:	f083 0301 	eor.w	r3, r3, #1
 800947e:	b2db      	uxtb	r3, r3
 8009480:	461a      	mov	r2, r3
 8009482:	4b6b      	ldr	r3, [pc, #428]	; (8009630 <RadioSetTxConfig+0x254>)
 8009484:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8009486:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800948a:	2b00      	cmp	r3, #0
 800948c:	d003      	beq.n	8009496 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800948e:	4b68      	ldr	r3, [pc, #416]	; (8009630 <RadioSetTxConfig+0x254>)
 8009490:	22f2      	movs	r2, #242	; 0xf2
 8009492:	75da      	strb	r2, [r3, #23]
 8009494:	e002      	b.n	800949c <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8009496:	4b66      	ldr	r3, [pc, #408]	; (8009630 <RadioSetTxConfig+0x254>)
 8009498:	2201      	movs	r2, #1
 800949a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800949c:	4b64      	ldr	r3, [pc, #400]	; (8009630 <RadioSetTxConfig+0x254>)
 800949e:	2201      	movs	r2, #1
 80094a0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80094a2:	f000 fb0c 	bl	8009abe <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80094a6:	4b62      	ldr	r3, [pc, #392]	; (8009630 <RadioSetTxConfig+0x254>)
 80094a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	bf14      	ite	ne
 80094b0:	2301      	movne	r3, #1
 80094b2:	2300      	moveq	r3, #0
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	4618      	mov	r0, r3
 80094b8:	f7ff fccc 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80094bc:	485d      	ldr	r0, [pc, #372]	; (8009634 <RadioSetTxConfig+0x258>)
 80094be:	f001 fbb1 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80094c2:	485d      	ldr	r0, [pc, #372]	; (8009638 <RadioSetTxConfig+0x25c>)
 80094c4:	f001 fc7c 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80094c8:	4a5c      	ldr	r2, [pc, #368]	; (800963c <RadioSetTxConfig+0x260>)
 80094ca:	f107 0310 	add.w	r3, r7, #16
 80094ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80094d2:	e883 0003 	stmia.w	r3, {r0, r1}
 80094d6:	f107 0310 	add.w	r3, r7, #16
 80094da:	4618      	mov	r0, r3
 80094dc:	f000 ff7f 	bl	800a3de <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80094e0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80094e4:	f000 ffca 	bl	800a47c <SUBGRF_SetWhiteningSeed>
            break;
 80094e8:	e06d      	b.n	80095c6 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80094ea:	4b51      	ldr	r3, [pc, #324]	; (8009630 <RadioSetTxConfig+0x254>)
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	b2da      	uxtb	r2, r3
 80094f6:	4b4e      	ldr	r3, [pc, #312]	; (8009630 <RadioSetTxConfig+0x254>)
 80094f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80094fc:	4a50      	ldr	r2, [pc, #320]	; (8009640 <RadioSetTxConfig+0x264>)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4413      	add	r3, r2
 8009502:	781a      	ldrb	r2, [r3, #0]
 8009504:	4b4a      	ldr	r3, [pc, #296]	; (8009630 <RadioSetTxConfig+0x254>)
 8009506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800950a:	4a49      	ldr	r2, [pc, #292]	; (8009630 <RadioSetTxConfig+0x254>)
 800950c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009510:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d105      	bne.n	8009526 <RadioSetTxConfig+0x14a>
 800951a:	6a3b      	ldr	r3, [r7, #32]
 800951c:	2b0b      	cmp	r3, #11
 800951e:	d008      	beq.n	8009532 <RadioSetTxConfig+0x156>
 8009520:	6a3b      	ldr	r3, [r7, #32]
 8009522:	2b0c      	cmp	r3, #12
 8009524:	d005      	beq.n	8009532 <RadioSetTxConfig+0x156>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2b01      	cmp	r3, #1
 800952a:	d107      	bne.n	800953c <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800952c:	6a3b      	ldr	r3, [r7, #32]
 800952e:	2b0c      	cmp	r3, #12
 8009530:	d104      	bne.n	800953c <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8009532:	4b3f      	ldr	r3, [pc, #252]	; (8009630 <RadioSetTxConfig+0x254>)
 8009534:	2201      	movs	r2, #1
 8009536:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800953a:	e003      	b.n	8009544 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800953c:	4b3c      	ldr	r3, [pc, #240]	; (8009630 <RadioSetTxConfig+0x254>)
 800953e:	2200      	movs	r2, #0
 8009540:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8009544:	4b3a      	ldr	r3, [pc, #232]	; (8009630 <RadioSetTxConfig+0x254>)
 8009546:	2201      	movs	r2, #1
 8009548:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800954a:	4b39      	ldr	r3, [pc, #228]	; (8009630 <RadioSetTxConfig+0x254>)
 800954c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009550:	2b05      	cmp	r3, #5
 8009552:	d004      	beq.n	800955e <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8009554:	4b36      	ldr	r3, [pc, #216]	; (8009630 <RadioSetTxConfig+0x254>)
 8009556:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800955a:	2b06      	cmp	r3, #6
 800955c:	d10a      	bne.n	8009574 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 800955e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009560:	2b0b      	cmp	r3, #11
 8009562:	d803      	bhi.n	800956c <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8009564:	4b32      	ldr	r3, [pc, #200]	; (8009630 <RadioSetTxConfig+0x254>)
 8009566:	220c      	movs	r2, #12
 8009568:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800956a:	e006      	b.n	800957a <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800956c:	4a30      	ldr	r2, [pc, #192]	; (8009630 <RadioSetTxConfig+0x254>)
 800956e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009570:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8009572:	e002      	b.n	800957a <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8009574:	4a2e      	ldr	r2, [pc, #184]	; (8009630 <RadioSetTxConfig+0x254>)
 8009576:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009578:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800957a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800957e:	4b2c      	ldr	r3, [pc, #176]	; (8009630 <RadioSetTxConfig+0x254>)
 8009580:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8009582:	4b30      	ldr	r3, [pc, #192]	; (8009644 <RadioSetTxConfig+0x268>)
 8009584:	781a      	ldrb	r2, [r3, #0]
 8009586:	4b2a      	ldr	r3, [pc, #168]	; (8009630 <RadioSetTxConfig+0x254>)
 8009588:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 800958a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800958e:	4b28      	ldr	r3, [pc, #160]	; (8009630 <RadioSetTxConfig+0x254>)
 8009590:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8009594:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8009598:	4b25      	ldr	r3, [pc, #148]	; (8009630 <RadioSetTxConfig+0x254>)
 800959a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800959e:	f000 fa8e 	bl	8009abe <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80095a2:	4b23      	ldr	r3, [pc, #140]	; (8009630 <RadioSetTxConfig+0x254>)
 80095a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	bf14      	ite	ne
 80095ac:	2301      	movne	r3, #1
 80095ae:	2300      	moveq	r3, #0
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7ff fc4e 	bl	8008e54 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80095b8:	481e      	ldr	r0, [pc, #120]	; (8009634 <RadioSetTxConfig+0x258>)
 80095ba:	f001 fb33 	bl	800ac24 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80095be:	481e      	ldr	r0, [pc, #120]	; (8009638 <RadioSetTxConfig+0x25c>)
 80095c0:	f001 fbfe 	bl	800adc0 <SUBGRF_SetPacketParams>
            break;
 80095c4:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80095c6:	7bfb      	ldrb	r3, [r7, #15]
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d112      	bne.n	80095f2 <RadioSetTxConfig+0x216>
 80095cc:	4b18      	ldr	r3, [pc, #96]	; (8009630 <RadioSetTxConfig+0x254>)
 80095ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095d2:	2b06      	cmp	r3, #6
 80095d4:	d10d      	bne.n	80095f2 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80095d6:	f640 0089 	movw	r0, #2185	; 0x889
 80095da:	f001 fd59 	bl	800b090 <SUBGRF_ReadRegister>
 80095de:	4603      	mov	r3, r0
 80095e0:	f023 0304 	bic.w	r3, r3, #4
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	4619      	mov	r1, r3
 80095e8:	f640 0089 	movw	r0, #2185	; 0x889
 80095ec:	f001 fd3c 	bl	800b068 <SUBGRF_WriteRegister>
 80095f0:	e00c      	b.n	800960c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80095f2:	f640 0089 	movw	r0, #2185	; 0x889
 80095f6:	f001 fd4b 	bl	800b090 <SUBGRF_ReadRegister>
 80095fa:	4603      	mov	r3, r0
 80095fc:	f043 0304 	orr.w	r3, r3, #4
 8009600:	b2db      	uxtb	r3, r3
 8009602:	4619      	mov	r1, r3
 8009604:	f640 0089 	movw	r0, #2185	; 0x889
 8009608:	f001 fd2e 	bl	800b068 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800960c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009610:	4618      	mov	r0, r3
 8009612:	f001 fdcd 	bl	800b1b0 <SUBGRF_SetRfTxPower>
 8009616:	4603      	mov	r3, r0
 8009618:	461a      	mov	r2, r3
 800961a:	4b05      	ldr	r3, [pc, #20]	; (8009630 <RadioSetTxConfig+0x254>)
 800961c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8009620:	4a03      	ldr	r2, [pc, #12]	; (8009630 <RadioSetTxConfig+0x254>)
 8009622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009624:	6053      	str	r3, [r2, #4]
}
 8009626:	bf00      	nop
 8009628:	3718      	adds	r7, #24
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}
 800962e:	bf00      	nop
 8009630:	20002590 	.word	0x20002590
 8009634:	200025c8 	.word	0x200025c8
 8009638:	2000259e 	.word	0x2000259e
 800963c:	0800bd90 	.word	0x0800bd90
 8009640:	0800c000 	.word	0x0800c000
 8009644:	20000058 	.word	0x20000058

08009648 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
    return true;
 8009650:	2301      	movs	r3, #1
}
 8009652:	4618      	mov	r0, r3
 8009654:	370c      	adds	r7, #12
 8009656:	46bd      	mov	sp, r7
 8009658:	bc80      	pop	{r7}
 800965a:	4770      	bx	lr

0800965c <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 800965c:	b480      	push	{r7}
 800965e:	b085      	sub	sp, #20
 8009660:	af00      	add	r7, sp, #0
 8009662:	4603      	mov	r3, r0
 8009664:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8009666:	2300      	movs	r3, #0
 8009668:	60fb      	str	r3, [r7, #12]

    switch( bw )
 800966a:	79fb      	ldrb	r3, [r7, #7]
 800966c:	2b0a      	cmp	r3, #10
 800966e:	d83e      	bhi.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
 8009670:	a201      	add	r2, pc, #4	; (adr r2, 8009678 <RadioGetLoRaBandwidthInHz+0x1c>)
 8009672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009676:	bf00      	nop
 8009678:	080096a5 	.word	0x080096a5
 800967c:	080096b5 	.word	0x080096b5
 8009680:	080096c5 	.word	0x080096c5
 8009684:	080096d5 	.word	0x080096d5
 8009688:	080096dd 	.word	0x080096dd
 800968c:	080096e3 	.word	0x080096e3
 8009690:	080096e9 	.word	0x080096e9
 8009694:	080096ef 	.word	0x080096ef
 8009698:	080096ad 	.word	0x080096ad
 800969c:	080096bd 	.word	0x080096bd
 80096a0:	080096cd 	.word	0x080096cd
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80096a4:	f641 6384 	movw	r3, #7812	; 0x1e84
 80096a8:	60fb      	str	r3, [r7, #12]
        break;
 80096aa:	e020      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80096ac:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80096b0:	60fb      	str	r3, [r7, #12]
        break;
 80096b2:	e01c      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80096b4:	f643 5309 	movw	r3, #15625	; 0x3d09
 80096b8:	60fb      	str	r3, [r7, #12]
        break;
 80096ba:	e018      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80096bc:	f245 1361 	movw	r3, #20833	; 0x5161
 80096c0:	60fb      	str	r3, [r7, #12]
        break;
 80096c2:	e014      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80096c4:	f647 2312 	movw	r3, #31250	; 0x7a12
 80096c8:	60fb      	str	r3, [r7, #12]
        break;
 80096ca:	e010      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80096cc:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 80096d0:	60fb      	str	r3, [r7, #12]
        break;
 80096d2:	e00c      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80096d4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80096d8:	60fb      	str	r3, [r7, #12]
        break;
 80096da:	e008      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80096dc:	4b07      	ldr	r3, [pc, #28]	; (80096fc <RadioGetLoRaBandwidthInHz+0xa0>)
 80096de:	60fb      	str	r3, [r7, #12]
        break;
 80096e0:	e005      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80096e2:	4b07      	ldr	r3, [pc, #28]	; (8009700 <RadioGetLoRaBandwidthInHz+0xa4>)
 80096e4:	60fb      	str	r3, [r7, #12]
        break;
 80096e6:	e002      	b.n	80096ee <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80096e8:	4b06      	ldr	r3, [pc, #24]	; (8009704 <RadioGetLoRaBandwidthInHz+0xa8>)
 80096ea:	60fb      	str	r3, [r7, #12]
        break;
 80096ec:	bf00      	nop
    }

    return bandwidthInHz;
 80096ee:	68fb      	ldr	r3, [r7, #12]
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3714      	adds	r7, #20
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bc80      	pop	{r7}
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	0001e848 	.word	0x0001e848
 8009700:	0003d090 	.word	0x0003d090
 8009704:	0007a120 	.word	0x0007a120

08009708 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	4608      	mov	r0, r1
 8009712:	4611      	mov	r1, r2
 8009714:	461a      	mov	r2, r3
 8009716:	4603      	mov	r3, r0
 8009718:	70fb      	strb	r3, [r7, #3]
 800971a:	460b      	mov	r3, r1
 800971c:	803b      	strh	r3, [r7, #0]
 800971e:	4613      	mov	r3, r2
 8009720:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8009722:	883b      	ldrh	r3, [r7, #0]
 8009724:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8009726:	78ba      	ldrb	r2, [r7, #2]
 8009728:	f082 0201 	eor.w	r2, r2, #1
 800972c:	b2d2      	uxtb	r2, r2
 800972e:	2a00      	cmp	r2, #0
 8009730:	d001      	beq.n	8009736 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8009732:	2208      	movs	r2, #8
 8009734:	e000      	b.n	8009738 <RadioGetGfskTimeOnAirNumerator+0x30>
 8009736:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8009738:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800973a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800973e:	7c3b      	ldrb	r3, [r7, #16]
 8009740:	7d39      	ldrb	r1, [r7, #20]
 8009742:	2900      	cmp	r1, #0
 8009744:	d001      	beq.n	800974a <RadioGetGfskTimeOnAirNumerator+0x42>
 8009746:	2102      	movs	r1, #2
 8009748:	e000      	b.n	800974c <RadioGetGfskTimeOnAirNumerator+0x44>
 800974a:	2100      	movs	r1, #0
 800974c:	440b      	add	r3, r1
 800974e:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8009750:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8009752:	4618      	mov	r0, r3
 8009754:	370c      	adds	r7, #12
 8009756:	46bd      	mov	sp, r7
 8009758:	bc80      	pop	{r7}
 800975a:	4770      	bx	lr

0800975c <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 800975c:	b480      	push	{r7}
 800975e:	b08b      	sub	sp, #44	; 0x2c
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	4611      	mov	r1, r2
 8009768:	461a      	mov	r2, r3
 800976a:	460b      	mov	r3, r1
 800976c:	71fb      	strb	r3, [r7, #7]
 800976e:	4613      	mov	r3, r2
 8009770:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8009772:	79fb      	ldrb	r3, [r7, #7]
 8009774:	3304      	adds	r3, #4
 8009776:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8009778:	2300      	movs	r3, #0
 800977a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2b05      	cmp	r3, #5
 8009782:	d002      	beq.n	800978a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2b06      	cmp	r3, #6
 8009788:	d104      	bne.n	8009794 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 800978a:	88bb      	ldrh	r3, [r7, #4]
 800978c:	2b0b      	cmp	r3, #11
 800978e:	d801      	bhi.n	8009794 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8009790:	230c      	movs	r3, #12
 8009792:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d105      	bne.n	80097a6 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	2b0b      	cmp	r3, #11
 800979e:	d008      	beq.n	80097b2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2b0c      	cmp	r3, #12
 80097a4:	d005      	beq.n	80097b2 <RadioGetLoRaTimeOnAirNumerator+0x56>
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d105      	bne.n	80097b8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	2b0c      	cmp	r3, #12
 80097b0:	d102      	bne.n	80097b8 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80097b2:	2301      	movs	r3, #1
 80097b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80097b8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80097bc:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80097be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80097c2:	2a00      	cmp	r2, #0
 80097c4:	d001      	beq.n	80097ca <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80097c6:	2210      	movs	r2, #16
 80097c8:	e000      	b.n	80097cc <RadioGetLoRaTimeOnAirNumerator+0x70>
 80097ca:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80097cc:	4413      	add	r3, r2
 80097ce:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80097d4:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80097d6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80097da:	2a00      	cmp	r2, #0
 80097dc:	d001      	beq.n	80097e2 <RadioGetLoRaTimeOnAirNumerator+0x86>
 80097de:	2200      	movs	r2, #0
 80097e0:	e000      	b.n	80097e4 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80097e2:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80097e4:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80097e6:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	2b06      	cmp	r3, #6
 80097ec:	d803      	bhi.n	80097f6 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	623b      	str	r3, [r7, #32]
 80097f4:	e00e      	b.n	8009814 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	3308      	adds	r3, #8
 80097fa:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 80097fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009800:	2b00      	cmp	r3, #0
 8009802:	d004      	beq.n	800980e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	3b02      	subs	r3, #2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	623b      	str	r3, [r7, #32]
 800980c:	e002      	b.n	8009814 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8009814:	69fb      	ldr	r3, [r7, #28]
 8009816:	2b00      	cmp	r3, #0
 8009818:	da01      	bge.n	800981e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	6a3b      	ldr	r3, [r7, #32]
 8009822:	4413      	add	r3, r2
 8009824:	1e5a      	subs	r2, r3, #1
 8009826:	6a3b      	ldr	r3, [r7, #32]
 8009828:	fb92 f3f3 	sdiv	r3, r2, r3
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	fb02 f203 	mul.w	r2, r2, r3
 8009832:	88bb      	ldrh	r3, [r7, #4]
 8009834:	4413      	add	r3, r2
    int32_t intermediate =
 8009836:	330c      	adds	r3, #12
 8009838:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	2b06      	cmp	r3, #6
 800983e:	d802      	bhi.n	8009846 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	3302      	adds	r3, #2
 8009844:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8009846:	69bb      	ldr	r3, [r7, #24]
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	1c5a      	adds	r2, r3, #1
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	3b02      	subs	r3, #2
 8009850:	fa02 f303 	lsl.w	r3, r2, r3
}
 8009854:	4618      	mov	r0, r3
 8009856:	372c      	adds	r7, #44	; 0x2c
 8009858:	46bd      	mov	sp, r7
 800985a:	bc80      	pop	{r7}
 800985c:	4770      	bx	lr
	...

08009860 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b08a      	sub	sp, #40	; 0x28
 8009864:	af04      	add	r7, sp, #16
 8009866:	60b9      	str	r1, [r7, #8]
 8009868:	607a      	str	r2, [r7, #4]
 800986a:	461a      	mov	r2, r3
 800986c:	4603      	mov	r3, r0
 800986e:	73fb      	strb	r3, [r7, #15]
 8009870:	4613      	mov	r3, r2
 8009872:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8009874:	2300      	movs	r3, #0
 8009876:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8009878:	2301      	movs	r3, #1
 800987a:	613b      	str	r3, [r7, #16]

    switch( modem )
 800987c:	7bfb      	ldrb	r3, [r7, #15]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d002      	beq.n	8009888 <RadioTimeOnAir+0x28>
 8009882:	2b01      	cmp	r3, #1
 8009884:	d017      	beq.n	80098b6 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8009886:	e035      	b.n	80098f4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8009888:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 800988c:	8c3a      	ldrh	r2, [r7, #32]
 800988e:	7bb9      	ldrb	r1, [r7, #14]
 8009890:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009894:	9301      	str	r3, [sp, #4]
 8009896:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	4603      	mov	r3, r0
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7ff ff32 	bl	8009708 <RadioGetGfskTimeOnAirNumerator>
 80098a4:	4603      	mov	r3, r0
 80098a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80098aa:	fb02 f303 	mul.w	r3, r2, r3
 80098ae:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	613b      	str	r3, [r7, #16]
        break;
 80098b4:	e01e      	b.n	80098f4 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80098b6:	8c39      	ldrh	r1, [r7, #32]
 80098b8:	7bba      	ldrb	r2, [r7, #14]
 80098ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80098be:	9302      	str	r3, [sp, #8]
 80098c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098c4:	9301      	str	r3, [sp, #4]
 80098c6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	460b      	mov	r3, r1
 80098ce:	6879      	ldr	r1, [r7, #4]
 80098d0:	68b8      	ldr	r0, [r7, #8]
 80098d2:	f7ff ff43 	bl	800975c <RadioGetLoRaTimeOnAirNumerator>
 80098d6:	4603      	mov	r3, r0
 80098d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80098dc:	fb02 f303 	mul.w	r3, r2, r3
 80098e0:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80098e2:	4a0a      	ldr	r2, [pc, #40]	; (800990c <RadioTimeOnAir+0xac>)
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	4413      	add	r3, r2
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	4618      	mov	r0, r3
 80098ec:	f7ff feb6 	bl	800965c <RadioGetLoRaBandwidthInHz>
 80098f0:	6138      	str	r0, [r7, #16]
        break;
 80098f2:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	4413      	add	r3, r2
 80098fa:	1e5a      	subs	r2, r3, #1
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8009902:	4618      	mov	r0, r3
 8009904:	3718      	adds	r7, #24
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	0800c000 	.word	0x0800c000

08009910 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b08c      	sub	sp, #48	; 0x30
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
 8009918:	460b      	mov	r3, r1
 800991a:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800991c:	2300      	movs	r3, #0
 800991e:	2200      	movs	r2, #0
 8009920:	f240 2101 	movw	r1, #513	; 0x201
 8009924:	f240 2001 	movw	r0, #513	; 0x201
 8009928:	f001 f848 	bl	800a9bc <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800992c:	4b57      	ldr	r3, [pc, #348]	; (8009a8c <RadioSend+0x17c>)
 800992e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009932:	2101      	movs	r1, #1
 8009934:	4618      	mov	r0, r3
 8009936:	f001 fc13 	bl	800b160 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 800993a:	4b54      	ldr	r3, [pc, #336]	; (8009a8c <RadioSend+0x17c>)
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	2b03      	cmp	r3, #3
 8009940:	f200 8095 	bhi.w	8009a6e <RadioSend+0x15e>
 8009944:	a201      	add	r2, pc, #4	; (adr r2, 800994c <RadioSend+0x3c>)
 8009946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994a:	bf00      	nop
 800994c:	08009977 	.word	0x08009977
 8009950:	0800995d 	.word	0x0800995d
 8009954:	08009991 	.word	0x08009991
 8009958:	080099b1 	.word	0x080099b1
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 800995c:	4a4b      	ldr	r2, [pc, #300]	; (8009a8c <RadioSend+0x17c>)
 800995e:	78fb      	ldrb	r3, [r7, #3]
 8009960:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009962:	484b      	ldr	r0, [pc, #300]	; (8009a90 <RadioSend+0x180>)
 8009964:	f001 fa2c 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009968:	78fb      	ldrb	r3, [r7, #3]
 800996a:	2200      	movs	r2, #0
 800996c:	4619      	mov	r1, r3
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fd22 	bl	800a3b8 <SUBGRF_SendPayload>
            break;
 8009974:	e07c      	b.n	8009a70 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8009976:	4a45      	ldr	r2, [pc, #276]	; (8009a8c <RadioSend+0x17c>)
 8009978:	78fb      	ldrb	r3, [r7, #3]
 800997a:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800997c:	4844      	ldr	r0, [pc, #272]	; (8009a90 <RadioSend+0x180>)
 800997e:	f001 fa1f 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8009982:	78fb      	ldrb	r3, [r7, #3]
 8009984:	2200      	movs	r2, #0
 8009986:	4619      	mov	r1, r3
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f000 fd15 	bl	800a3b8 <SUBGRF_SendPayload>
            break;
 800998e:	e06f      	b.n	8009a70 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8009990:	4b3e      	ldr	r3, [pc, #248]	; (8009a8c <RadioSend+0x17c>)
 8009992:	2202      	movs	r2, #2
 8009994:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8009996:	4a3d      	ldr	r2, [pc, #244]	; (8009a8c <RadioSend+0x17c>)
 8009998:	78fb      	ldrb	r3, [r7, #3]
 800999a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800999c:	483c      	ldr	r0, [pc, #240]	; (8009a90 <RadioSend+0x180>)
 800999e:	f001 fa0f 	bl	800adc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80099a2:	78fb      	ldrb	r3, [r7, #3]
 80099a4:	2200      	movs	r2, #0
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 fd05 	bl	800a3b8 <SUBGRF_SendPayload>
            break;
 80099ae:	e05f      	b.n	8009a70 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 80099b0:	2300      	movs	r3, #0
 80099b2:	60bb      	str	r3, [r7, #8]
 80099b4:	f107 030c 	add.w	r3, r7, #12
 80099b8:	221f      	movs	r2, #31
 80099ba:	2100      	movs	r1, #0
 80099bc:	4618      	mov	r0, r3
 80099be:	f002 f81f 	bl	800ba00 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 80099c2:	78fa      	ldrb	r2, [r7, #3]
 80099c4:	f107 0308 	add.w	r3, r7, #8
 80099c8:	6879      	ldr	r1, [r7, #4]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 fbe1 	bl	800a192 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80099d0:	4b2e      	ldr	r3, [pc, #184]	; (8009a8c <RadioSend+0x17c>)
 80099d2:	2202      	movs	r2, #2
 80099d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80099d6:	78fb      	ldrb	r3, [r7, #3]
 80099d8:	3301      	adds	r3, #1
 80099da:	b2da      	uxtb	r2, r3
 80099dc:	4b2b      	ldr	r3, [pc, #172]	; (8009a8c <RadioSend+0x17c>)
 80099de:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80099e0:	482b      	ldr	r0, [pc, #172]	; (8009a90 <RadioSend+0x180>)
 80099e2:	f001 f9ed 	bl	800adc0 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80099e6:	4b29      	ldr	r3, [pc, #164]	; (8009a8c <RadioSend+0x17c>)
 80099e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099ea:	2b64      	cmp	r3, #100	; 0x64
 80099ec:	d110      	bne.n	8009a10 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 80099ee:	2100      	movs	r1, #0
 80099f0:	20f1      	movs	r0, #241	; 0xf1
 80099f2:	f000 f930 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 80099f6:	2100      	movs	r1, #0
 80099f8:	20f0      	movs	r0, #240	; 0xf0
 80099fa:	f000 f92c 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 80099fe:	2170      	movs	r1, #112	; 0x70
 8009a00:	20f3      	movs	r0, #243	; 0xf3
 8009a02:	f000 f928 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8009a06:	211d      	movs	r1, #29
 8009a08:	20f2      	movs	r0, #242	; 0xf2
 8009a0a:	f000 f924 	bl	8009c56 <RadioWrite>
 8009a0e:	e00f      	b.n	8009a30 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8009a10:	2100      	movs	r1, #0
 8009a12:	20f1      	movs	r0, #241	; 0xf1
 8009a14:	f000 f91f 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8009a18:	2100      	movs	r1, #0
 8009a1a:	20f0      	movs	r0, #240	; 0xf0
 8009a1c:	f000 f91b 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8009a20:	21e1      	movs	r1, #225	; 0xe1
 8009a22:	20f3      	movs	r0, #243	; 0xf3
 8009a24:	f000 f917 	bl	8009c56 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8009a28:	2104      	movs	r1, #4
 8009a2a:	20f2      	movs	r0, #242	; 0xf2
 8009a2c:	f000 f913 	bl	8009c56 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8009a30:	78fb      	ldrb	r3, [r7, #3]
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	00db      	lsls	r3, r3, #3
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	3302      	adds	r3, #2
 8009a3a:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8009a3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009a3e:	0a1b      	lsrs	r3, r3, #8
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	4619      	mov	r1, r3
 8009a46:	20f4      	movs	r0, #244	; 0xf4
 8009a48:	f000 f905 	bl	8009c56 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8009a4c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	4619      	mov	r1, r3
 8009a52:	20f5      	movs	r0, #245	; 0xf5
 8009a54:	f000 f8ff 	bl	8009c56 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8009a58:	78fb      	ldrb	r3, [r7, #3]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	b2d9      	uxtb	r1, r3
 8009a5e:	f107 0308 	add.w	r3, r7, #8
 8009a62:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8009a66:	4618      	mov	r0, r3
 8009a68:	f000 fca6 	bl	800a3b8 <SUBGRF_SendPayload>
            break;
 8009a6c:	e000      	b.n	8009a70 <RadioSend+0x160>
        }
        default:
            break;
 8009a6e:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8009a70:	4b06      	ldr	r3, [pc, #24]	; (8009a8c <RadioSend+0x17c>)
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	4619      	mov	r1, r3
 8009a76:	4807      	ldr	r0, [pc, #28]	; (8009a94 <RadioSend+0x184>)
 8009a78:	f001 fea2 	bl	800b7c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009a7c:	4805      	ldr	r0, [pc, #20]	; (8009a94 <RadioSend+0x184>)
 8009a7e:	f001 fdc1 	bl	800b604 <UTIL_TIMER_Start>
}
 8009a82:	bf00      	nop
 8009a84:	3730      	adds	r7, #48	; 0x30
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20002590 	.word	0x20002590
 8009a90:	2000259e 	.word	0x2000259e
 8009a94:	200025e8 	.word	0x200025e8

08009a98 <RadioSleep>:

static void RadioSleep( void )
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8009aa2:	793b      	ldrb	r3, [r7, #4]
 8009aa4:	f043 0304 	orr.w	r3, r3, #4
 8009aa8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8009aaa:	7938      	ldrb	r0, [r7, #4]
 8009aac:	f000 fd60 	bl	800a570 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8009ab0:	2002      	movs	r0, #2
 8009ab2:	f7f7 f8a9 	bl	8000c08 <HAL_Delay>
}
 8009ab6:	bf00      	nop
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <RadioStandby>:

static void RadioStandby( void )
{
 8009abe:	b580      	push	{r7, lr}
 8009ac0:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	f000 fd88 	bl	800a5d8 <SUBGRF_SetStandby>
}
 8009ac8:	bf00      	nop
 8009aca:	bd80      	pop	{r7, pc}

08009acc <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009adc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009ae0:	f000 ff6c 	bl	800a9bc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d006      	beq.n	8009af8 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8009aea:	6879      	ldr	r1, [r7, #4]
 8009aec:	480f      	ldr	r0, [pc, #60]	; (8009b2c <RadioRx+0x60>)
 8009aee:	f001 fe67 	bl	800b7c0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8009af2:	480e      	ldr	r0, [pc, #56]	; (8009b2c <RadioRx+0x60>)
 8009af4:	f001 fd86 	bl	800b604 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8009af8:	4b0d      	ldr	r3, [pc, #52]	; (8009b30 <RadioRx+0x64>)
 8009afa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009afe:	2100      	movs	r1, #0
 8009b00:	4618      	mov	r0, r3
 8009b02:	f001 fb2d 	bl	800b160 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8009b06:	4b0a      	ldr	r3, [pc, #40]	; (8009b30 <RadioRx+0x64>)
 8009b08:	785b      	ldrb	r3, [r3, #1]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d004      	beq.n	8009b18 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8009b0e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8009b12:	f000 fda1 	bl	800a658 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8009b16:	e005      	b.n	8009b24 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8009b18:	4b05      	ldr	r3, [pc, #20]	; (8009b30 <RadioRx+0x64>)
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	019b      	lsls	r3, r3, #6
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f000 fd9a 	bl	800a658 <SUBGRF_SetRx>
}
 8009b24:	bf00      	nop
 8009b26:	3708      	adds	r7, #8
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	20002600 	.word	0x20002600
 8009b30:	20002590 	.word	0x20002590

08009b34 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009b44:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009b48:	f000 ff38 	bl	800a9bc <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d006      	beq.n	8009b60 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8009b52:	6879      	ldr	r1, [r7, #4]
 8009b54:	480f      	ldr	r0, [pc, #60]	; (8009b94 <RadioRxBoosted+0x60>)
 8009b56:	f001 fe33 	bl	800b7c0 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8009b5a:	480e      	ldr	r0, [pc, #56]	; (8009b94 <RadioRxBoosted+0x60>)
 8009b5c:	f001 fd52 	bl	800b604 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8009b60:	4b0d      	ldr	r3, [pc, #52]	; (8009b98 <RadioRxBoosted+0x64>)
 8009b62:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009b66:	2100      	movs	r1, #0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f001 faf9 	bl	800b160 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8009b6e:	4b0a      	ldr	r3, [pc, #40]	; (8009b98 <RadioRxBoosted+0x64>)
 8009b70:	785b      	ldrb	r3, [r3, #1]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d004      	beq.n	8009b80 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8009b76:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8009b7a:	f000 fd8f 	bl	800a69c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8009b7e:	e005      	b.n	8009b8c <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8009b80:	4b05      	ldr	r3, [pc, #20]	; (8009b98 <RadioRxBoosted+0x64>)
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	019b      	lsls	r3, r3, #6
 8009b86:	4618      	mov	r0, r3
 8009b88:	f000 fd88 	bl	800a69c <SUBGRF_SetRxBoosted>
}
 8009b8c:	bf00      	nop
 8009b8e:	3708      	adds	r7, #8
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}
 8009b94:	20002600 	.word	0x20002600
 8009b98:	20002590 	.word	0x20002590

08009b9c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8009ba6:	4b07      	ldr	r3, [pc, #28]	; (8009bc4 <RadioSetRxDutyCycle+0x28>)
 8009ba8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8009bac:	2100      	movs	r1, #0
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f001 fad6 	bl	800b160 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8009bb4:	6839      	ldr	r1, [r7, #0]
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 fd96 	bl	800a6e8 <SUBGRF_SetRxDutyCycle>
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	20002590 	.word	0x20002590

08009bc8 <RadioStartCad>:

static void RadioStartCad( void )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8009bcc:	2300      	movs	r3, #0
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8009bd4:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8009bd8:	f000 fef0 	bl	800a9bc <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8009bdc:	f000 fdb2 	bl	800a744 <SUBGRF_SetCad>
}
 8009be0:	bf00      	nop
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
 8009bec:	460b      	mov	r3, r1
 8009bee:	70fb      	strb	r3, [r7, #3]
 8009bf0:	4613      	mov	r3, r2
 8009bf2:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8009bf4:	883b      	ldrh	r3, [r7, #0]
 8009bf6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bfa:	fb02 f303 	mul.w	r3, r2, r3
 8009bfe:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 ff3b 	bl	800aa7c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8009c06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f001 fad0 	bl	800b1b0 <SUBGRF_SetRfTxPower>
 8009c10:	4603      	mov	r3, r0
 8009c12:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8009c14:	7afb      	ldrb	r3, [r7, #11]
 8009c16:	2101      	movs	r1, #1
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f001 faa1 	bl	800b160 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8009c1e:	f000 fda3 	bl	800a768 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8009c22:	68f9      	ldr	r1, [r7, #12]
 8009c24:	4804      	ldr	r0, [pc, #16]	; (8009c38 <RadioSetTxContinuousWave+0x54>)
 8009c26:	f001 fdcb 	bl	800b7c0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8009c2a:	4803      	ldr	r0, [pc, #12]	; (8009c38 <RadioSetTxContinuousWave+0x54>)
 8009c2c:	f001 fcea 	bl	800b604 <UTIL_TIMER_Start>
}
 8009c30:	bf00      	nop
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	200025e8 	.word	0x200025e8

08009c3c <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b082      	sub	sp, #8
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	4603      	mov	r3, r0
 8009c44:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8009c46:	f001 f975 	bl	800af34 <SUBGRF_GetRssiInst>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	b21b      	sxth	r3, r3
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3708      	adds	r7, #8
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}

08009c56 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b082      	sub	sp, #8
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	460a      	mov	r2, r1
 8009c60:	80fb      	strh	r3, [r7, #6]
 8009c62:	4613      	mov	r3, r2
 8009c64:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8009c66:	797a      	ldrb	r2, [r7, #5]
 8009c68:	88fb      	ldrh	r3, [r7, #6]
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f001 f9fb 	bl	800b068 <SUBGRF_WriteRegister>
}
 8009c72:	bf00      	nop
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	b082      	sub	sp, #8
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	4603      	mov	r3, r0
 8009c82:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8009c84:	88fb      	ldrh	r3, [r7, #6]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f001 fa02 	bl	800b090 <SUBGRF_ReadRegister>
 8009c8c:	4603      	mov	r3, r0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b082      	sub	sp, #8
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	6039      	str	r1, [r7, #0]
 8009ca0:	80fb      	strh	r3, [r7, #6]
 8009ca2:	4613      	mov	r3, r2
 8009ca4:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8009ca6:	797b      	ldrb	r3, [r7, #5]
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	88fb      	ldrh	r3, [r7, #6]
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f001 fa02 	bl	800b0b8 <SUBGRF_WriteRegisters>
}
 8009cb4:	bf00      	nop
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	6039      	str	r1, [r7, #0]
 8009cc6:	80fb      	strh	r3, [r7, #6]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8009ccc:	797b      	ldrb	r3, [r7, #5]
 8009cce:	b29a      	uxth	r2, r3
 8009cd0:	88fb      	ldrh	r3, [r7, #6]
 8009cd2:	6839      	ldr	r1, [r7, #0]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f001 fa03 	bl	800b0e0 <SUBGRF_ReadRegisters>
}
 8009cda:	bf00      	nop
 8009cdc:	3708      	adds	r7, #8
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
	...

08009ce4 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b082      	sub	sp, #8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	4603      	mov	r3, r0
 8009cec:	460a      	mov	r2, r1
 8009cee:	71fb      	strb	r3, [r7, #7]
 8009cf0:	4613      	mov	r3, r2
 8009cf2:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8009cf4:	79fb      	ldrb	r3, [r7, #7]
 8009cf6:	2b01      	cmp	r3, #1
 8009cf8:	d10a      	bne.n	8009d10 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8009cfa:	4a0e      	ldr	r2, [pc, #56]	; (8009d34 <RadioSetMaxPayloadLength+0x50>)
 8009cfc:	79bb      	ldrb	r3, [r7, #6]
 8009cfe:	7013      	strb	r3, [r2, #0]
 8009d00:	4b0c      	ldr	r3, [pc, #48]	; (8009d34 <RadioSetMaxPayloadLength+0x50>)
 8009d02:	781a      	ldrb	r2, [r3, #0]
 8009d04:	4b0c      	ldr	r3, [pc, #48]	; (8009d38 <RadioSetMaxPayloadLength+0x54>)
 8009d06:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009d08:	480c      	ldr	r0, [pc, #48]	; (8009d3c <RadioSetMaxPayloadLength+0x58>)
 8009d0a:	f001 f859 	bl	800adc0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8009d0e:	e00d      	b.n	8009d2c <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8009d10:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <RadioSetMaxPayloadLength+0x54>)
 8009d12:	7d5b      	ldrb	r3, [r3, #21]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d109      	bne.n	8009d2c <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8009d18:	4a06      	ldr	r2, [pc, #24]	; (8009d34 <RadioSetMaxPayloadLength+0x50>)
 8009d1a:	79bb      	ldrb	r3, [r7, #6]
 8009d1c:	7013      	strb	r3, [r2, #0]
 8009d1e:	4b05      	ldr	r3, [pc, #20]	; (8009d34 <RadioSetMaxPayloadLength+0x50>)
 8009d20:	781a      	ldrb	r2, [r3, #0]
 8009d22:	4b05      	ldr	r3, [pc, #20]	; (8009d38 <RadioSetMaxPayloadLength+0x54>)
 8009d24:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8009d26:	4805      	ldr	r0, [pc, #20]	; (8009d3c <RadioSetMaxPayloadLength+0x58>)
 8009d28:	f001 f84a 	bl	800adc0 <SUBGRF_SetPacketParams>
}
 8009d2c:	bf00      	nop
 8009d2e:	3708      	adds	r7, #8
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	20000058 	.word	0x20000058
 8009d38:	20002590 	.word	0x20002590
 8009d3c:	2000259e 	.word	0x2000259e

08009d40 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b082      	sub	sp, #8
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	4603      	mov	r3, r0
 8009d48:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8009d4a:	4a13      	ldr	r2, [pc, #76]	; (8009d98 <RadioSetPublicNetwork+0x58>)
 8009d4c:	79fb      	ldrb	r3, [r7, #7]
 8009d4e:	7313      	strb	r3, [r2, #12]
 8009d50:	4b11      	ldr	r3, [pc, #68]	; (8009d98 <RadioSetPublicNetwork+0x58>)
 8009d52:	7b1a      	ldrb	r2, [r3, #12]
 8009d54:	4b10      	ldr	r3, [pc, #64]	; (8009d98 <RadioSetPublicNetwork+0x58>)
 8009d56:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8009d58:	2001      	movs	r0, #1
 8009d5a:	f7ff f87b 	bl	8008e54 <RadioSetModem>
    if( enable == true )
 8009d5e:	79fb      	ldrb	r3, [r7, #7]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d00a      	beq.n	8009d7a <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8009d64:	2134      	movs	r1, #52	; 0x34
 8009d66:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8009d6a:	f001 f97d 	bl	800b068 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8009d6e:	2144      	movs	r1, #68	; 0x44
 8009d70:	f240 7041 	movw	r0, #1857	; 0x741
 8009d74:	f001 f978 	bl	800b068 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8009d78:	e009      	b.n	8009d8e <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8009d7a:	2114      	movs	r1, #20
 8009d7c:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8009d80:	f001 f972 	bl	800b068 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8009d84:	2124      	movs	r1, #36	; 0x24
 8009d86:	f240 7041 	movw	r0, #1857	; 0x741
 8009d8a:	f001 f96d 	bl	800b068 <SUBGRF_WriteRegister>
}
 8009d8e:	bf00      	nop
 8009d90:	3708      	adds	r7, #8
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	20002590 	.word	0x20002590

08009d9c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8009da0:	f001 fa3a 	bl	800b218 <SUBGRF_GetRadioWakeUpTime>
 8009da4:	4603      	mov	r3, r0
 8009da6:	3303      	adds	r3, #3
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	bd80      	pop	{r7, pc}

08009dac <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8009db4:	4b08      	ldr	r3, [pc, #32]	; (8009dd8 <RadioOnTxTimeoutIrq+0x2c>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d008      	beq.n	8009dce <RadioOnTxTimeoutIrq+0x22>
 8009dbc:	4b06      	ldr	r3, [pc, #24]	; (8009dd8 <RadioOnTxTimeoutIrq+0x2c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d003      	beq.n	8009dce <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8009dc6:	4b04      	ldr	r3, [pc, #16]	; (8009dd8 <RadioOnTxTimeoutIrq+0x2c>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	4798      	blx	r3
    }
}
 8009dce:	bf00      	nop
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20002420 	.word	0x20002420

08009ddc <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8009de4:	4b08      	ldr	r3, [pc, #32]	; (8009e08 <RadioOnRxTimeoutIrq+0x2c>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d008      	beq.n	8009dfe <RadioOnRxTimeoutIrq+0x22>
 8009dec:	4b06      	ldr	r3, [pc, #24]	; (8009e08 <RadioOnRxTimeoutIrq+0x2c>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68db      	ldr	r3, [r3, #12]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d003      	beq.n	8009dfe <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8009df6:	4b04      	ldr	r3, [pc, #16]	; (8009e08 <RadioOnRxTimeoutIrq+0x2c>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	4798      	blx	r3
    }
}
 8009dfe:	bf00      	nop
 8009e00:	3708      	adds	r7, #8
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	bf00      	nop
 8009e08:	20002420 	.word	0x20002420

08009e0c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8009e16:	4a05      	ldr	r2, [pc, #20]	; (8009e2c <RadioOnDioIrq+0x20>)
 8009e18:	88fb      	ldrh	r3, [r7, #6]
 8009e1a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8009e1e:	f000 f807 	bl	8009e30 <RadioIrqProcess>
}
 8009e22:	bf00      	nop
 8009e24:	3708      	adds	r7, #8
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	20002590 	.word	0x20002590

08009e30 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8009e30:	b590      	push	{r4, r7, lr}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8009e36:	4bb2      	ldr	r3, [pc, #712]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009e38:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e40:	f000 8109 	beq.w	800a056 <RadioIrqProcess+0x226>
 8009e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e48:	f300 8152 	bgt.w	800a0f0 <RadioIrqProcess+0x2c0>
 8009e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e50:	f000 80ef 	beq.w	800a032 <RadioIrqProcess+0x202>
 8009e54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e58:	f300 814a 	bgt.w	800a0f0 <RadioIrqProcess+0x2c0>
 8009e5c:	2b80      	cmp	r3, #128	; 0x80
 8009e5e:	f000 80d6 	beq.w	800a00e <RadioIrqProcess+0x1de>
 8009e62:	2b80      	cmp	r3, #128	; 0x80
 8009e64:	f300 8144 	bgt.w	800a0f0 <RadioIrqProcess+0x2c0>
 8009e68:	2b20      	cmp	r3, #32
 8009e6a:	dc49      	bgt.n	8009f00 <RadioIrqProcess+0xd0>
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f340 813f 	ble.w	800a0f0 <RadioIrqProcess+0x2c0>
 8009e72:	3b01      	subs	r3, #1
 8009e74:	2b1f      	cmp	r3, #31
 8009e76:	f200 813b 	bhi.w	800a0f0 <RadioIrqProcess+0x2c0>
 8009e7a:	a201      	add	r2, pc, #4	; (adr r2, 8009e80 <RadioIrqProcess+0x50>)
 8009e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e80:	08009f07 	.word	0x08009f07
 8009e84:	08009f33 	.word	0x08009f33
 8009e88:	0800a0f1 	.word	0x0800a0f1
 8009e8c:	0800a0f1 	.word	0x0800a0f1
 8009e90:	0800a0f1 	.word	0x0800a0f1
 8009e94:	0800a0f1 	.word	0x0800a0f1
 8009e98:	0800a0f1 	.word	0x0800a0f1
 8009e9c:	0800a0f1 	.word	0x0800a0f1
 8009ea0:	0800a0f1 	.word	0x0800a0f1
 8009ea4:	0800a0f1 	.word	0x0800a0f1
 8009ea8:	0800a0f1 	.word	0x0800a0f1
 8009eac:	0800a0f1 	.word	0x0800a0f1
 8009eb0:	0800a0f1 	.word	0x0800a0f1
 8009eb4:	0800a0f1 	.word	0x0800a0f1
 8009eb8:	0800a0f1 	.word	0x0800a0f1
 8009ebc:	0800a0f1 	.word	0x0800a0f1
 8009ec0:	0800a0f1 	.word	0x0800a0f1
 8009ec4:	0800a0f1 	.word	0x0800a0f1
 8009ec8:	0800a0f1 	.word	0x0800a0f1
 8009ecc:	0800a0f1 	.word	0x0800a0f1
 8009ed0:	0800a0f1 	.word	0x0800a0f1
 8009ed4:	0800a0f1 	.word	0x0800a0f1
 8009ed8:	0800a0f1 	.word	0x0800a0f1
 8009edc:	0800a0f1 	.word	0x0800a0f1
 8009ee0:	0800a0f1 	.word	0x0800a0f1
 8009ee4:	0800a0f1 	.word	0x0800a0f1
 8009ee8:	0800a0f1 	.word	0x0800a0f1
 8009eec:	0800a0f1 	.word	0x0800a0f1
 8009ef0:	0800a0f1 	.word	0x0800a0f1
 8009ef4:	0800a0f1 	.word	0x0800a0f1
 8009ef8:	0800a0f1 	.word	0x0800a0f1
 8009efc:	0800a0bb 	.word	0x0800a0bb
 8009f00:	2b40      	cmp	r3, #64	; 0x40
 8009f02:	d06c      	beq.n	8009fde <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8009f04:	e0f4      	b.n	800a0f0 <RadioIrqProcess+0x2c0>
    TimerStop( &TxTimeoutTimer );
 8009f06:	487f      	ldr	r0, [pc, #508]	; (800a104 <RadioIrqProcess+0x2d4>)
 8009f08:	f001 fbea 	bl	800b6e0 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	f000 fb63 	bl	800a5d8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8009f12:	4b7d      	ldr	r3, [pc, #500]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	f000 80ec 	beq.w	800a0f4 <RadioIrqProcess+0x2c4>
 8009f1c:	4b7a      	ldr	r3, [pc, #488]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	f000 80e6 	beq.w	800a0f4 <RadioIrqProcess+0x2c4>
      RadioEvents->TxDone( );
 8009f28:	4b77      	ldr	r3, [pc, #476]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4798      	blx	r3
    break;
 8009f30:	e0e0      	b.n	800a0f4 <RadioIrqProcess+0x2c4>
    TimerStop( &RxTimeoutTimer );
 8009f32:	4876      	ldr	r0, [pc, #472]	; (800a10c <RadioIrqProcess+0x2dc>)
 8009f34:	f001 fbd4 	bl	800b6e0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8009f38:	4b71      	ldr	r3, [pc, #452]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009f3a:	785b      	ldrb	r3, [r3, #1]
 8009f3c:	f083 0301 	eor.w	r3, r3, #1
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d014      	beq.n	8009f70 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 8009f46:	2000      	movs	r0, #0
 8009f48:	f000 fb46 	bl	800a5d8 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 8009f4c:	2100      	movs	r1, #0
 8009f4e:	f640 1002 	movw	r0, #2306	; 0x902
 8009f52:	f001 f889 	bl	800b068 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8009f56:	f640 1044 	movw	r0, #2372	; 0x944
 8009f5a:	f001 f899 	bl	800b090 <SUBGRF_ReadRegister>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	f043 0302 	orr.w	r3, r3, #2
 8009f64:	b2db      	uxtb	r3, r3
 8009f66:	4619      	mov	r1, r3
 8009f68:	f640 1044 	movw	r0, #2372	; 0x944
 8009f6c:	f001 f87c 	bl	800b068 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8009f70:	1dfb      	adds	r3, r7, #7
 8009f72:	22ff      	movs	r2, #255	; 0xff
 8009f74:	4619      	mov	r1, r3
 8009f76:	4866      	ldr	r0, [pc, #408]	; (800a110 <RadioIrqProcess+0x2e0>)
 8009f78:	f000 f9fc 	bl	800a374 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8009f7c:	4865      	ldr	r0, [pc, #404]	; (800a114 <RadioIrqProcess+0x2e4>)
 8009f7e:	f001 f81f 	bl	800afc0 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8009f82:	4b61      	ldr	r3, [pc, #388]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d027      	beq.n	8009fda <RadioIrqProcess+0x1aa>
 8009f8a:	4b5f      	ldr	r3, [pc, #380]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d022      	beq.n	8009fda <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8009f94:	4b5a      	ldr	r3, [pc, #360]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009f96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d10e      	bne.n	8009fbc <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8009f9e:	4b5a      	ldr	r3, [pc, #360]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	689c      	ldr	r4, [r3, #8]
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	b299      	uxth	r1, r3
 8009fa8:	4b55      	ldr	r3, [pc, #340]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009faa:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8009fae:	b21a      	sxth	r2, r3
 8009fb0:	4b53      	ldr	r3, [pc, #332]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009fb2:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8009fb6:	4856      	ldr	r0, [pc, #344]	; (800a110 <RadioIrqProcess+0x2e0>)
 8009fb8:	47a0      	blx	r4
        break;
 8009fba:	e00f      	b.n	8009fdc <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8009fbc:	4b52      	ldr	r3, [pc, #328]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	689c      	ldr	r4, [r3, #8]
 8009fc2:	79fb      	ldrb	r3, [r7, #7]
 8009fc4:	b299      	uxth	r1, r3
 8009fc6:	4b4e      	ldr	r3, [pc, #312]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009fc8:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8009fcc:	b21a      	sxth	r2, r3
 8009fce:	4b4c      	ldr	r3, [pc, #304]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd2:	b25b      	sxtb	r3, r3
 8009fd4:	484e      	ldr	r0, [pc, #312]	; (800a110 <RadioIrqProcess+0x2e0>)
 8009fd6:	47a0      	blx	r4
        break;
 8009fd8:	e000      	b.n	8009fdc <RadioIrqProcess+0x1ac>
    }
 8009fda:	bf00      	nop
    break;
 8009fdc:	e0a1      	b.n	800a122 <RadioIrqProcess+0x2f2>
    if( SubgRf.RxContinuous == false )
 8009fde:	4b48      	ldr	r3, [pc, #288]	; (800a100 <RadioIrqProcess+0x2d0>)
 8009fe0:	785b      	ldrb	r3, [r3, #1]
 8009fe2:	f083 0301 	eor.w	r3, r3, #1
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d002      	beq.n	8009ff2 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8009fec:	2000      	movs	r0, #0
 8009fee:	f000 faf3 	bl	800a5d8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8009ff2:	4b45      	ldr	r3, [pc, #276]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d07e      	beq.n	800a0f8 <RadioIrqProcess+0x2c8>
 8009ffa:	4b43      	ldr	r3, [pc, #268]	; (800a108 <RadioIrqProcess+0x2d8>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d079      	beq.n	800a0f8 <RadioIrqProcess+0x2c8>
      RadioEvents->RxError( );
 800a004:	4b40      	ldr	r3, [pc, #256]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	4798      	blx	r3
    break;
 800a00c:	e074      	b.n	800a0f8 <RadioIrqProcess+0x2c8>
    SUBGRF_SetStandby( STDBY_RC );
 800a00e:	2000      	movs	r0, #0
 800a010:	f000 fae2 	bl	800a5d8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a014:	4b3c      	ldr	r3, [pc, #240]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d06f      	beq.n	800a0fc <RadioIrqProcess+0x2cc>
 800a01c:	4b3a      	ldr	r3, [pc, #232]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	699b      	ldr	r3, [r3, #24]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d06a      	beq.n	800a0fc <RadioIrqProcess+0x2cc>
      RadioEvents->CadDone( false );
 800a026:	4b38      	ldr	r3, [pc, #224]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	2000      	movs	r0, #0
 800a02e:	4798      	blx	r3
    break;
 800a030:	e064      	b.n	800a0fc <RadioIrqProcess+0x2cc>
    SUBGRF_SetStandby( STDBY_RC );
 800a032:	2000      	movs	r0, #0
 800a034:	f000 fad0 	bl	800a5d8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800a038:	4b33      	ldr	r3, [pc, #204]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d06b      	beq.n	800a118 <RadioIrqProcess+0x2e8>
 800a040:	4b31      	ldr	r3, [pc, #196]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	699b      	ldr	r3, [r3, #24]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d066      	beq.n	800a118 <RadioIrqProcess+0x2e8>
      RadioEvents->CadDone( true );
 800a04a:	4b2f      	ldr	r3, [pc, #188]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	699b      	ldr	r3, [r3, #24]
 800a050:	2001      	movs	r0, #1
 800a052:	4798      	blx	r3
    break;
 800a054:	e060      	b.n	800a118 <RadioIrqProcess+0x2e8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 800a056:	f000 f973 	bl	800a340 <SUBGRF_GetOperatingMode>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b04      	cmp	r3, #4
 800a05e:	d113      	bne.n	800a088 <RadioIrqProcess+0x258>
      TimerStop( &TxTimeoutTimer );
 800a060:	4828      	ldr	r0, [pc, #160]	; (800a104 <RadioIrqProcess+0x2d4>)
 800a062:	f001 fb3d 	bl	800b6e0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800a066:	2000      	movs	r0, #0
 800a068:	f000 fab6 	bl	800a5d8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800a06c:	4b26      	ldr	r3, [pc, #152]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d053      	beq.n	800a11c <RadioIrqProcess+0x2ec>
 800a074:	4b24      	ldr	r3, [pc, #144]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d04e      	beq.n	800a11c <RadioIrqProcess+0x2ec>
        RadioEvents->TxTimeout( );
 800a07e:	4b22      	ldr	r3, [pc, #136]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	4798      	blx	r3
    break;
 800a086:	e049      	b.n	800a11c <RadioIrqProcess+0x2ec>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800a088:	f000 f95a 	bl	800a340 <SUBGRF_GetOperatingMode>
 800a08c:	4603      	mov	r3, r0
 800a08e:	2b05      	cmp	r3, #5
 800a090:	d144      	bne.n	800a11c <RadioIrqProcess+0x2ec>
      TimerStop( &RxTimeoutTimer );
 800a092:	481e      	ldr	r0, [pc, #120]	; (800a10c <RadioIrqProcess+0x2dc>)
 800a094:	f001 fb24 	bl	800b6e0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 800a098:	2000      	movs	r0, #0
 800a09a:	f000 fa9d 	bl	800a5d8 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a09e:	4b1a      	ldr	r3, [pc, #104]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d03a      	beq.n	800a11c <RadioIrqProcess+0x2ec>
 800a0a6:	4b18      	ldr	r3, [pc, #96]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d035      	beq.n	800a11c <RadioIrqProcess+0x2ec>
        RadioEvents->RxTimeout( );
 800a0b0:	4b15      	ldr	r3, [pc, #84]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	4798      	blx	r3
    break;
 800a0b8:	e030      	b.n	800a11c <RadioIrqProcess+0x2ec>
    TimerStop( &RxTimeoutTimer );
 800a0ba:	4814      	ldr	r0, [pc, #80]	; (800a10c <RadioIrqProcess+0x2dc>)
 800a0bc:	f001 fb10 	bl	800b6e0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800a0c0:	4b0f      	ldr	r3, [pc, #60]	; (800a100 <RadioIrqProcess+0x2d0>)
 800a0c2:	785b      	ldrb	r3, [r3, #1]
 800a0c4:	f083 0301 	eor.w	r3, r3, #1
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d002      	beq.n	800a0d4 <RadioIrqProcess+0x2a4>
      SUBGRF_SetStandby( STDBY_RC );
 800a0ce:	2000      	movs	r0, #0
 800a0d0:	f000 fa82 	bl	800a5d8 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800a0d4:	4b0c      	ldr	r3, [pc, #48]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d021      	beq.n	800a120 <RadioIrqProcess+0x2f0>
 800a0dc:	4b0a      	ldr	r3, [pc, #40]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01c      	beq.n	800a120 <RadioIrqProcess+0x2f0>
      RadioEvents->RxTimeout( );
 800a0e6:	4b08      	ldr	r3, [pc, #32]	; (800a108 <RadioIrqProcess+0x2d8>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	4798      	blx	r3
    break;
 800a0ee:	e017      	b.n	800a120 <RadioIrqProcess+0x2f0>
    break;
 800a0f0:	bf00      	nop
 800a0f2:	e016      	b.n	800a122 <RadioIrqProcess+0x2f2>
    break;
 800a0f4:	bf00      	nop
 800a0f6:	e014      	b.n	800a122 <RadioIrqProcess+0x2f2>
    break;
 800a0f8:	bf00      	nop
 800a0fa:	e012      	b.n	800a122 <RadioIrqProcess+0x2f2>
    break;
 800a0fc:	bf00      	nop
 800a0fe:	e010      	b.n	800a122 <RadioIrqProcess+0x2f2>
 800a100:	20002590 	.word	0x20002590
 800a104:	200025e8 	.word	0x200025e8
 800a108:	20002420 	.word	0x20002420
 800a10c:	20002600 	.word	0x20002600
 800a110:	20002320 	.word	0x20002320
 800a114:	200025b4 	.word	0x200025b4
    break;
 800a118:	bf00      	nop
 800a11a:	e002      	b.n	800a122 <RadioIrqProcess+0x2f2>
    break;
 800a11c:	bf00      	nop
 800a11e:	e000      	b.n	800a122 <RadioIrqProcess+0x2f2>
    break;
 800a120:	bf00      	nop

  }
}
 800a122:	bf00      	nop
 800a124:	370c      	adds	r7, #12
 800a126:	46bd      	mov	sp, r7
 800a128:	bd90      	pop	{r4, r7, pc}
 800a12a:	bf00      	nop

0800a12c <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 800a130:	4b09      	ldr	r3, [pc, #36]	; (800a158 <RadioTxPrbs+0x2c>)
 800a132:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800a136:	2101      	movs	r1, #1
 800a138:	4618      	mov	r0, r3
 800a13a:	f001 f811 	bl	800b160 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 800a13e:	4b07      	ldr	r3, [pc, #28]	; (800a15c <RadioTxPrbs+0x30>)
 800a140:	212d      	movs	r1, #45	; 0x2d
 800a142:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800a146:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 800a148:	f000 fb1a 	bl	800a780 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 800a14c:	4804      	ldr	r0, [pc, #16]	; (800a160 <RadioTxPrbs+0x34>)
 800a14e:	f000 fa61 	bl	800a614 <SUBGRF_SetTx>
}
 800a152:	bf00      	nop
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	20002590 	.word	0x20002590
 800a15c:	08009c57 	.word	0x08009c57
 800a160:	000fffff 	.word	0x000fffff

0800a164 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	4603      	mov	r3, r0
 800a16c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800a16e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a172:	4618      	mov	r0, r3
 800a174:	f001 f81c 	bl	800b1b0 <SUBGRF_SetRfTxPower>
 800a178:	4603      	mov	r3, r0
 800a17a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 800a17c:	7bfb      	ldrb	r3, [r7, #15]
 800a17e:	2101      	movs	r1, #1
 800a180:	4618      	mov	r0, r3
 800a182:	f000 ffed 	bl	800b160 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 800a186:	f000 faef 	bl	800a768 <SUBGRF_SetTxContinuousWave>
}
 800a18a:	bf00      	nop
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800a192:	b480      	push	{r7}
 800a194:	b089      	sub	sp, #36	; 0x24
 800a196:	af00      	add	r7, sp, #0
 800a198:	60f8      	str	r0, [r7, #12]
 800a19a:	60b9      	str	r1, [r7, #8]
 800a19c:	4613      	mov	r3, r2
 800a19e:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	61bb      	str	r3, [r7, #24]
 800a1ac:	e011      	b.n	800a1d2 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	4413      	add	r3, r2
 800a1b4:	781a      	ldrb	r2, [r3, #0]
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	68b9      	ldr	r1, [r7, #8]
 800a1ba:	440b      	add	r3, r1
 800a1bc:	43d2      	mvns	r2, r2
 800a1be:	b2d2      	uxtb	r2, r2
 800a1c0:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800a1c2:	69bb      	ldr	r3, [r7, #24]
 800a1c4:	68fa      	ldr	r2, [r7, #12]
 800a1c6:	4413      	add	r3, r2
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	61bb      	str	r3, [r7, #24]
 800a1d2:	79fb      	ldrb	r3, [r7, #7]
 800a1d4:	69ba      	ldr	r2, [r7, #24]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	dbe9      	blt.n	800a1ae <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 800a1da:	2300      	movs	r3, #0
 800a1dc:	61bb      	str	r3, [r7, #24]
 800a1de:	e049      	b.n	800a274 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800a1e0:	69bb      	ldr	r3, [r7, #24]
 800a1e2:	425a      	negs	r2, r3
 800a1e4:	f003 0307 	and.w	r3, r3, #7
 800a1e8:	f002 0207 	and.w	r2, r2, #7
 800a1ec:	bf58      	it	pl
 800a1ee:	4253      	negpl	r3, r2
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	f1c3 0307 	rsb	r3, r3, #7
 800a1f6:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	da00      	bge.n	800a200 <payload_integration+0x6e>
 800a1fe:	3307      	adds	r3, #7
 800a200:	10db      	asrs	r3, r3, #3
 800a202:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	3301      	adds	r3, #1
 800a208:	425a      	negs	r2, r3
 800a20a:	f003 0307 	and.w	r3, r3, #7
 800a20e:	f002 0207 	and.w	r2, r2, #7
 800a212:	bf58      	it	pl
 800a214:	4253      	negpl	r3, r2
 800a216:	b2db      	uxtb	r3, r3
 800a218:	f1c3 0307 	rsb	r3, r3, #7
 800a21c:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	3301      	adds	r3, #1
 800a222:	2b00      	cmp	r3, #0
 800a224:	da00      	bge.n	800a228 <payload_integration+0x96>
 800a226:	3307      	adds	r3, #7
 800a228:	10db      	asrs	r3, r3, #3
 800a22a:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 800a22c:	7dbb      	ldrb	r3, [r7, #22]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	4413      	add	r3, r2
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	461a      	mov	r2, r3
 800a236:	7dfb      	ldrb	r3, [r7, #23]
 800a238:	fa42 f303 	asr.w	r3, r2, r3
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	f003 0301 	and.w	r3, r3, #1
 800a242:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 800a244:	7ffa      	ldrb	r2, [r7, #31]
 800a246:	7cfb      	ldrb	r3, [r7, #19]
 800a248:	4053      	eors	r3, r2
 800a24a:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 800a24c:	7d3b      	ldrb	r3, [r7, #20]
 800a24e:	68fa      	ldr	r2, [r7, #12]
 800a250:	4413      	add	r3, r2
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	b25a      	sxtb	r2, r3
 800a256:	7ff9      	ldrb	r1, [r7, #31]
 800a258:	7d7b      	ldrb	r3, [r7, #21]
 800a25a:	fa01 f303 	lsl.w	r3, r1, r3
 800a25e:	b25b      	sxtb	r3, r3
 800a260:	4313      	orrs	r3, r2
 800a262:	b259      	sxtb	r1, r3
 800a264:	7d3b      	ldrb	r3, [r7, #20]
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	4413      	add	r3, r2
 800a26a:	b2ca      	uxtb	r2, r1
 800a26c:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	3301      	adds	r3, #1
 800a272:	61bb      	str	r3, [r7, #24]
 800a274:	79fb      	ldrb	r3, [r7, #7]
 800a276:	00db      	lsls	r3, r3, #3
 800a278:	69ba      	ldr	r2, [r7, #24]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	dbb0      	blt.n	800a1e0 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 800a27e:	7ffb      	ldrb	r3, [r7, #31]
 800a280:	01db      	lsls	r3, r3, #7
 800a282:	b25a      	sxtb	r2, r3
 800a284:	7ffb      	ldrb	r3, [r7, #31]
 800a286:	019b      	lsls	r3, r3, #6
 800a288:	b25b      	sxtb	r3, r3
 800a28a:	4313      	orrs	r3, r2
 800a28c:	b25b      	sxtb	r3, r3
 800a28e:	7ffa      	ldrb	r2, [r7, #31]
 800a290:	2a00      	cmp	r2, #0
 800a292:	d101      	bne.n	800a298 <payload_integration+0x106>
 800a294:	2220      	movs	r2, #32
 800a296:	e000      	b.n	800a29a <payload_integration+0x108>
 800a298:	2200      	movs	r2, #0
 800a29a:	4313      	orrs	r3, r2
 800a29c:	b259      	sxtb	r1, r3
 800a29e:	79fb      	ldrb	r3, [r7, #7]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	b2ca      	uxtb	r2, r1
 800a2a6:	701a      	strb	r2, [r3, #0]
}
 800a2a8:	bf00      	nop
 800a2aa:	3724      	adds	r7, #36	; 0x24
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bc80      	pop	{r7}
 800a2b0:	4770      	bx	lr
	...

0800a2b4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b084      	sub	sp, #16
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d002      	beq.n	800a2c8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800a2c2:	4a1c      	ldr	r2, [pc, #112]	; (800a334 <SUBGRF_Init+0x80>)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a2c8:	2002      	movs	r0, #2
 800a2ca:	f000 ffac 	bl	800b226 <Radio_SMPS_Set>

    RADIO_INIT();
 800a2ce:	f7f6 fad1 	bl	8000874 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800a2d2:	4b19      	ldr	r3, [pc, #100]	; (800a338 <SUBGRF_Init+0x84>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800a2d8:	2000      	movs	r0, #0
 800a2da:	f000 f97d 	bl	800a5d8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800a2de:	f001 f931 	bl	800b544 <RBI_IsTCXO>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d112      	bne.n	800a30e <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 800a2e8:	f001 f925 	bl	800b536 <RBI_GetWakeUpTime>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	019b      	lsls	r3, r3, #6
 800a2f0:	4619      	mov	r1, r3
 800a2f2:	2001      	movs	r0, #1
 800a2f4:	f000 fb9e 	bl	800aa34 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800a2f8:	2100      	movs	r1, #0
 800a2fa:	f640 1011 	movw	r0, #2321	; 0x911
 800a2fe:	f000 feb3 	bl	800b068 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800a302:	237f      	movs	r3, #127	; 0x7f
 800a304:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800a306:	7b38      	ldrb	r0, [r7, #12]
 800a308:	f000 faa4 	bl	800a854 <SUBGRF_Calibrate>
 800a30c:	e009      	b.n	800a322 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a30e:	2120      	movs	r1, #32
 800a310:	f640 1011 	movw	r0, #2321	; 0x911
 800a314:	f000 fea8 	bl	800b068 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800a318:	2120      	movs	r1, #32
 800a31a:	f640 1012 	movw	r0, #2322	; 0x912
 800a31e:	f000 fea3 	bl	800b068 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800a322:	f001 f867 	bl	800b3f4 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 800a326:	4b05      	ldr	r3, [pc, #20]	; (800a33c <SUBGRF_Init+0x88>)
 800a328:	2201      	movs	r2, #1
 800a32a:	701a      	strb	r2, [r3, #0]
}
 800a32c:	bf00      	nop
 800a32e:	3710      	adds	r7, #16
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}
 800a334:	20002430 	.word	0x20002430
 800a338:	2000242c 	.word	0x2000242c
 800a33c:	20002424 	.word	0x20002424

0800a340 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 800a340:	b480      	push	{r7}
 800a342:	af00      	add	r7, sp, #0
    return OperatingMode;
 800a344:	4b02      	ldr	r3, [pc, #8]	; (800a350 <SUBGRF_GetOperatingMode+0x10>)
 800a346:	781b      	ldrb	r3, [r3, #0]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bc80      	pop	{r7}
 800a34e:	4770      	bx	lr
 800a350:	20002424 	.word	0x20002424

0800a354 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	460b      	mov	r3, r1
 800a35e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 800a360:	78fb      	ldrb	r3, [r7, #3]
 800a362:	461a      	mov	r2, r3
 800a364:	6879      	ldr	r1, [r7, #4]
 800a366:	2000      	movs	r0, #0
 800a368:	f000 fece 	bl	800b108 <SUBGRF_WriteBuffer>
}
 800a36c:	bf00      	nop
 800a36e:	3708      	adds	r7, #8
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b086      	sub	sp, #24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	4613      	mov	r3, r2
 800a380:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800a382:	2300      	movs	r3, #0
 800a384:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800a386:	f107 0317 	add.w	r3, r7, #23
 800a38a:	4619      	mov	r1, r3
 800a38c:	68b8      	ldr	r0, [r7, #8]
 800a38e:	f000 fde9 	bl	800af64 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	79fa      	ldrb	r2, [r7, #7]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d201      	bcs.n	800a3a0 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800a39c:	2301      	movs	r3, #1
 800a39e:	e007      	b.n	800a3b0 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800a3a0:	7df8      	ldrb	r0, [r7, #23]
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	68f9      	ldr	r1, [r7, #12]
 800a3aa:	f000 fec3 	bl	800b134 <SUBGRF_ReadBuffer>
    return 0;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3718      	adds	r7, #24
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	607a      	str	r2, [r7, #4]
 800a3c4:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800a3c6:	7afb      	ldrb	r3, [r7, #11]
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f7ff ffc2 	bl	800a354 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	f000 f91f 	bl	800a614 <SUBGRF_SetTx>
}
 800a3d6:	bf00      	nop
 800a3d8:	3710      	adds	r7, #16
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b082      	sub	sp, #8
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 800a3e6:	2208      	movs	r2, #8
 800a3e8:	6879      	ldr	r1, [r7, #4]
 800a3ea:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800a3ee:	f000 fe63 	bl	800b0b8 <SUBGRF_WriteRegisters>
    return 0;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	4603      	mov	r3, r0
 800a404:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800a406:	88fb      	ldrh	r3, [r7, #6]
 800a408:	0a1b      	lsrs	r3, r3, #8
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	b2db      	uxtb	r3, r3
 800a40e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800a410:	88fb      	ldrh	r3, [r7, #6]
 800a412:	b2db      	uxtb	r3, r3
 800a414:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800a416:	f000 fb93 	bl	800ab40 <SUBGRF_GetPacketType>
 800a41a:	4603      	mov	r3, r0
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d108      	bne.n	800a432 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800a420:	f107 030c 	add.w	r3, r7, #12
 800a424:	2202      	movs	r2, #2
 800a426:	4619      	mov	r1, r3
 800a428:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800a42c:	f000 fe44 	bl	800b0b8 <SUBGRF_WriteRegisters>
            break;
 800a430:	e000      	b.n	800a434 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 800a432:	bf00      	nop
    }
}
 800a434:	bf00      	nop
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	4603      	mov	r3, r0
 800a444:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800a446:	88fb      	ldrh	r3, [r7, #6]
 800a448:	0a1b      	lsrs	r3, r3, #8
 800a44a:	b29b      	uxth	r3, r3
 800a44c:	b2db      	uxtb	r3, r3
 800a44e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 800a450:	88fb      	ldrh	r3, [r7, #6]
 800a452:	b2db      	uxtb	r3, r3
 800a454:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800a456:	f000 fb73 	bl	800ab40 <SUBGRF_GetPacketType>
 800a45a:	4603      	mov	r3, r0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d108      	bne.n	800a472 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 800a460:	f107 030c 	add.w	r3, r7, #12
 800a464:	2202      	movs	r2, #2
 800a466:	4619      	mov	r1, r3
 800a468:	f240 60be 	movw	r0, #1726	; 0x6be
 800a46c:	f000 fe24 	bl	800b0b8 <SUBGRF_WriteRegisters>
            break;
 800a470:	e000      	b.n	800a474 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800a472:	bf00      	nop
    }
}
 800a474:	bf00      	nop
 800a476:	3710      	adds	r7, #16
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	4603      	mov	r3, r0
 800a484:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 800a486:	2300      	movs	r3, #0
 800a488:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 800a48a:	f000 fb59 	bl	800ab40 <SUBGRF_GetPacketType>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d121      	bne.n	800a4d8 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 800a494:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800a498:	f000 fdfa 	bl	800b090 <SUBGRF_ReadRegister>
 800a49c:	4603      	mov	r3, r0
 800a49e:	f023 0301 	bic.w	r3, r3, #1
 800a4a2:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 800a4a4:	88fb      	ldrh	r3, [r7, #6]
 800a4a6:	0a1b      	lsrs	r3, r3, #8
 800a4a8:	b29b      	uxth	r3, r3
 800a4aa:	b25b      	sxtb	r3, r3
 800a4ac:	f003 0301 	and.w	r3, r3, #1
 800a4b0:	b25a      	sxtb	r2, r3
 800a4b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	b25b      	sxtb	r3, r3
 800a4ba:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 800a4bc:	7bfb      	ldrb	r3, [r7, #15]
 800a4be:	4619      	mov	r1, r3
 800a4c0:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800a4c4:	f000 fdd0 	bl	800b068 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 800a4c8:	88fb      	ldrh	r3, [r7, #6]
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	4619      	mov	r1, r3
 800a4ce:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800a4d2:	f000 fdc9 	bl	800b068 <SUBGRF_WriteRegister>
            break;
 800a4d6:	e000      	b.n	800a4da <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 800a4d8:	bf00      	nop
    }
}
 800a4da:	bf00      	nop
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b082      	sub	sp, #8
 800a4e6:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 800a4f4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800a4f8:	f000 fdca 	bl	800b090 <SUBGRF_ReadRegister>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800a500:	79fb      	ldrb	r3, [r7, #7]
 800a502:	f023 0301 	bic.w	r3, r3, #1
 800a506:	b2db      	uxtb	r3, r3
 800a508:	4619      	mov	r1, r3
 800a50a:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800a50e:	f000 fdab 	bl	800b068 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800a512:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800a516:	f000 fdbb 	bl	800b090 <SUBGRF_ReadRegister>
 800a51a:	4603      	mov	r3, r0
 800a51c:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800a51e:	79bb      	ldrb	r3, [r7, #6]
 800a520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a524:	b2db      	uxtb	r3, r3
 800a526:	4619      	mov	r1, r3
 800a528:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800a52c:	f000 fd9c 	bl	800b068 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800a530:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800a534:	f000 f890 	bl	800a658 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800a538:	463b      	mov	r3, r7
 800a53a:	2204      	movs	r2, #4
 800a53c:	4619      	mov	r1, r3
 800a53e:	f640 0019 	movw	r0, #2073	; 0x819
 800a542:	f000 fdcd 	bl	800b0e0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800a546:	2000      	movs	r0, #0
 800a548:	f000 f846 	bl	800a5d8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 800a54c:	79fb      	ldrb	r3, [r7, #7]
 800a54e:	4619      	mov	r1, r3
 800a550:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800a554:	f000 fd88 	bl	800b068 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800a558:	79bb      	ldrb	r3, [r7, #6]
 800a55a:	4619      	mov	r1, r3
 800a55c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800a560:	f000 fd82 	bl	800b068 <SUBGRF_WriteRegister>

    return number;
 800a564:	683b      	ldr	r3, [r7, #0]
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
	...

0800a570 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 800a578:	2000      	movs	r0, #0
 800a57a:	f000 ff79 	bl	800b470 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800a57e:	2002      	movs	r0, #2
 800a580:	f000 fe51 	bl	800b226 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a584:	793b      	ldrb	r3, [r7, #4]
 800a586:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	009b      	lsls	r3, r3, #2
 800a58e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a590:	793b      	ldrb	r3, [r7, #4]
 800a592:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a596:	b2db      	uxtb	r3, r3
 800a598:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a59a:	b25b      	sxtb	r3, r3
 800a59c:	4313      	orrs	r3, r2
 800a59e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800a5a0:	793b      	ldrb	r3, [r7, #4]
 800a5a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	b25b      	sxtb	r3, r3
 800a5ae:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800a5b0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800a5b2:	f107 020f 	add.w	r2, r7, #15
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	2184      	movs	r1, #132	; 0x84
 800a5ba:	4805      	ldr	r0, [pc, #20]	; (800a5d0 <SUBGRF_SetSleep+0x60>)
 800a5bc:	f7f8 fbbe 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800a5c0:	4b04      	ldr	r3, [pc, #16]	; (800a5d4 <SUBGRF_SetSleep+0x64>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	701a      	strb	r2, [r3, #0]
}
 800a5c6:	bf00      	nop
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	200024ac 	.word	0x200024ac
 800a5d4:	20002424 	.word	0x20002424

0800a5d8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b082      	sub	sp, #8
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	4603      	mov	r3, r0
 800a5e0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800a5e2:	1dfa      	adds	r2, r7, #7
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	2180      	movs	r1, #128	; 0x80
 800a5e8:	4808      	ldr	r0, [pc, #32]	; (800a60c <SUBGRF_SetStandby+0x34>)
 800a5ea:	f7f8 fba7 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800a5ee:	79fb      	ldrb	r3, [r7, #7]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d103      	bne.n	800a5fc <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800a5f4:	4b06      	ldr	r3, [pc, #24]	; (800a610 <SUBGRF_SetStandby+0x38>)
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800a5fa:	e002      	b.n	800a602 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 800a5fc:	4b04      	ldr	r3, [pc, #16]	; (800a610 <SUBGRF_SetStandby+0x38>)
 800a5fe:	2202      	movs	r2, #2
 800a600:	701a      	strb	r2, [r3, #0]
}
 800a602:	bf00      	nop
 800a604:	3708      	adds	r7, #8
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	200024ac 	.word	0x200024ac
 800a610:	20002424 	.word	0x20002424

0800a614 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b084      	sub	sp, #16
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 800a61c:	4b0c      	ldr	r3, [pc, #48]	; (800a650 <SUBGRF_SetTx+0x3c>)
 800a61e:	2204      	movs	r2, #4
 800a620:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	0c1b      	lsrs	r3, r3, #16
 800a626:	b2db      	uxtb	r3, r3
 800a628:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	0a1b      	lsrs	r3, r3, #8
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	b2db      	uxtb	r3, r3
 800a636:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 800a638:	f107 020c 	add.w	r2, r7, #12
 800a63c:	2303      	movs	r3, #3
 800a63e:	2183      	movs	r1, #131	; 0x83
 800a640:	4804      	ldr	r0, [pc, #16]	; (800a654 <SUBGRF_SetTx+0x40>)
 800a642:	f7f8 fb7b 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a646:	bf00      	nop
 800a648:	3710      	adds	r7, #16
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	20002424 	.word	0x20002424
 800a654:	200024ac 	.word	0x200024ac

0800a658 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800a660:	4b0c      	ldr	r3, [pc, #48]	; (800a694 <SUBGRF_SetRx+0x3c>)
 800a662:	2205      	movs	r2, #5
 800a664:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	0c1b      	lsrs	r3, r3, #16
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	0a1b      	lsrs	r3, r3, #8
 800a672:	b2db      	uxtb	r3, r3
 800a674:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a67c:	f107 020c 	add.w	r2, r7, #12
 800a680:	2303      	movs	r3, #3
 800a682:	2182      	movs	r1, #130	; 0x82
 800a684:	4804      	ldr	r0, [pc, #16]	; (800a698 <SUBGRF_SetRx+0x40>)
 800a686:	f7f8 fb59 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a68a:	bf00      	nop
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	20002424 	.word	0x20002424
 800a698:	200024ac 	.word	0x200024ac

0800a69c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b084      	sub	sp, #16
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 800a6a4:	4b0e      	ldr	r3, [pc, #56]	; (800a6e0 <SUBGRF_SetRxBoosted+0x44>)
 800a6a6:	2205      	movs	r2, #5
 800a6a8:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 800a6aa:	2197      	movs	r1, #151	; 0x97
 800a6ac:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800a6b0:	f000 fcda 	bl	800b068 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	0c1b      	lsrs	r3, r3, #16
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	0a1b      	lsrs	r3, r3, #8
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 800a6ca:	f107 020c 	add.w	r2, r7, #12
 800a6ce:	2303      	movs	r3, #3
 800a6d0:	2182      	movs	r1, #130	; 0x82
 800a6d2:	4804      	ldr	r0, [pc, #16]	; (800a6e4 <SUBGRF_SetRxBoosted+0x48>)
 800a6d4:	f7f8 fb32 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a6d8:	bf00      	nop
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	20002424 	.word	0x20002424
 800a6e4:	200024ac 	.word	0x200024ac

0800a6e8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	0c1b      	lsrs	r3, r3, #16
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	0a1b      	lsrs	r3, r3, #8
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	b2db      	uxtb	r3, r3
 800a706:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	0c1b      	lsrs	r3, r3, #16
 800a70c:	b2db      	uxtb	r3, r3
 800a70e:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	0a1b      	lsrs	r3, r3, #8
 800a714:	b2db      	uxtb	r3, r3
 800a716:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800a71e:	f107 0208 	add.w	r2, r7, #8
 800a722:	2306      	movs	r3, #6
 800a724:	2194      	movs	r1, #148	; 0x94
 800a726:	4805      	ldr	r0, [pc, #20]	; (800a73c <SUBGRF_SetRxDutyCycle+0x54>)
 800a728:	f7f8 fb08 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 800a72c:	4b04      	ldr	r3, [pc, #16]	; (800a740 <SUBGRF_SetRxDutyCycle+0x58>)
 800a72e:	2206      	movs	r2, #6
 800a730:	701a      	strb	r2, [r3, #0]
}
 800a732:	bf00      	nop
 800a734:	3710      	adds	r7, #16
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	200024ac 	.word	0x200024ac
 800a740:	20002424 	.word	0x20002424

0800a744 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 800a744:	b580      	push	{r7, lr}
 800a746:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 800a748:	2300      	movs	r3, #0
 800a74a:	2200      	movs	r2, #0
 800a74c:	21c5      	movs	r1, #197	; 0xc5
 800a74e:	4804      	ldr	r0, [pc, #16]	; (800a760 <SUBGRF_SetCad+0x1c>)
 800a750:	f7f8 faf4 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 800a754:	4b03      	ldr	r3, [pc, #12]	; (800a764 <SUBGRF_SetCad+0x20>)
 800a756:	2207      	movs	r2, #7
 800a758:	701a      	strb	r2, [r3, #0]
}
 800a75a:	bf00      	nop
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	200024ac 	.word	0x200024ac
 800a764:	20002424 	.word	0x20002424

0800a768 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 800a76c:	2300      	movs	r3, #0
 800a76e:	2200      	movs	r2, #0
 800a770:	21d1      	movs	r1, #209	; 0xd1
 800a772:	4802      	ldr	r0, [pc, #8]	; (800a77c <SUBGRF_SetTxContinuousWave+0x14>)
 800a774:	f7f8 fae2 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a778:	bf00      	nop
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	200024ac 	.word	0x200024ac

0800a780 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 800a784:	2300      	movs	r3, #0
 800a786:	2200      	movs	r2, #0
 800a788:	21d2      	movs	r1, #210	; 0xd2
 800a78a:	4802      	ldr	r0, [pc, #8]	; (800a794 <SUBGRF_SetTxInfinitePreamble+0x14>)
 800a78c:	f7f8 fad6 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a790:	bf00      	nop
 800a792:	bd80      	pop	{r7, pc}
 800a794:	200024ac 	.word	0x200024ac

0800a798 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	4603      	mov	r3, r0
 800a7a0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800a7a2:	1dfa      	adds	r2, r7, #7
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	219f      	movs	r1, #159	; 0x9f
 800a7a8:	4803      	ldr	r0, [pc, #12]	; (800a7b8 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 800a7aa:	f7f8 fac7 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a7ae:	bf00      	nop
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	200024ac 	.word	0x200024ac

0800a7bc <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b084      	sub	sp, #16
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 800a7c6:	1dfa      	adds	r2, r7, #7
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	21a0      	movs	r1, #160	; 0xa0
 800a7cc:	4813      	ldr	r0, [pc, #76]	; (800a81c <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 800a7ce:	f7f8 fab5 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 800a7d2:	79fb      	ldrb	r3, [r7, #7]
 800a7d4:	2b3f      	cmp	r3, #63	; 0x3f
 800a7d6:	d91c      	bls.n	800a812 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800a7d8:	79fb      	ldrb	r3, [r7, #7]
 800a7da:	085b      	lsrs	r3, r3, #1
 800a7dc:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 800a7e6:	e005      	b.n	800a7f4 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 800a7e8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ea:	089b      	lsrs	r3, r3, #2
 800a7ec:	73fb      	strb	r3, [r7, #15]
            exp++;
 800a7ee:	7bbb      	ldrb	r3, [r7, #14]
 800a7f0:	3301      	adds	r3, #1
 800a7f2:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 800a7f4:	7bfb      	ldrb	r3, [r7, #15]
 800a7f6:	2b1f      	cmp	r3, #31
 800a7f8:	d8f6      	bhi.n	800a7e8 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 800a7fa:	7bfb      	ldrb	r3, [r7, #15]
 800a7fc:	00db      	lsls	r3, r3, #3
 800a7fe:	b2da      	uxtb	r2, r3
 800a800:	7bbb      	ldrb	r3, [r7, #14]
 800a802:	4413      	add	r3, r2
 800a804:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 800a806:	7b7b      	ldrb	r3, [r7, #13]
 800a808:	4619      	mov	r1, r3
 800a80a:	f240 7006 	movw	r0, #1798	; 0x706
 800a80e:	f000 fc2b 	bl	800b068 <SUBGRF_WriteRegister>
    }
}
 800a812:	bf00      	nop
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	200024ac 	.word	0x200024ac

0800a820 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 800a826:	f000 fe94 	bl	800b552 <RBI_IsDCDC>
 800a82a:	4603      	mov	r3, r0
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d102      	bne.n	800a836 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800a830:	2301      	movs	r3, #1
 800a832:	71fb      	strb	r3, [r7, #7]
 800a834:	e001      	b.n	800a83a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800a836:	2300      	movs	r3, #0
 800a838:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800a83a:	1dfa      	adds	r2, r7, #7
 800a83c:	2301      	movs	r3, #1
 800a83e:	2196      	movs	r1, #150	; 0x96
 800a840:	4803      	ldr	r0, [pc, #12]	; (800a850 <SUBGRF_SetRegulatorMode+0x30>)
 800a842:	f7f8 fa7b 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a846:	bf00      	nop
 800a848:	3708      	adds	r7, #8
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	200024ac 	.word	0x200024ac

0800a854 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b084      	sub	sp, #16
 800a858:	af00      	add	r7, sp, #0
 800a85a:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a85c:	793b      	ldrb	r3, [r7, #4]
 800a85e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800a862:	b2db      	uxtb	r3, r3
 800a864:	019b      	lsls	r3, r3, #6
 800a866:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a868:	793b      	ldrb	r3, [r7, #4]
 800a86a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a872:	b25b      	sxtb	r3, r3
 800a874:	4313      	orrs	r3, r2
 800a876:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a878:	793b      	ldrb	r3, [r7, #4]
 800a87a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800a882:	b25b      	sxtb	r3, r3
 800a884:	4313      	orrs	r3, r2
 800a886:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a888:	793b      	ldrb	r3, [r7, #4]
 800a88a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800a88e:	b2db      	uxtb	r3, r3
 800a890:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800a892:	b25b      	sxtb	r3, r3
 800a894:	4313      	orrs	r3, r2
 800a896:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a898:	793b      	ldrb	r3, [r7, #4]
 800a89a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a89e:	b2db      	uxtb	r3, r3
 800a8a0:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800a8a2:	b25b      	sxtb	r3, r3
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a8a8:	793b      	ldrb	r3, [r7, #4]
 800a8aa:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a8ae:	b2db      	uxtb	r3, r3
 800a8b0:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800a8b2:	b25b      	sxtb	r3, r3
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800a8b8:	793b      	ldrb	r3, [r7, #4]
 800a8ba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	b25b      	sxtb	r3, r3
 800a8c6:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800a8c8:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800a8ca:	f107 020f 	add.w	r2, r7, #15
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	2189      	movs	r1, #137	; 0x89
 800a8d2:	4803      	ldr	r0, [pc, #12]	; (800a8e0 <SUBGRF_Calibrate+0x8c>)
 800a8d4:	f7f8 fa32 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a8d8:	bf00      	nop
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	200024ac 	.word	0x200024ac

0800a8e4 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a1b      	ldr	r2, [pc, #108]	; (800a95c <SUBGRF_CalibrateImage+0x78>)
 800a8f0:	4293      	cmp	r3, r2
 800a8f2:	d904      	bls.n	800a8fe <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800a8f4:	23e1      	movs	r3, #225	; 0xe1
 800a8f6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 800a8f8:	23e9      	movs	r3, #233	; 0xe9
 800a8fa:	737b      	strb	r3, [r7, #13]
 800a8fc:	e022      	b.n	800a944 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4a17      	ldr	r2, [pc, #92]	; (800a960 <SUBGRF_CalibrateImage+0x7c>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d904      	bls.n	800a910 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800a906:	23d7      	movs	r3, #215	; 0xd7
 800a908:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800a90a:	23db      	movs	r3, #219	; 0xdb
 800a90c:	737b      	strb	r3, [r7, #13]
 800a90e:	e019      	b.n	800a944 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	4a14      	ldr	r2, [pc, #80]	; (800a964 <SUBGRF_CalibrateImage+0x80>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d904      	bls.n	800a922 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 800a918:	23c1      	movs	r3, #193	; 0xc1
 800a91a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 800a91c:	23c5      	movs	r3, #197	; 0xc5
 800a91e:	737b      	strb	r3, [r7, #13]
 800a920:	e010      	b.n	800a944 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4a10      	ldr	r2, [pc, #64]	; (800a968 <SUBGRF_CalibrateImage+0x84>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d904      	bls.n	800a934 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 800a92a:	2375      	movs	r3, #117	; 0x75
 800a92c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800a92e:	2381      	movs	r3, #129	; 0x81
 800a930:	737b      	strb	r3, [r7, #13]
 800a932:	e007      	b.n	800a944 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	4a0d      	ldr	r2, [pc, #52]	; (800a96c <SUBGRF_CalibrateImage+0x88>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d903      	bls.n	800a944 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 800a93c:	236b      	movs	r3, #107	; 0x6b
 800a93e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800a940:	236f      	movs	r3, #111	; 0x6f
 800a942:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800a944:	f107 020c 	add.w	r2, r7, #12
 800a948:	2302      	movs	r3, #2
 800a94a:	2198      	movs	r1, #152	; 0x98
 800a94c:	4808      	ldr	r0, [pc, #32]	; (800a970 <SUBGRF_CalibrateImage+0x8c>)
 800a94e:	f7f8 f9f5 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a952:	bf00      	nop
 800a954:	3710      	adds	r7, #16
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
 800a95a:	bf00      	nop
 800a95c:	35a4e900 	.word	0x35a4e900
 800a960:	32a9f880 	.word	0x32a9f880
 800a964:	2de54480 	.word	0x2de54480
 800a968:	1b6b0b00 	.word	0x1b6b0b00
 800a96c:	1954fc40 	.word	0x1954fc40
 800a970:	200024ac 	.word	0x200024ac

0800a974 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 800a974:	b590      	push	{r4, r7, lr}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	4604      	mov	r4, r0
 800a97c:	4608      	mov	r0, r1
 800a97e:	4611      	mov	r1, r2
 800a980:	461a      	mov	r2, r3
 800a982:	4623      	mov	r3, r4
 800a984:	71fb      	strb	r3, [r7, #7]
 800a986:	4603      	mov	r3, r0
 800a988:	71bb      	strb	r3, [r7, #6]
 800a98a:	460b      	mov	r3, r1
 800a98c:	717b      	strb	r3, [r7, #5]
 800a98e:	4613      	mov	r3, r2
 800a990:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 800a992:	79fb      	ldrb	r3, [r7, #7]
 800a994:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800a996:	79bb      	ldrb	r3, [r7, #6]
 800a998:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800a99a:	797b      	ldrb	r3, [r7, #5]
 800a99c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800a99e:	793b      	ldrb	r3, [r7, #4]
 800a9a0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 800a9a2:	f107 020c 	add.w	r2, r7, #12
 800a9a6:	2304      	movs	r3, #4
 800a9a8:	2195      	movs	r1, #149	; 0x95
 800a9aa:	4803      	ldr	r0, [pc, #12]	; (800a9b8 <SUBGRF_SetPaConfig+0x44>)
 800a9ac:	f7f8 f9c6 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800a9b0:	bf00      	nop
 800a9b2:	3714      	adds	r7, #20
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd90      	pop	{r4, r7, pc}
 800a9b8:	200024ac 	.word	0x200024ac

0800a9bc <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800a9bc:	b590      	push	{r4, r7, lr}
 800a9be:	b085      	sub	sp, #20
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	4608      	mov	r0, r1
 800a9c6:	4611      	mov	r1, r2
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	4623      	mov	r3, r4
 800a9cc:	80fb      	strh	r3, [r7, #6]
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	80bb      	strh	r3, [r7, #4]
 800a9d2:	460b      	mov	r3, r1
 800a9d4:	807b      	strh	r3, [r7, #2]
 800a9d6:	4613      	mov	r3, r2
 800a9d8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800a9da:	88fb      	ldrh	r3, [r7, #6]
 800a9dc:	0a1b      	lsrs	r3, r3, #8
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800a9e4:	88fb      	ldrh	r3, [r7, #6]
 800a9e6:	b2db      	uxtb	r3, r3
 800a9e8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800a9ea:	88bb      	ldrh	r3, [r7, #4]
 800a9ec:	0a1b      	lsrs	r3, r3, #8
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800a9f4:	88bb      	ldrh	r3, [r7, #4]
 800a9f6:	b2db      	uxtb	r3, r3
 800a9f8:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800a9fa:	887b      	ldrh	r3, [r7, #2]
 800a9fc:	0a1b      	lsrs	r3, r3, #8
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800aa04:	887b      	ldrh	r3, [r7, #2]
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800aa0a:	883b      	ldrh	r3, [r7, #0]
 800aa0c:	0a1b      	lsrs	r3, r3, #8
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	b2db      	uxtb	r3, r3
 800aa12:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800aa14:	883b      	ldrh	r3, [r7, #0]
 800aa16:	b2db      	uxtb	r3, r3
 800aa18:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 800aa1a:	f107 0208 	add.w	r2, r7, #8
 800aa1e:	2308      	movs	r3, #8
 800aa20:	2108      	movs	r1, #8
 800aa22:	4803      	ldr	r0, [pc, #12]	; (800aa30 <SUBGRF_SetDioIrqParams+0x74>)
 800aa24:	f7f8 f98a 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800aa28:	bf00      	nop
 800aa2a:	3714      	adds	r7, #20
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd90      	pop	{r4, r7, pc}
 800aa30:	200024ac 	.word	0x200024ac

0800aa34 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	6039      	str	r1, [r7, #0]
 800aa3e:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 800aa40:	79fb      	ldrb	r3, [r7, #7]
 800aa42:	f003 0307 	and.w	r3, r3, #7
 800aa46:	b2db      	uxtb	r3, r3
 800aa48:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	0c1b      	lsrs	r3, r3, #16
 800aa4e:	b2db      	uxtb	r3, r3
 800aa50:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	0a1b      	lsrs	r3, r3, #8
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 800aa60:	f107 020c 	add.w	r2, r7, #12
 800aa64:	2304      	movs	r3, #4
 800aa66:	2197      	movs	r1, #151	; 0x97
 800aa68:	4803      	ldr	r0, [pc, #12]	; (800aa78 <SUBGRF_SetTcxoMode+0x44>)
 800aa6a:	f7f8 f967 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800aa6e:	bf00      	nop
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	200024ac 	.word	0x200024ac

0800aa7c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800aa7c:	b5b0      	push	{r4, r5, r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800aa84:	2300      	movs	r3, #0
 800aa86:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 800aa88:	4b1b      	ldr	r3, [pc, #108]	; (800aaf8 <SUBGRF_SetRfFrequency+0x7c>)
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	f083 0301 	eor.w	r3, r3, #1
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d005      	beq.n	800aaa2 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f7ff ff24 	bl	800a8e4 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800aa9c:	4b16      	ldr	r3, [pc, #88]	; (800aaf8 <SUBGRF_SetRfFrequency+0x7c>)
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	461a      	mov	r2, r3
 800aaa6:	f04f 0300 	mov.w	r3, #0
 800aaaa:	09d5      	lsrs	r5, r2, #7
 800aaac:	0654      	lsls	r4, r2, #25
 800aaae:	4a13      	ldr	r2, [pc, #76]	; (800aafc <SUBGRF_SetRfFrequency+0x80>)
 800aab0:	f04f 0300 	mov.w	r3, #0
 800aab4:	4620      	mov	r0, r4
 800aab6:	4629      	mov	r1, r5
 800aab8:	f7f5 fb6a 	bl	8000190 <__aeabi_uldivmod>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	4613      	mov	r3, r2
 800aac2:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	0e1b      	lsrs	r3, r3, #24
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	0c1b      	lsrs	r3, r3, #16
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	0a1b      	lsrs	r3, r3, #8
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800aae2:	f107 0208 	add.w	r2, r7, #8
 800aae6:	2304      	movs	r3, #4
 800aae8:	2186      	movs	r1, #134	; 0x86
 800aaea:	4805      	ldr	r0, [pc, #20]	; (800ab00 <SUBGRF_SetRfFrequency+0x84>)
 800aaec:	f7f8 f926 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800aaf0:	bf00      	nop
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bdb0      	pop	{r4, r5, r7, pc}
 800aaf8:	2000242c 	.word	0x2000242c
 800aafc:	01e84800 	.word	0x01e84800
 800ab00:	200024ac 	.word	0x200024ac

0800ab04 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800ab0e:	79fa      	ldrb	r2, [r7, #7]
 800ab10:	4b09      	ldr	r3, [pc, #36]	; (800ab38 <SUBGRF_SetPacketType+0x34>)
 800ab12:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800ab14:	79fb      	ldrb	r3, [r7, #7]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d104      	bne.n	800ab24 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800ab20:	f000 faa2 	bl	800b068 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800ab24:	1dfa      	adds	r2, r7, #7
 800ab26:	2301      	movs	r3, #1
 800ab28:	218a      	movs	r1, #138	; 0x8a
 800ab2a:	4804      	ldr	r0, [pc, #16]	; (800ab3c <SUBGRF_SetPacketType+0x38>)
 800ab2c:	f7f8 f906 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800ab30:	bf00      	nop
 800ab32:	3708      	adds	r7, #8
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}
 800ab38:	20002425 	.word	0x20002425
 800ab3c:	200024ac 	.word	0x200024ac

0800ab40 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800ab40:	b480      	push	{r7}
 800ab42:	af00      	add	r7, sp, #0
    return PacketType;
 800ab44:	4b02      	ldr	r3, [pc, #8]	; (800ab50 <SUBGRF_GetPacketType+0x10>)
 800ab46:	781b      	ldrb	r3, [r3, #0]
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bc80      	pop	{r7}
 800ab4e:	4770      	bx	lr
 800ab50:	20002425 	.word	0x20002425

0800ab54 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	71fb      	strb	r3, [r7, #7]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	71bb      	strb	r3, [r7, #6]
 800ab62:	4613      	mov	r3, r2
 800ab64:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 800ab66:	79fb      	ldrb	r3, [r7, #7]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d124      	bne.n	800abb6 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 800ab6c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ab70:	2b0f      	cmp	r3, #15
 800ab72:	d106      	bne.n	800ab82 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 800ab74:	2301      	movs	r3, #1
 800ab76:	2201      	movs	r2, #1
 800ab78:	2100      	movs	r1, #0
 800ab7a:	2006      	movs	r0, #6
 800ab7c:	f7ff fefa 	bl	800a974 <SUBGRF_SetPaConfig>
 800ab80:	e005      	b.n	800ab8e <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800ab82:	2301      	movs	r3, #1
 800ab84:	2201      	movs	r2, #1
 800ab86:	2100      	movs	r1, #0
 800ab88:	2004      	movs	r0, #4
 800ab8a:	f7ff fef3 	bl	800a974 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 800ab8e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ab92:	2b0d      	cmp	r3, #13
 800ab94:	dd02      	ble.n	800ab9c <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 800ab96:	230e      	movs	r3, #14
 800ab98:	71bb      	strb	r3, [r7, #6]
 800ab9a:	e006      	b.n	800abaa <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 800ab9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800aba0:	f113 0f11 	cmn.w	r3, #17
 800aba4:	da01      	bge.n	800abaa <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 800aba6:	23ef      	movs	r3, #239	; 0xef
 800aba8:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 800abaa:	2118      	movs	r1, #24
 800abac:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800abb0:	f000 fa5a 	bl	800b068 <SUBGRF_WriteRegister>
 800abb4:	e025      	b.n	800ac02 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 800abb6:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800abba:	f000 fa69 	bl	800b090 <SUBGRF_ReadRegister>
 800abbe:	4603      	mov	r3, r0
 800abc0:	f043 031e 	orr.w	r3, r3, #30
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	4619      	mov	r1, r3
 800abc8:	f640 00d8 	movw	r0, #2264	; 0x8d8
 800abcc:	f000 fa4c 	bl	800b068 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800abd0:	2301      	movs	r3, #1
 800abd2:	2200      	movs	r2, #0
 800abd4:	2107      	movs	r1, #7
 800abd6:	2004      	movs	r0, #4
 800abd8:	f7ff fecc 	bl	800a974 <SUBGRF_SetPaConfig>
        if( power > 22 )
 800abdc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800abe0:	2b16      	cmp	r3, #22
 800abe2:	dd02      	ble.n	800abea <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 800abe4:	2316      	movs	r3, #22
 800abe6:	71bb      	strb	r3, [r7, #6]
 800abe8:	e006      	b.n	800abf8 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 800abea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800abee:	f113 0f09 	cmn.w	r3, #9
 800abf2:	da01      	bge.n	800abf8 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 800abf4:	23f7      	movs	r3, #247	; 0xf7
 800abf6:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 800abf8:	2138      	movs	r1, #56	; 0x38
 800abfa:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800abfe:	f000 fa33 	bl	800b068 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800ac02:	79bb      	ldrb	r3, [r7, #6]
 800ac04:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 800ac06:	797b      	ldrb	r3, [r7, #5]
 800ac08:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 800ac0a:	f107 020c 	add.w	r2, r7, #12
 800ac0e:	2302      	movs	r3, #2
 800ac10:	218e      	movs	r1, #142	; 0x8e
 800ac12:	4803      	ldr	r0, [pc, #12]	; (800ac20 <SUBGRF_SetTxParams+0xcc>)
 800ac14:	f7f8 f892 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800ac18:	bf00      	nop
 800ac1a:	3710      	adds	r7, #16
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	200024ac 	.word	0x200024ac

0800ac24 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 800ac24:	b5b0      	push	{r4, r5, r7, lr}
 800ac26:	b086      	sub	sp, #24
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800ac30:	4a5e      	ldr	r2, [pc, #376]	; (800adac <SUBGRF_SetModulationParams+0x188>)
 800ac32:	f107 0308 	add.w	r3, r7, #8
 800ac36:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ac3a:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	781a      	ldrb	r2, [r3, #0]
 800ac42:	4b5b      	ldr	r3, [pc, #364]	; (800adb0 <SUBGRF_SetModulationParams+0x18c>)
 800ac44:	781b      	ldrb	r3, [r3, #0]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d004      	beq.n	800ac54 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	781b      	ldrb	r3, [r3, #0]
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7ff ff58 	bl	800ab04 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	781b      	ldrb	r3, [r3, #0]
 800ac58:	2b03      	cmp	r3, #3
 800ac5a:	f200 80a2 	bhi.w	800ada2 <SUBGRF_SetModulationParams+0x17e>
 800ac5e:	a201      	add	r2, pc, #4	; (adr r2, 800ac64 <SUBGRF_SetModulationParams+0x40>)
 800ac60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac64:	0800ac75 	.word	0x0800ac75
 800ac68:	0800ad31 	.word	0x0800ad31
 800ac6c:	0800acf3 	.word	0x0800acf3
 800ac70:	0800ad5f 	.word	0x0800ad5f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800ac74:	2308      	movs	r3, #8
 800ac76:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	4a4d      	ldr	r2, [pc, #308]	; (800adb4 <SUBGRF_SetModulationParams+0x190>)
 800ac7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac82:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	0c1b      	lsrs	r3, r3, #16
 800ac88:	b2db      	uxtb	r3, r3
 800ac8a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	0a1b      	lsrs	r3, r3, #8
 800ac90:	b2db      	uxtb	r3, r3
 800ac92:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	7b1b      	ldrb	r3, [r3, #12]
 800ac9e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	7b5b      	ldrb	r3, [r3, #13]
 800aca4:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	689b      	ldr	r3, [r3, #8]
 800acaa:	461a      	mov	r2, r3
 800acac:	f04f 0300 	mov.w	r3, #0
 800acb0:	09d5      	lsrs	r5, r2, #7
 800acb2:	0654      	lsls	r4, r2, #25
 800acb4:	4a40      	ldr	r2, [pc, #256]	; (800adb8 <SUBGRF_SetModulationParams+0x194>)
 800acb6:	f04f 0300 	mov.w	r3, #0
 800acba:	4620      	mov	r0, r4
 800acbc:	4629      	mov	r1, r5
 800acbe:	f7f5 fa67 	bl	8000190 <__aeabi_uldivmod>
 800acc2:	4602      	mov	r2, r0
 800acc4:	460b      	mov	r3, r1
 800acc6:	4613      	mov	r3, r2
 800acc8:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	0c1b      	lsrs	r3, r3, #16
 800acce:	b2db      	uxtb	r3, r3
 800acd0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	0a1b      	lsrs	r3, r3, #8
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	b2db      	uxtb	r3, r3
 800acde:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ace0:	7cfb      	ldrb	r3, [r7, #19]
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	f107 0208 	add.w	r2, r7, #8
 800ace8:	218b      	movs	r1, #139	; 0x8b
 800acea:	4834      	ldr	r0, [pc, #208]	; (800adbc <SUBGRF_SetModulationParams+0x198>)
 800acec:	f7f8 f826 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800acf0:	e058      	b.n	800ada4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 800acf2:	2304      	movs	r3, #4
 800acf4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	4a2e      	ldr	r2, [pc, #184]	; (800adb4 <SUBGRF_SetModulationParams+0x190>)
 800acfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad00:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	0c1b      	lsrs	r3, r3, #16
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	0a1b      	lsrs	r3, r3, #8
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	b2db      	uxtb	r3, r3
 800ad16:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	7d1b      	ldrb	r3, [r3, #20]
 800ad1c:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ad1e:	7cfb      	ldrb	r3, [r7, #19]
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	f107 0208 	add.w	r2, r7, #8
 800ad26:	218b      	movs	r1, #139	; 0x8b
 800ad28:	4824      	ldr	r0, [pc, #144]	; (800adbc <SUBGRF_SetModulationParams+0x198>)
 800ad2a:	f7f8 f807 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800ad2e:	e039      	b.n	800ada4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 800ad30:	2304      	movs	r3, #4
 800ad32:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	7e1b      	ldrb	r3, [r3, #24]
 800ad38:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	7e5b      	ldrb	r3, [r3, #25]
 800ad3e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	7e9b      	ldrb	r3, [r3, #26]
 800ad44:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	7edb      	ldrb	r3, [r3, #27]
 800ad4a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ad4c:	7cfb      	ldrb	r3, [r7, #19]
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	f107 0208 	add.w	r2, r7, #8
 800ad54:	218b      	movs	r1, #139	; 0x8b
 800ad56:	4819      	ldr	r0, [pc, #100]	; (800adbc <SUBGRF_SetModulationParams+0x198>)
 800ad58:	f7f7 fff0 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>

        break;
 800ad5c:	e022      	b.n	800ada4 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 800ad5e:	2305      	movs	r3, #5
 800ad60:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	4a13      	ldr	r2, [pc, #76]	; (800adb4 <SUBGRF_SetModulationParams+0x190>)
 800ad68:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad6c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	0c1b      	lsrs	r3, r3, #16
 800ad72:	b2db      	uxtb	r3, r3
 800ad74:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	0a1b      	lsrs	r3, r3, #8
 800ad7a:	b2db      	uxtb	r3, r3
 800ad7c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	b2db      	uxtb	r3, r3
 800ad82:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	7b1b      	ldrb	r3, [r3, #12]
 800ad88:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	7b5b      	ldrb	r3, [r3, #13]
 800ad8e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800ad90:	7cfb      	ldrb	r3, [r7, #19]
 800ad92:	b29b      	uxth	r3, r3
 800ad94:	f107 0208 	add.w	r2, r7, #8
 800ad98:	218b      	movs	r1, #139	; 0x8b
 800ad9a:	4808      	ldr	r0, [pc, #32]	; (800adbc <SUBGRF_SetModulationParams+0x198>)
 800ad9c:	f7f7 ffce 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800ada0:	e000      	b.n	800ada4 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 800ada2:	bf00      	nop
    }
}
 800ada4:	bf00      	nop
 800ada6:	3718      	adds	r7, #24
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bdb0      	pop	{r4, r5, r7, pc}
 800adac:	0800bd98 	.word	0x0800bd98
 800adb0:	20002425 	.word	0x20002425
 800adb4:	3d090000 	.word	0x3d090000
 800adb8:	01e84800 	.word	0x01e84800
 800adbc:	200024ac 	.word	0x200024ac

0800adc0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800adc8:	2300      	movs	r3, #0
 800adca:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800adcc:	4a48      	ldr	r2, [pc, #288]	; (800aef0 <SUBGRF_SetPacketParams+0x130>)
 800adce:	f107 030c 	add.w	r3, r7, #12
 800add2:	ca07      	ldmia	r2, {r0, r1, r2}
 800add4:	c303      	stmia	r3!, {r0, r1}
 800add6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	781a      	ldrb	r2, [r3, #0]
 800addc:	4b45      	ldr	r3, [pc, #276]	; (800aef4 <SUBGRF_SetPacketParams+0x134>)
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d004      	beq.n	800adee <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	781b      	ldrb	r3, [r3, #0]
 800ade8:	4618      	mov	r0, r3
 800adea:	f7ff fe8b 	bl	800ab04 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	2b03      	cmp	r3, #3
 800adf4:	d878      	bhi.n	800aee8 <SUBGRF_SetPacketParams+0x128>
 800adf6:	a201      	add	r2, pc, #4	; (adr r2, 800adfc <SUBGRF_SetPacketParams+0x3c>)
 800adf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adfc:	0800ae0d 	.word	0x0800ae0d
 800ae00:	0800ae9d 	.word	0x0800ae9d
 800ae04:	0800ae91 	.word	0x0800ae91
 800ae08:	0800ae0d 	.word	0x0800ae0d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	7a5b      	ldrb	r3, [r3, #9]
 800ae10:	2bf1      	cmp	r3, #241	; 0xf1
 800ae12:	d10a      	bne.n	800ae2a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 800ae14:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800ae18:	f7ff faf0 	bl	800a3fc <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800ae1c:	f248 0005 	movw	r0, #32773	; 0x8005
 800ae20:	f7ff fb0c 	bl	800a43c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 800ae24:	2302      	movs	r3, #2
 800ae26:	75bb      	strb	r3, [r7, #22]
 800ae28:	e011      	b.n	800ae4e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	7a5b      	ldrb	r3, [r3, #9]
 800ae2e:	2bf2      	cmp	r3, #242	; 0xf2
 800ae30:	d10a      	bne.n	800ae48 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 800ae32:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800ae36:	f7ff fae1 	bl	800a3fc <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800ae3a:	f241 0021 	movw	r0, #4129	; 0x1021
 800ae3e:	f7ff fafd 	bl	800a43c <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 800ae42:	2306      	movs	r3, #6
 800ae44:	75bb      	strb	r3, [r7, #22]
 800ae46:	e002      	b.n	800ae4e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	7a5b      	ldrb	r3, [r3, #9]
 800ae4c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800ae4e:	2309      	movs	r3, #9
 800ae50:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	885b      	ldrh	r3, [r3, #2]
 800ae56:	0a1b      	lsrs	r3, r3, #8
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	885b      	ldrh	r3, [r3, #2]
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	791b      	ldrb	r3, [r3, #4]
 800ae6a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	795b      	ldrb	r3, [r3, #5]
 800ae70:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	799b      	ldrb	r3, [r3, #6]
 800ae76:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	79db      	ldrb	r3, [r3, #7]
 800ae7c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	7a1b      	ldrb	r3, [r3, #8]
 800ae82:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 800ae84:	7dbb      	ldrb	r3, [r7, #22]
 800ae86:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	7a9b      	ldrb	r3, [r3, #10]
 800ae8c:	753b      	strb	r3, [r7, #20]
        break;
 800ae8e:	e022      	b.n	800aed6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800ae90:	2301      	movs	r3, #1
 800ae92:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	7b1b      	ldrb	r3, [r3, #12]
 800ae98:	733b      	strb	r3, [r7, #12]
        break;
 800ae9a:	e01c      	b.n	800aed6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 800ae9c:	2306      	movs	r3, #6
 800ae9e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	89db      	ldrh	r3, [r3, #14]
 800aea4:	0a1b      	lsrs	r3, r3, #8
 800aea6:	b29b      	uxth	r3, r3
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	89db      	ldrh	r3, [r3, #14]
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	7c1a      	ldrb	r2, [r3, #16]
 800aeb8:	4b0f      	ldr	r3, [pc, #60]	; (800aef8 <SUBGRF_SetPacketParams+0x138>)
 800aeba:	4611      	mov	r1, r2
 800aebc:	7019      	strb	r1, [r3, #0]
 800aebe:	4613      	mov	r3, r2
 800aec0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	7c5b      	ldrb	r3, [r3, #17]
 800aec6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	7c9b      	ldrb	r3, [r3, #18]
 800aecc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	7cdb      	ldrb	r3, [r3, #19]
 800aed2:	747b      	strb	r3, [r7, #17]
        break;
 800aed4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800aed6:	7dfb      	ldrb	r3, [r7, #23]
 800aed8:	b29b      	uxth	r3, r3
 800aeda:	f107 020c 	add.w	r2, r7, #12
 800aede:	218c      	movs	r1, #140	; 0x8c
 800aee0:	4806      	ldr	r0, [pc, #24]	; (800aefc <SUBGRF_SetPacketParams+0x13c>)
 800aee2:	f7f7 ff2b 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
 800aee6:	e000      	b.n	800aeea <SUBGRF_SetPacketParams+0x12a>
        return;
 800aee8:	bf00      	nop
}
 800aeea:	3718      	adds	r7, #24
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}
 800aef0:	0800bda0 	.word	0x0800bda0
 800aef4:	20002425 	.word	0x20002425
 800aef8:	20002426 	.word	0x20002426
 800aefc:	200024ac 	.word	0x200024ac

0800af00 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b084      	sub	sp, #16
 800af04:	af00      	add	r7, sp, #0
 800af06:	4603      	mov	r3, r0
 800af08:	460a      	mov	r2, r1
 800af0a:	71fb      	strb	r3, [r7, #7]
 800af0c:	4613      	mov	r3, r2
 800af0e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800af10:	79fb      	ldrb	r3, [r7, #7]
 800af12:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 800af14:	79bb      	ldrb	r3, [r7, #6]
 800af16:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 800af18:	f107 020c 	add.w	r2, r7, #12
 800af1c:	2302      	movs	r3, #2
 800af1e:	218f      	movs	r1, #143	; 0x8f
 800af20:	4803      	ldr	r0, [pc, #12]	; (800af30 <SUBGRF_SetBufferBaseAddress+0x30>)
 800af22:	f7f7 ff0b 	bl	8002d3c <HAL_SUBGHZ_ExecSetCmd>
}
 800af26:	bf00      	nop
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	200024ac 	.word	0x200024ac

0800af34 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b082      	sub	sp, #8
 800af38:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 800af3a:	2300      	movs	r3, #0
 800af3c:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 800af3e:	1d3a      	adds	r2, r7, #4
 800af40:	2301      	movs	r3, #1
 800af42:	2115      	movs	r1, #21
 800af44:	4806      	ldr	r0, [pc, #24]	; (800af60 <SUBGRF_GetRssiInst+0x2c>)
 800af46:	f7f7 ff58 	bl	8002dfa <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 800af4a:	793b      	ldrb	r3, [r7, #4]
 800af4c:	425b      	negs	r3, r3
 800af4e:	105b      	asrs	r3, r3, #1
 800af50:	71fb      	strb	r3, [r7, #7]
    return rssi;
 800af52:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3708      	adds	r7, #8
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	200024ac 	.word	0x200024ac

0800af64 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 800af6e:	f107 020c 	add.w	r2, r7, #12
 800af72:	2302      	movs	r3, #2
 800af74:	2113      	movs	r1, #19
 800af76:	4810      	ldr	r0, [pc, #64]	; (800afb8 <SUBGRF_GetRxBufferStatus+0x54>)
 800af78:	f7f7 ff3f 	bl	8002dfa <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800af7c:	f7ff fde0 	bl	800ab40 <SUBGRF_GetPacketType>
 800af80:	4603      	mov	r3, r0
 800af82:	2b01      	cmp	r3, #1
 800af84:	d10d      	bne.n	800afa2 <SUBGRF_GetRxBufferStatus+0x3e>
 800af86:	4b0d      	ldr	r3, [pc, #52]	; (800afbc <SUBGRF_GetRxBufferStatus+0x58>)
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d108      	bne.n	800afa2 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800af90:	f240 7002 	movw	r0, #1794	; 0x702
 800af94:	f000 f87c 	bl	800b090 <SUBGRF_ReadRegister>
 800af98:	4603      	mov	r3, r0
 800af9a:	461a      	mov	r2, r3
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	701a      	strb	r2, [r3, #0]
 800afa0:	e002      	b.n	800afa8 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800afa2:	7b3a      	ldrb	r2, [r7, #12]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800afa8:	7b7a      	ldrb	r2, [r7, #13]
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	701a      	strb	r2, [r3, #0]
}
 800afae:	bf00      	nop
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	200024ac 	.word	0x200024ac
 800afbc:	20002426 	.word	0x20002426

0800afc0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 800afc8:	f107 020c 	add.w	r2, r7, #12
 800afcc:	2303      	movs	r3, #3
 800afce:	2114      	movs	r1, #20
 800afd0:	4823      	ldr	r0, [pc, #140]	; (800b060 <SUBGRF_GetPacketStatus+0xa0>)
 800afd2:	f7f7 ff12 	bl	8002dfa <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 800afd6:	f7ff fdb3 	bl	800ab40 <SUBGRF_GetPacketType>
 800afda:	4603      	mov	r3, r0
 800afdc:	461a      	mov	r2, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d002      	beq.n	800aff0 <SUBGRF_GetPacketStatus+0x30>
 800afea:	2b01      	cmp	r3, #1
 800afec:	d013      	beq.n	800b016 <SUBGRF_GetPacketStatus+0x56>
 800afee:	e02a      	b.n	800b046 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800aff0:	7b3a      	ldrb	r2, [r7, #12]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800aff6:	7b7b      	ldrb	r3, [r7, #13]
 800aff8:	425b      	negs	r3, r3
 800affa:	105b      	asrs	r3, r3, #1
 800affc:	b25a      	sxtb	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800b002:	7bbb      	ldrb	r3, [r7, #14]
 800b004:	425b      	negs	r3, r3
 800b006:	105b      	asrs	r3, r3, #1
 800b008:	b25a      	sxtb	r2, r3
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2200      	movs	r2, #0
 800b012:	609a      	str	r2, [r3, #8]
            break;
 800b014:	e020      	b.n	800b058 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 800b016:	7b3b      	ldrb	r3, [r7, #12]
 800b018:	425b      	negs	r3, r3
 800b01a:	105b      	asrs	r3, r3, #1
 800b01c:	b25a      	sxtb	r2, r3
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800b022:	7b7b      	ldrb	r3, [r7, #13]
 800b024:	b25b      	sxtb	r3, r3
 800b026:	3302      	adds	r3, #2
 800b028:	109b      	asrs	r3, r3, #2
 800b02a:	b25a      	sxtb	r2, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 800b030:	7bbb      	ldrb	r3, [r7, #14]
 800b032:	425b      	negs	r3, r3
 800b034:	105b      	asrs	r3, r3, #1
 800b036:	b25a      	sxtb	r2, r3
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800b03c:	4b09      	ldr	r3, [pc, #36]	; (800b064 <SUBGRF_GetPacketStatus+0xa4>)
 800b03e:	681a      	ldr	r2, [r3, #0]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	611a      	str	r2, [r3, #16]
            break;
 800b044:	e008      	b.n	800b058 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 800b046:	2214      	movs	r2, #20
 800b048:	2100      	movs	r1, #0
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 fa88 	bl	800b560 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	220f      	movs	r2, #15
 800b054:	701a      	strb	r2, [r3, #0]
            break;
 800b056:	bf00      	nop
    }
}
 800b058:	bf00      	nop
 800b05a:	3710      	adds	r7, #16
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}
 800b060:	200024ac 	.word	0x200024ac
 800b064:	20002428 	.word	0x20002428

0800b068 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b082      	sub	sp, #8
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	4603      	mov	r3, r0
 800b070:	460a      	mov	r2, r1
 800b072:	80fb      	strh	r3, [r7, #6]
 800b074:	4613      	mov	r3, r2
 800b076:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 800b078:	1d7a      	adds	r2, r7, #5
 800b07a:	88f9      	ldrh	r1, [r7, #6]
 800b07c:	2301      	movs	r3, #1
 800b07e:	4803      	ldr	r0, [pc, #12]	; (800b08c <SUBGRF_WriteRegister+0x24>)
 800b080:	f7f7 fd9c 	bl	8002bbc <HAL_SUBGHZ_WriteRegisters>
}
 800b084:	bf00      	nop
 800b086:	3708      	adds	r7, #8
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	200024ac 	.word	0x200024ac

0800b090 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	4603      	mov	r3, r0
 800b098:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 800b09a:	f107 020f 	add.w	r2, r7, #15
 800b09e:	88f9      	ldrh	r1, [r7, #6]
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	4804      	ldr	r0, [pc, #16]	; (800b0b4 <SUBGRF_ReadRegister+0x24>)
 800b0a4:	f7f7 fde9 	bl	8002c7a <HAL_SUBGHZ_ReadRegisters>
    return data;
 800b0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	200024ac 	.word	0x200024ac

0800b0b8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b082      	sub	sp, #8
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	4603      	mov	r3, r0
 800b0c0:	6039      	str	r1, [r7, #0]
 800b0c2:	80fb      	strh	r3, [r7, #6]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 800b0c8:	88bb      	ldrh	r3, [r7, #4]
 800b0ca:	88f9      	ldrh	r1, [r7, #6]
 800b0cc:	683a      	ldr	r2, [r7, #0]
 800b0ce:	4803      	ldr	r0, [pc, #12]	; (800b0dc <SUBGRF_WriteRegisters+0x24>)
 800b0d0:	f7f7 fd74 	bl	8002bbc <HAL_SUBGHZ_WriteRegisters>
}
 800b0d4:	bf00      	nop
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}
 800b0dc:	200024ac 	.word	0x200024ac

0800b0e0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	6039      	str	r1, [r7, #0]
 800b0ea:	80fb      	strh	r3, [r7, #6]
 800b0ec:	4613      	mov	r3, r2
 800b0ee:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800b0f0:	88bb      	ldrh	r3, [r7, #4]
 800b0f2:	88f9      	ldrh	r1, [r7, #6]
 800b0f4:	683a      	ldr	r2, [r7, #0]
 800b0f6:	4803      	ldr	r0, [pc, #12]	; (800b104 <SUBGRF_ReadRegisters+0x24>)
 800b0f8:	f7f7 fdbf 	bl	8002c7a <HAL_SUBGHZ_ReadRegisters>
}
 800b0fc:	bf00      	nop
 800b0fe:	3708      	adds	r7, #8
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}
 800b104:	200024ac 	.word	0x200024ac

0800b108 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	4603      	mov	r3, r0
 800b110:	6039      	str	r1, [r7, #0]
 800b112:	71fb      	strb	r3, [r7, #7]
 800b114:	4613      	mov	r3, r2
 800b116:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800b118:	79bb      	ldrb	r3, [r7, #6]
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	79f9      	ldrb	r1, [r7, #7]
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	4803      	ldr	r0, [pc, #12]	; (800b130 <SUBGRF_WriteBuffer+0x28>)
 800b122:	f7f7 febe 	bl	8002ea2 <HAL_SUBGHZ_WriteBuffer>
}
 800b126:	bf00      	nop
 800b128:	3708      	adds	r7, #8
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	200024ac 	.word	0x200024ac

0800b134 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
 800b13a:	4603      	mov	r3, r0
 800b13c:	6039      	str	r1, [r7, #0]
 800b13e:	71fb      	strb	r3, [r7, #7]
 800b140:	4613      	mov	r3, r2
 800b142:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800b144:	79bb      	ldrb	r3, [r7, #6]
 800b146:	b29b      	uxth	r3, r3
 800b148:	79f9      	ldrb	r1, [r7, #7]
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	4803      	ldr	r0, [pc, #12]	; (800b15c <SUBGRF_ReadBuffer+0x28>)
 800b14e:	f7f7 fefb 	bl	8002f48 <HAL_SUBGHZ_ReadBuffer>
}
 800b152:	bf00      	nop
 800b154:	3708      	adds	r7, #8
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	200024ac 	.word	0x200024ac

0800b160 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0
 800b166:	4603      	mov	r3, r0
 800b168:	460a      	mov	r2, r1
 800b16a:	71fb      	strb	r3, [r7, #7]
 800b16c:	4613      	mov	r3, r2
 800b16e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800b170:	2301      	movs	r3, #1
 800b172:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800b174:	79bb      	ldrb	r3, [r7, #6]
 800b176:	2b01      	cmp	r3, #1
 800b178:	d10d      	bne.n	800b196 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 800b17a:	79fb      	ldrb	r3, [r7, #7]
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d104      	bne.n	800b18a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800b180:	2302      	movs	r3, #2
 800b182:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800b184:	2004      	movs	r0, #4
 800b186:	f000 f84e 	bl	800b226 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 800b18a:	79fb      	ldrb	r3, [r7, #7]
 800b18c:	2b02      	cmp	r3, #2
 800b18e:	d107      	bne.n	800b1a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800b190:	2303      	movs	r3, #3
 800b192:	73fb      	strb	r3, [r7, #15]
 800b194:	e004      	b.n	800b1a0 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 800b196:	79bb      	ldrb	r3, [r7, #6]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d101      	bne.n	800b1a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 800b19c:	2301      	movs	r3, #1
 800b19e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800b1a0:	7bfb      	ldrb	r3, [r7, #15]
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f000 f964 	bl	800b470 <RBI_ConfigRFSwitch>
}
 800b1a8:	bf00      	nop
 800b1aa:	3710      	adds	r7, #16
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b084      	sub	sp, #16
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800b1be:	f000 f9b3 	bl	800b528 <RBI_GetTxConfig>
 800b1c2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	2b02      	cmp	r3, #2
 800b1c8:	d016      	beq.n	800b1f8 <SUBGRF_SetRfTxPower+0x48>
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	dc16      	bgt.n	800b1fe <SUBGRF_SetRfTxPower+0x4e>
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d003      	beq.n	800b1de <SUBGRF_SetRfTxPower+0x2e>
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d00a      	beq.n	800b1f2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 800b1dc:	e00f      	b.n	800b1fe <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800b1de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b1e2:	2b0f      	cmp	r3, #15
 800b1e4:	dd02      	ble.n	800b1ec <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 800b1e6:	2302      	movs	r3, #2
 800b1e8:	73fb      	strb	r3, [r7, #15]
            break;
 800b1ea:	e009      	b.n	800b200 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	73fb      	strb	r3, [r7, #15]
            break;
 800b1f0:	e006      	b.n	800b200 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	73fb      	strb	r3, [r7, #15]
            break;
 800b1f6:	e003      	b.n	800b200 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 800b1f8:	2302      	movs	r3, #2
 800b1fa:	73fb      	strb	r3, [r7, #15]
            break;
 800b1fc:	e000      	b.n	800b200 <SUBGRF_SetRfTxPower+0x50>
            break;
 800b1fe:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800b200:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800b204:	7bfb      	ldrb	r3, [r7, #15]
 800b206:	2202      	movs	r2, #2
 800b208:	4618      	mov	r0, r3
 800b20a:	f7ff fca3 	bl	800ab54 <SUBGRF_SetTxParams>

    return paSelect;
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b210:	4618      	mov	r0, r3
 800b212:	3710      	adds	r7, #16
 800b214:	46bd      	mov	sp, r7
 800b216:	bd80      	pop	{r7, pc}

0800b218 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 800b21c:	f000 f98b 	bl	800b536 <RBI_GetWakeUpTime>
 800b220:	4603      	mov	r3, r0
}
 800b222:	4618      	mov	r0, r3
 800b224:	bd80      	pop	{r7, pc}

0800b226 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
}

static void Radio_SMPS_Set(uint8_t level)
{
 800b226:	b580      	push	{r7, lr}
 800b228:	b084      	sub	sp, #16
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	4603      	mov	r3, r0
 800b22e:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800b230:	f000 f98f 	bl	800b552 <RBI_IsDCDC>
 800b234:	4603      	mov	r3, r0
 800b236:	2b01      	cmp	r3, #1
 800b238:	d112      	bne.n	800b260 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 800b23a:	f640 1023 	movw	r0, #2339	; 0x923
 800b23e:	f7ff ff27 	bl	800b090 <SUBGRF_ReadRegister>
 800b242:	4603      	mov	r3, r0
 800b244:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 800b246:	7bfb      	ldrb	r3, [r7, #15]
 800b248:	f023 0306 	bic.w	r3, r3, #6
 800b24c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800b24e:	7bfa      	ldrb	r2, [r7, #15]
 800b250:	79fb      	ldrb	r3, [r7, #7]
 800b252:	4313      	orrs	r3, r2
 800b254:	b2db      	uxtb	r3, r3
 800b256:	4619      	mov	r1, r3
 800b258:	f640 1023 	movw	r0, #2339	; 0x923
 800b25c:	f7ff ff04 	bl	800b068 <SUBGRF_WriteRegister>
  }
}
 800b260:	bf00      	nop
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 800b26c:	f7f5 fb1f 	bl	80008ae <SystemApp_Init>
  SubghzApp_Init();
 800b270:	f000 f802 	bl	800b278 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 800b274:	bf00      	nop
 800b276:	bd80      	pop	{r7, pc}

0800b278 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 800b278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b27a:	b08d      	sub	sp, #52	; 0x34
 800b27c:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 800b27e:	4b2b      	ldr	r3, [pc, #172]	; (800b32c <SubghzApp_Init+0xb4>)
 800b280:	4a2b      	ldr	r2, [pc, #172]	; (800b330 <SubghzApp_Init+0xb8>)
 800b282:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800b284:	4b29      	ldr	r3, [pc, #164]	; (800b32c <SubghzApp_Init+0xb4>)
 800b286:	4a2b      	ldr	r2, [pc, #172]	; (800b334 <SubghzApp_Init+0xbc>)
 800b288:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 800b28a:	4b28      	ldr	r3, [pc, #160]	; (800b32c <SubghzApp_Init+0xb4>)
 800b28c:	4a2a      	ldr	r2, [pc, #168]	; (800b338 <SubghzApp_Init+0xc0>)
 800b28e:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800b290:	4b26      	ldr	r3, [pc, #152]	; (800b32c <SubghzApp_Init+0xb4>)
 800b292:	4a2a      	ldr	r2, [pc, #168]	; (800b33c <SubghzApp_Init+0xc4>)
 800b294:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 800b296:	4b25      	ldr	r3, [pc, #148]	; (800b32c <SubghzApp_Init+0xb4>)
 800b298:	4a29      	ldr	r2, [pc, #164]	; (800b340 <SubghzApp_Init+0xc8>)
 800b29a:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 800b29c:	4b29      	ldr	r3, [pc, #164]	; (800b344 <SubghzApp_Init+0xcc>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	4822      	ldr	r0, [pc, #136]	; (800b32c <SubghzApp_Init+0xb4>)
 800b2a2:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  Radio.SetChannel(TXfreq);
 800b2a4:	4b27      	ldr	r3, [pc, #156]	; (800b344 <SubghzApp_Init+0xcc>)
 800b2a6:	68db      	ldr	r3, [r3, #12]
 800b2a8:	4a27      	ldr	r2, [pc, #156]	; (800b348 <SubghzApp_Init+0xd0>)
 800b2aa:	6812      	ldr	r2, [r2, #0]
 800b2ac:	4610      	mov	r0, r2
 800b2ae:	4798      	blx	r3
  /*     void    ( *SetTxConfig )( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout ); */
  Radio.SetTxConfig(
 800b2b0:	4b24      	ldr	r3, [pc, #144]	; (800b344 <SubghzApp_Init+0xcc>)
 800b2b2:	69dc      	ldr	r4, [r3, #28]
 800b2b4:	4b25      	ldr	r3, [pc, #148]	; (800b34c <SubghzApp_Init+0xd4>)
 800b2b6:	f893 c000 	ldrb.w	ip, [r3]
 800b2ba:	4b25      	ldr	r3, [pc, #148]	; (800b350 <SubghzApp_Init+0xd8>)
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	fa4f fe83 	sxtb.w	lr, r3
 800b2c2:	4b24      	ldr	r3, [pc, #144]	; (800b354 <SubghzApp_Init+0xdc>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	607b      	str	r3, [r7, #4]
 800b2c8:	4b23      	ldr	r3, [pc, #140]	; (800b358 <SubghzApp_Init+0xe0>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4a23      	ldr	r2, [pc, #140]	; (800b35c <SubghzApp_Init+0xe4>)
 800b2ce:	8812      	ldrh	r2, [r2, #0]
 800b2d0:	4923      	ldr	r1, [pc, #140]	; (800b360 <SubghzApp_Init+0xe8>)
 800b2d2:	7809      	ldrb	r1, [r1, #0]
 800b2d4:	2900      	cmp	r1, #0
 800b2d6:	bf14      	ite	ne
 800b2d8:	2101      	movne	r1, #1
 800b2da:	2100      	moveq	r1, #0
 800b2dc:	b2c9      	uxtb	r1, r1
 800b2de:	4821      	ldr	r0, [pc, #132]	; (800b364 <SubghzApp_Init+0xec>)
 800b2e0:	7800      	ldrb	r0, [r0, #0]
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	bf14      	ite	ne
 800b2e6:	2001      	movne	r0, #1
 800b2e8:	2000      	moveq	r0, #0
 800b2ea:	b2c0      	uxtb	r0, r0
 800b2ec:	4d1e      	ldr	r5, [pc, #120]	; (800b368 <SubghzApp_Init+0xf0>)
 800b2ee:	782d      	ldrb	r5, [r5, #0]
 800b2f0:	4e1e      	ldr	r6, [pc, #120]	; (800b36c <SubghzApp_Init+0xf4>)
 800b2f2:	6836      	ldr	r6, [r6, #0]
 800b2f4:	9608      	str	r6, [sp, #32]
 800b2f6:	2600      	movs	r6, #0
 800b2f8:	9607      	str	r6, [sp, #28]
 800b2fa:	9506      	str	r5, [sp, #24]
 800b2fc:	9005      	str	r0, [sp, #20]
 800b2fe:	9104      	str	r1, [sp, #16]
 800b300:	2100      	movs	r1, #0
 800b302:	9103      	str	r1, [sp, #12]
 800b304:	9202      	str	r2, [sp, #8]
 800b306:	2200      	movs	r2, #0
 800b308:	9201      	str	r2, [sp, #4]
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	2300      	movs	r3, #0
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	4671      	mov	r1, lr
 800b312:	4660      	mov	r0, ip
 800b314:	47a0      	blx	r4
		  radioModem, TXpower, TXfdev, 0, TXdatarate,
		  0, TXpreambleLen, false, TXcrcOn, TXfreqHop,
		  TXhopPeriod, 0, TXtimeout
  );

  Radio.SetMaxPayloadLength(radioModem, MAX_TX_BUF);
 800b316:	4b0b      	ldr	r3, [pc, #44]	; (800b344 <SubghzApp_Init+0xcc>)
 800b318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b31a:	4a0c      	ldr	r2, [pc, #48]	; (800b34c <SubghzApp_Init+0xd4>)
 800b31c:	7812      	ldrb	r2, [r2, #0]
 800b31e:	2140      	movs	r1, #64	; 0x40
 800b320:	4610      	mov	r0, r2
 800b322:	4798      	blx	r3
  /* USER CODE END SubghzApp_Init_2 */
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b32c:	20002434 	.word	0x20002434
 800b330:	0800b371 	.word	0x0800b371
 800b334:	0800b37d 	.word	0x0800b37d
 800b338:	0800b3a1 	.word	0x0800b3a1
 800b33c:	0800b3ad 	.word	0x0800b3ad
 800b340:	0800b3b9 	.word	0x0800b3b9
 800b344:	0800bed4 	.word	0x0800bed4
 800b348:	2000005c 	.word	0x2000005c
 800b34c:	20002450 	.word	0x20002450
 800b350:	20000060 	.word	0x20000060
 800b354:	20000064 	.word	0x20000064
 800b358:	20000068 	.word	0x20000068
 800b35c:	2000006e 	.word	0x2000006e
 800b360:	2000006c 	.word	0x2000006c
 800b364:	20002451 	.word	0x20002451
 800b368:	20002452 	.word	0x20002452
 800b36c:	20000070 	.word	0x20000070

0800b370 <OnTxDone>:
}
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 800b370:	b480      	push	{r7}
 800b372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
}
 800b374:	bf00      	nop
 800b376:	46bd      	mov	sp, r7
 800b378:	bc80      	pop	{r7}
 800b37a:	4770      	bx	lr

0800b37c <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b085      	sub	sp, #20
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	4608      	mov	r0, r1
 800b386:	4611      	mov	r1, r2
 800b388:	461a      	mov	r2, r3
 800b38a:	4603      	mov	r3, r0
 800b38c:	817b      	strh	r3, [r7, #10]
 800b38e:	460b      	mov	r3, r1
 800b390:	813b      	strh	r3, [r7, #8]
 800b392:	4613      	mov	r3, r2
 800b394:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
}
 800b396:	bf00      	nop
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bc80      	pop	{r7}
 800b39e:	4770      	bx	lr

0800b3a0 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
}
 800b3a4:	bf00      	nop
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bc80      	pop	{r7}
 800b3aa:	4770      	bx	lr

0800b3ac <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
}
 800b3b0:	bf00      	nop
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bc80      	pop	{r7}
 800b3b6:	4770      	bx	lr

0800b3b8 <OnRxError>:

static void OnRxError(void)
{
 800b3b8:	b480      	push	{r7}
 800b3ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
}
 800b3bc:	bf00      	nop
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bc80      	pop	{r7}
 800b3c2:	4770      	bx	lr

0800b3c4 <LL_AHB2_GRP1_EnableClock>:
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b085      	sub	sp, #20
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800b3cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b3d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800b3dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4013      	ands	r3, r2
 800b3e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
}
 800b3ea:	bf00      	nop
 800b3ec:	3714      	adds	r7, #20
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bc80      	pop	{r7}
 800b3f2:	4770      	bx	lr

0800b3f4 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 800b3fa:	1d3b      	adds	r3, r7, #4
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	601a      	str	r2, [r3, #0]
 800b400:	605a      	str	r2, [r3, #4]
 800b402:	609a      	str	r2, [r3, #8]
 800b404:	60da      	str	r2, [r3, #12]
 800b406:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800b408:	2004      	movs	r0, #4
 800b40a:	f7ff ffdb 	bl	800b3c4 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800b40e:	2310      	movs	r3, #16
 800b410:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800b412:	2301      	movs	r3, #1
 800b414:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800b416:	2300      	movs	r3, #0
 800b418:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b41a:	2303      	movs	r3, #3
 800b41c:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800b41e:	1d3b      	adds	r3, r7, #4
 800b420:	4619      	mov	r1, r3
 800b422:	4812      	ldr	r0, [pc, #72]	; (800b46c <RBI_Init+0x78>)
 800b424:	f7f5 fdae 	bl	8000f84 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800b428:	2320      	movs	r3, #32
 800b42a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800b42c:	1d3b      	adds	r3, r7, #4
 800b42e:	4619      	mov	r1, r3
 800b430:	480e      	ldr	r0, [pc, #56]	; (800b46c <RBI_Init+0x78>)
 800b432:	f7f5 fda7 	bl	8000f84 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800b436:	2308      	movs	r3, #8
 800b438:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800b43a:	1d3b      	adds	r3, r7, #4
 800b43c:	4619      	mov	r1, r3
 800b43e:	480b      	ldr	r0, [pc, #44]	; (800b46c <RBI_Init+0x78>)
 800b440:	f7f5 fda0 	bl	8000f84 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800b444:	2200      	movs	r2, #0
 800b446:	2120      	movs	r1, #32
 800b448:	4808      	ldr	r0, [pc, #32]	; (800b46c <RBI_Init+0x78>)
 800b44a:	f7f5 fefb 	bl	8001244 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800b44e:	2200      	movs	r2, #0
 800b450:	2110      	movs	r1, #16
 800b452:	4806      	ldr	r0, [pc, #24]	; (800b46c <RBI_Init+0x78>)
 800b454:	f7f5 fef6 	bl	8001244 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800b458:	2200      	movs	r2, #0
 800b45a:	2108      	movs	r1, #8
 800b45c:	4803      	ldr	r0, [pc, #12]	; (800b46c <RBI_Init+0x78>)
 800b45e:	f7f5 fef1 	bl	8001244 <HAL_GPIO_WritePin>

  return 0;
 800b462:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 800b464:	4618      	mov	r0, r3
 800b466:	3718      	adds	r7, #24
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	48000800 	.word	0x48000800

0800b470 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	4603      	mov	r3, r0
 800b478:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800b47a:	79fb      	ldrb	r3, [r7, #7]
 800b47c:	2b03      	cmp	r3, #3
 800b47e:	d84b      	bhi.n	800b518 <RBI_ConfigRFSwitch+0xa8>
 800b480:	a201      	add	r2, pc, #4	; (adr r2, 800b488 <RBI_ConfigRFSwitch+0x18>)
 800b482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b486:	bf00      	nop
 800b488:	0800b499 	.word	0x0800b499
 800b48c:	0800b4b9 	.word	0x0800b4b9
 800b490:	0800b4d9 	.word	0x0800b4d9
 800b494:	0800b4f9 	.word	0x0800b4f9
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800b498:	2200      	movs	r2, #0
 800b49a:	2108      	movs	r1, #8
 800b49c:	4821      	ldr	r0, [pc, #132]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b49e:	f7f5 fed1 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800b4a2:	2200      	movs	r2, #0
 800b4a4:	2110      	movs	r1, #16
 800b4a6:	481f      	ldr	r0, [pc, #124]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4a8:	f7f5 fecc 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2120      	movs	r1, #32
 800b4b0:	481c      	ldr	r0, [pc, #112]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4b2:	f7f5 fec7 	bl	8001244 <HAL_GPIO_WritePin>
      break;
 800b4b6:	e030      	b.n	800b51a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800b4b8:	2201      	movs	r2, #1
 800b4ba:	2108      	movs	r1, #8
 800b4bc:	4819      	ldr	r0, [pc, #100]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4be:	f7f5 fec1 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	2110      	movs	r1, #16
 800b4c6:	4817      	ldr	r0, [pc, #92]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4c8:	f7f5 febc 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2120      	movs	r1, #32
 800b4d0:	4814      	ldr	r0, [pc, #80]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4d2:	f7f5 feb7 	bl	8001244 <HAL_GPIO_WritePin>
      break;
 800b4d6:	e020      	b.n	800b51a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800b4d8:	2201      	movs	r2, #1
 800b4da:	2108      	movs	r1, #8
 800b4dc:	4811      	ldr	r0, [pc, #68]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4de:	f7f5 feb1 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	2110      	movs	r1, #16
 800b4e6:	480f      	ldr	r0, [pc, #60]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4e8:	f7f5 feac 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	2120      	movs	r1, #32
 800b4f0:	480c      	ldr	r0, [pc, #48]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4f2:	f7f5 fea7 	bl	8001244 <HAL_GPIO_WritePin>
      break;
 800b4f6:	e010      	b.n	800b51a <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	2108      	movs	r1, #8
 800b4fc:	4809      	ldr	r0, [pc, #36]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b4fe:	f7f5 fea1 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800b502:	2200      	movs	r2, #0
 800b504:	2110      	movs	r1, #16
 800b506:	4807      	ldr	r0, [pc, #28]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b508:	f7f5 fe9c 	bl	8001244 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 800b50c:	2201      	movs	r2, #1
 800b50e:	2120      	movs	r1, #32
 800b510:	4804      	ldr	r0, [pc, #16]	; (800b524 <RBI_ConfigRFSwitch+0xb4>)
 800b512:	f7f5 fe97 	bl	8001244 <HAL_GPIO_WritePin>
      break;
 800b516:	e000      	b.n	800b51a <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 800b518:	bf00      	nop
  }

  return 0;
 800b51a:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3708      	adds	r7, #8
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}
 800b524:	48000800 	.word	0x48000800

0800b528 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b528:	b480      	push	{r7}
 800b52a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 800b52c:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 800b52e:	4618      	mov	r0, r3
 800b530:	46bd      	mov	sp, r7
 800b532:	bc80      	pop	{r7}
 800b534:	4770      	bx	lr

0800b536 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 800b536:	b480      	push	{r7}
 800b538:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800b53a:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	46bd      	mov	sp, r7
 800b540:	bc80      	pop	{r7}
 800b542:	4770      	bx	lr

0800b544 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b544:	b480      	push	{r7}
 800b546:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 800b548:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bc80      	pop	{r7}
 800b550:	4770      	bx	lr

0800b552 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b552:	b480      	push	{r7}
 800b554:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 800b556:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 800b558:	4618      	mov	r0, r3
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bc80      	pop	{r7}
 800b55e:	4770      	bx	lr

0800b560 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
 800b568:	460b      	mov	r3, r1
 800b56a:	70fb      	strb	r3, [r7, #3]
 800b56c:	4613      	mov	r3, r2
 800b56e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	60fb      	str	r3, [r7, #12]
  while( size-- )
 800b574:	e004      	b.n	800b580 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	1c5a      	adds	r2, r3, #1
 800b57a:	60fa      	str	r2, [r7, #12]
 800b57c:	78fa      	ldrb	r2, [r7, #3]
 800b57e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 800b580:	883b      	ldrh	r3, [r7, #0]
 800b582:	1e5a      	subs	r2, r3, #1
 800b584:	803a      	strh	r2, [r7, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d1f5      	bne.n	800b576 <UTIL_MEM_set_8+0x16>
  }
}
 800b58a:	bf00      	nop
 800b58c:	bf00      	nop
 800b58e:	3714      	adds	r7, #20
 800b590:	46bd      	mov	sp, r7
 800b592:	bc80      	pop	{r7}
 800b594:	4770      	bx	lr
	...

0800b598 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b084      	sub	sp, #16
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	603b      	str	r3, [r7, #0]
 800b5a4:	4613      	mov	r3, r2
 800b5a6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d023      	beq.n	800b5f6 <UTIL_TIMER_Create+0x5e>
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d020      	beq.n	800b5f6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800b5ba:	4b11      	ldr	r3, [pc, #68]	; (800b600 <UTIL_TIMER_Create+0x68>)
 800b5bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5be:	68b8      	ldr	r0, [r7, #8]
 800b5c0:	4798      	blx	r3
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	683a      	ldr	r2, [r7, #0]
 800b5de:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	69ba      	ldr	r2, [r7, #24]
 800b5e4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	79fa      	ldrb	r2, [r7, #7]
 800b5ea:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	e000      	b.n	800b5f8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 800b5f6:	2301      	movs	r3, #1
  }
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3710      	adds	r7, #16
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	bd80      	pop	{r7, pc}
 800b600:	0800be70 	.word	0x0800be70

0800b604 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b08a      	sub	sp, #40	; 0x28
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d056      	beq.n	800b6c6 <UTIL_TIMER_Start+0xc2>
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f000 f929 	bl	800b870 <TimerExists>
 800b61e:	4603      	mov	r3, r0
 800b620:	f083 0301 	eor.w	r3, r3, #1
 800b624:	b2db      	uxtb	r3, r3
 800b626:	2b00      	cmp	r3, #0
 800b628:	d04d      	beq.n	800b6c6 <UTIL_TIMER_Start+0xc2>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	7a5b      	ldrb	r3, [r3, #9]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d149      	bne.n	800b6c6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b632:	f3ef 8310 	mrs	r3, PRIMASK
 800b636:	613b      	str	r3, [r7, #16]
  return(result);
 800b638:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b63a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800b63c:	b672      	cpsid	i
}
 800b63e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800b646:	4b24      	ldr	r3, [pc, #144]	; (800b6d8 <UTIL_TIMER_Start+0xd4>)
 800b648:	6a1b      	ldr	r3, [r3, #32]
 800b64a:	4798      	blx	r3
 800b64c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800b64e:	6a3a      	ldr	r2, [r7, #32]
 800b650:	69bb      	ldr	r3, [r7, #24]
 800b652:	429a      	cmp	r2, r3
 800b654:	d201      	bcs.n	800b65a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 800b656:	69bb      	ldr	r3, [r7, #24]
 800b658:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6a3a      	ldr	r2, [r7, #32]
 800b65e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2200      	movs	r2, #0
 800b664:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2201      	movs	r2, #1
 800b66a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 800b672:	4b1a      	ldr	r3, [pc, #104]	; (800b6dc <UTIL_TIMER_Start+0xd8>)
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d106      	bne.n	800b688 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800b67a:	4b17      	ldr	r3, [pc, #92]	; (800b6d8 <UTIL_TIMER_Start+0xd4>)
 800b67c:	691b      	ldr	r3, [r3, #16]
 800b67e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	f000 f96b 	bl	800b95c <TimerInsertNewHeadTimer>
 800b686:	e017      	b.n	800b6b8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 800b688:	4b13      	ldr	r3, [pc, #76]	; (800b6d8 <UTIL_TIMER_Start+0xd4>)
 800b68a:	699b      	ldr	r3, [r3, #24]
 800b68c:	4798      	blx	r3
 800b68e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	697b      	ldr	r3, [r7, #20]
 800b696:	441a      	add	r2, r3
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	4b0e      	ldr	r3, [pc, #56]	; (800b6dc <UTIL_TIMER_Start+0xd8>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	d203      	bcs.n	800b6b2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 f956 	bl	800b95c <TimerInsertNewHeadTimer>
 800b6b0:	e002      	b.n	800b6b8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 f922 	bl	800b8fc <TimerInsertTimer>
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f383 8810 	msr	PRIMASK, r3
}
 800b6c2:	bf00      	nop
  {
 800b6c4:	e002      	b.n	800b6cc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800b6cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	3728      	adds	r7, #40	; 0x28
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	0800be70 	.word	0x0800be70
 800b6dc:	20002454 	.word	0x20002454

0800b6e0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b088      	sub	sp, #32
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d05b      	beq.n	800b7aa <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6f2:	f3ef 8310 	mrs	r3, PRIMASK
 800b6f6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800b6fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b6fc:	b672      	cpsid	i
}
 800b6fe:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 800b700:	4b2d      	ldr	r3, [pc, #180]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 800b706:	4b2c      	ldr	r3, [pc, #176]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2201      	movs	r2, #1
 800b710:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 800b712:	4b29      	ldr	r3, [pc, #164]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d041      	beq.n	800b79e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2200      	movs	r2, #0
 800b71e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 800b720:	4b25      	ldr	r3, [pc, #148]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	687a      	ldr	r2, [r7, #4]
 800b726:	429a      	cmp	r2, r3
 800b728:	d134      	bne.n	800b794 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 800b72a:	4b23      	ldr	r3, [pc, #140]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2200      	movs	r2, #0
 800b730:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 800b732:	4b21      	ldr	r3, [pc, #132]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	695b      	ldr	r3, [r3, #20]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d00a      	beq.n	800b752 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800b73c:	4b1e      	ldr	r3, [pc, #120]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	695b      	ldr	r3, [r3, #20]
 800b742:	4a1d      	ldr	r2, [pc, #116]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b744:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 800b746:	4b1c      	ldr	r3, [pc, #112]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f000 f8ac 	bl	800b8a8 <TimerSetTimeout>
 800b750:	e023      	b.n	800b79a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 800b752:	4b1a      	ldr	r3, [pc, #104]	; (800b7bc <UTIL_TIMER_Stop+0xdc>)
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	4798      	blx	r3
            TimerListHead = NULL;
 800b758:	4b17      	ldr	r3, [pc, #92]	; (800b7b8 <UTIL_TIMER_Stop+0xd8>)
 800b75a:	2200      	movs	r2, #0
 800b75c:	601a      	str	r2, [r3, #0]
 800b75e:	e01c      	b.n	800b79a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 800b760:	697a      	ldr	r2, [r7, #20]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	429a      	cmp	r2, r3
 800b766:	d110      	bne.n	800b78a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 800b768:	697b      	ldr	r3, [r7, #20]
 800b76a:	695b      	ldr	r3, [r3, #20]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d006      	beq.n	800b77e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	695b      	ldr	r3, [r3, #20]
 800b774:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b776:	69bb      	ldr	r3, [r7, #24]
 800b778:	697a      	ldr	r2, [r7, #20]
 800b77a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800b77c:	e00d      	b.n	800b79a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 800b782:	69bb      	ldr	r3, [r7, #24]
 800b784:	697a      	ldr	r2, [r7, #20]
 800b786:	615a      	str	r2, [r3, #20]
            break;
 800b788:	e007      	b.n	800b79a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800b78e:	697b      	ldr	r3, [r7, #20]
 800b790:	695b      	ldr	r3, [r3, #20]
 800b792:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d1e2      	bne.n	800b760 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800b79a:	2300      	movs	r3, #0
 800b79c:	77fb      	strb	r3, [r7, #31]
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	f383 8810 	msr	PRIMASK, r3
}
 800b7a8:	e001      	b.n	800b7ae <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800b7ae:	7ffb      	ldrb	r3, [r7, #31]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3720      	adds	r7, #32
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}
 800b7b8:	20002454 	.word	0x20002454
 800b7bc:	0800be70 	.word	0x0800be70

0800b7c0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d102      	bne.n	800b7da <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	73fb      	strb	r3, [r7, #15]
 800b7d8:	e014      	b.n	800b804 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 800b7da:	4b0d      	ldr	r3, [pc, #52]	; (800b810 <UTIL_TIMER_SetPeriod+0x50>)
 800b7dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7de:	6838      	ldr	r0, [r7, #0]
 800b7e0:	4798      	blx	r3
 800b7e2:	4602      	mov	r2, r0
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f841 	bl	800b870 <TimerExists>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d007      	beq.n	800b804 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f7ff ff73 	bl	800b6e0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f7ff ff02 	bl	800b604 <UTIL_TIMER_Start>
 800b800:	4603      	mov	r3, r0
 800b802:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 800b804:	7bfb      	ldrb	r3, [r7, #15]
}
 800b806:	4618      	mov	r0, r3
 800b808:	3710      	adds	r7, #16
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}
 800b80e:	bf00      	nop
 800b810:	0800be70 	.word	0x0800be70

0800b814 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b082      	sub	sp, #8
 800b818:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 800b81a:	4b06      	ldr	r3, [pc, #24]	; (800b834 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b81c:	69db      	ldr	r3, [r3, #28]
 800b81e:	4798      	blx	r3
 800b820:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 800b822:	4b04      	ldr	r3, [pc, #16]	; (800b834 <UTIL_TIMER_GetCurrentTime+0x20>)
 800b824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b826:	6878      	ldr	r0, [r7, #4]
 800b828:	4798      	blx	r3
 800b82a:	4603      	mov	r3, r0
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3708      	adds	r7, #8
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}
 800b834:	0800be70 	.word	0x0800be70

0800b838 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b084      	sub	sp, #16
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800b840:	4b0a      	ldr	r3, [pc, #40]	; (800b86c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b842:	69db      	ldr	r3, [r3, #28]
 800b844:	4798      	blx	r3
 800b846:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800b848:	4b08      	ldr	r3, [pc, #32]	; (800b86c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b84a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	4798      	blx	r3
 800b850:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 800b852:	4b06      	ldr	r3, [pc, #24]	; (800b86c <UTIL_TIMER_GetElapsedTime+0x34>)
 800b854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b856:	68f9      	ldr	r1, [r7, #12]
 800b858:	68ba      	ldr	r2, [r7, #8]
 800b85a:	1a8a      	subs	r2, r1, r2
 800b85c:	4610      	mov	r0, r2
 800b85e:	4798      	blx	r3
 800b860:	4603      	mov	r3, r0
}
 800b862:	4618      	mov	r0, r3
 800b864:	3710      	adds	r7, #16
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}
 800b86a:	bf00      	nop
 800b86c:	0800be70 	.word	0x0800be70

0800b870 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 800b870:	b480      	push	{r7}
 800b872:	b085      	sub	sp, #20
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b878:	4b0a      	ldr	r3, [pc, #40]	; (800b8a4 <TimerExists+0x34>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 800b87e:	e008      	b.n	800b892 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 800b880:	68fa      	ldr	r2, [r7, #12]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	429a      	cmp	r2, r3
 800b886:	d101      	bne.n	800b88c <TimerExists+0x1c>
    {
      return true;
 800b888:	2301      	movs	r3, #1
 800b88a:	e006      	b.n	800b89a <TimerExists+0x2a>
    }
    cur = cur->Next;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	695b      	ldr	r3, [r3, #20]
 800b890:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d1f3      	bne.n	800b880 <TimerExists+0x10>
  }
  return false;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3714      	adds	r7, #20
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bc80      	pop	{r7}
 800b8a2:	4770      	bx	lr
 800b8a4:	20002454 	.word	0x20002454

0800b8a8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 800b8a8:	b590      	push	{r4, r7, lr}
 800b8aa:	b085      	sub	sp, #20
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 800b8b0:	4b11      	ldr	r3, [pc, #68]	; (800b8f8 <TimerSetTimeout+0x50>)
 800b8b2:	6a1b      	ldr	r3, [r3, #32]
 800b8b4:	4798      	blx	r3
 800b8b6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681c      	ldr	r4, [r3, #0]
 800b8c2:	4b0d      	ldr	r3, [pc, #52]	; (800b8f8 <TimerSetTimeout+0x50>)
 800b8c4:	699b      	ldr	r3, [r3, #24]
 800b8c6:	4798      	blx	r3
 800b8c8:	4602      	mov	r2, r0
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	429c      	cmp	r4, r3
 800b8d0:	d207      	bcs.n	800b8e2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 800b8d2:	4b09      	ldr	r3, [pc, #36]	; (800b8f8 <TimerSetTimeout+0x50>)
 800b8d4:	699b      	ldr	r3, [r3, #24]
 800b8d6:	4798      	blx	r3
 800b8d8:	4602      	mov	r2, r0
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	441a      	add	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 800b8e2:	4b05      	ldr	r3, [pc, #20]	; (800b8f8 <TimerSetTimeout+0x50>)
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	687a      	ldr	r2, [r7, #4]
 800b8e8:	6812      	ldr	r2, [r2, #0]
 800b8ea:	4610      	mov	r0, r2
 800b8ec:	4798      	blx	r3
}
 800b8ee:	bf00      	nop
 800b8f0:	3714      	adds	r7, #20
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd90      	pop	{r4, r7, pc}
 800b8f6:	bf00      	nop
 800b8f8:	0800be70 	.word	0x0800be70

0800b8fc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 800b8fc:	b480      	push	{r7}
 800b8fe:	b085      	sub	sp, #20
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b904:	4b14      	ldr	r3, [pc, #80]	; (800b958 <TimerInsertTimer+0x5c>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 800b90a:	4b13      	ldr	r3, [pc, #76]	; (800b958 <TimerInsertTimer+0x5c>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	695b      	ldr	r3, [r3, #20]
 800b910:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 800b912:	e012      	b.n	800b93a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681a      	ldr	r2, [r3, #0]
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d905      	bls.n	800b92c <TimerInsertTimer+0x30>
    {
        cur = next;
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 800b924:	68bb      	ldr	r3, [r7, #8]
 800b926:	695b      	ldr	r3, [r3, #20]
 800b928:	60bb      	str	r3, [r7, #8]
 800b92a:	e006      	b.n	800b93a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	687a      	ldr	r2, [r7, #4]
 800b930:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	68ba      	ldr	r2, [r7, #8]
 800b936:	615a      	str	r2, [r3, #20]
        return;
 800b938:	e009      	b.n	800b94e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	695b      	ldr	r3, [r3, #20]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d1e8      	bne.n	800b914 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	687a      	ldr	r2, [r7, #4]
 800b946:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2200      	movs	r2, #0
 800b94c:	615a      	str	r2, [r3, #20]
}
 800b94e:	3714      	adds	r7, #20
 800b950:	46bd      	mov	sp, r7
 800b952:	bc80      	pop	{r7}
 800b954:	4770      	bx	lr
 800b956:	bf00      	nop
 800b958:	20002454 	.word	0x20002454

0800b95c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 800b964:	4b0b      	ldr	r3, [pc, #44]	; (800b994 <TimerInsertNewHeadTimer+0x38>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d002      	beq.n	800b976 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	2200      	movs	r2, #0
 800b974:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	68fa      	ldr	r2, [r7, #12]
 800b97a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 800b97c:	4a05      	ldr	r2, [pc, #20]	; (800b994 <TimerInsertNewHeadTimer+0x38>)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 800b982:	4b04      	ldr	r3, [pc, #16]	; (800b994 <TimerInsertNewHeadTimer+0x38>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	4618      	mov	r0, r3
 800b988:	f7ff ff8e 	bl	800b8a8 <TimerSetTimeout>
}
 800b98c:	bf00      	nop
 800b98e:	3710      	adds	r7, #16
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}
 800b994:	20002454 	.word	0x20002454

0800b998 <__libc_init_array>:
 800b998:	b570      	push	{r4, r5, r6, lr}
 800b99a:	4d0d      	ldr	r5, [pc, #52]	; (800b9d0 <__libc_init_array+0x38>)
 800b99c:	4c0d      	ldr	r4, [pc, #52]	; (800b9d4 <__libc_init_array+0x3c>)
 800b99e:	1b64      	subs	r4, r4, r5
 800b9a0:	10a4      	asrs	r4, r4, #2
 800b9a2:	2600      	movs	r6, #0
 800b9a4:	42a6      	cmp	r6, r4
 800b9a6:	d109      	bne.n	800b9bc <__libc_init_array+0x24>
 800b9a8:	4d0b      	ldr	r5, [pc, #44]	; (800b9d8 <__libc_init_array+0x40>)
 800b9aa:	4c0c      	ldr	r4, [pc, #48]	; (800b9dc <__libc_init_array+0x44>)
 800b9ac:	f000 f91a 	bl	800bbe4 <_init>
 800b9b0:	1b64      	subs	r4, r4, r5
 800b9b2:	10a4      	asrs	r4, r4, #2
 800b9b4:	2600      	movs	r6, #0
 800b9b6:	42a6      	cmp	r6, r4
 800b9b8:	d105      	bne.n	800b9c6 <__libc_init_array+0x2e>
 800b9ba:	bd70      	pop	{r4, r5, r6, pc}
 800b9bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9c0:	4798      	blx	r3
 800b9c2:	3601      	adds	r6, #1
 800b9c4:	e7ee      	b.n	800b9a4 <__libc_init_array+0xc>
 800b9c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9ca:	4798      	blx	r3
 800b9cc:	3601      	adds	r6, #1
 800b9ce:	e7f2      	b.n	800b9b6 <__libc_init_array+0x1e>
 800b9d0:	0800c06c 	.word	0x0800c06c
 800b9d4:	0800c06c 	.word	0x0800c06c
 800b9d8:	0800c06c 	.word	0x0800c06c
 800b9dc:	0800c070 	.word	0x0800c070

0800b9e0 <__retarget_lock_acquire_recursive>:
 800b9e0:	4770      	bx	lr

0800b9e2 <__retarget_lock_release_recursive>:
 800b9e2:	4770      	bx	lr

0800b9e4 <memcpy>:
 800b9e4:	440a      	add	r2, r1
 800b9e6:	4291      	cmp	r1, r2
 800b9e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9ec:	d100      	bne.n	800b9f0 <memcpy+0xc>
 800b9ee:	4770      	bx	lr
 800b9f0:	b510      	push	{r4, lr}
 800b9f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9fa:	4291      	cmp	r1, r2
 800b9fc:	d1f9      	bne.n	800b9f2 <memcpy+0xe>
 800b9fe:	bd10      	pop	{r4, pc}

0800ba00 <memset>:
 800ba00:	4402      	add	r2, r0
 800ba02:	4603      	mov	r3, r0
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d100      	bne.n	800ba0a <memset+0xa>
 800ba08:	4770      	bx	lr
 800ba0a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba0e:	e7f9      	b.n	800ba04 <memset+0x4>

0800ba10 <cleanup_glue>:
 800ba10:	b538      	push	{r3, r4, r5, lr}
 800ba12:	460c      	mov	r4, r1
 800ba14:	6809      	ldr	r1, [r1, #0]
 800ba16:	4605      	mov	r5, r0
 800ba18:	b109      	cbz	r1, 800ba1e <cleanup_glue+0xe>
 800ba1a:	f7ff fff9 	bl	800ba10 <cleanup_glue>
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba26:	f000 b88f 	b.w	800bb48 <_free_r>
	...

0800ba2c <_reclaim_reent>:
 800ba2c:	4b2c      	ldr	r3, [pc, #176]	; (800bae0 <_reclaim_reent+0xb4>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	4283      	cmp	r3, r0
 800ba32:	b570      	push	{r4, r5, r6, lr}
 800ba34:	4604      	mov	r4, r0
 800ba36:	d051      	beq.n	800badc <_reclaim_reent+0xb0>
 800ba38:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ba3a:	b143      	cbz	r3, 800ba4e <_reclaim_reent+0x22>
 800ba3c:	68db      	ldr	r3, [r3, #12]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d14a      	bne.n	800bad8 <_reclaim_reent+0xac>
 800ba42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba44:	6819      	ldr	r1, [r3, #0]
 800ba46:	b111      	cbz	r1, 800ba4e <_reclaim_reent+0x22>
 800ba48:	4620      	mov	r0, r4
 800ba4a:	f000 f87d 	bl	800bb48 <_free_r>
 800ba4e:	6961      	ldr	r1, [r4, #20]
 800ba50:	b111      	cbz	r1, 800ba58 <_reclaim_reent+0x2c>
 800ba52:	4620      	mov	r0, r4
 800ba54:	f000 f878 	bl	800bb48 <_free_r>
 800ba58:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ba5a:	b111      	cbz	r1, 800ba62 <_reclaim_reent+0x36>
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	f000 f873 	bl	800bb48 <_free_r>
 800ba62:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ba64:	b111      	cbz	r1, 800ba6c <_reclaim_reent+0x40>
 800ba66:	4620      	mov	r0, r4
 800ba68:	f000 f86e 	bl	800bb48 <_free_r>
 800ba6c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ba6e:	b111      	cbz	r1, 800ba76 <_reclaim_reent+0x4a>
 800ba70:	4620      	mov	r0, r4
 800ba72:	f000 f869 	bl	800bb48 <_free_r>
 800ba76:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ba78:	b111      	cbz	r1, 800ba80 <_reclaim_reent+0x54>
 800ba7a:	4620      	mov	r0, r4
 800ba7c:	f000 f864 	bl	800bb48 <_free_r>
 800ba80:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ba82:	b111      	cbz	r1, 800ba8a <_reclaim_reent+0x5e>
 800ba84:	4620      	mov	r0, r4
 800ba86:	f000 f85f 	bl	800bb48 <_free_r>
 800ba8a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800ba8c:	b111      	cbz	r1, 800ba94 <_reclaim_reent+0x68>
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f000 f85a 	bl	800bb48 <_free_r>
 800ba94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba96:	b111      	cbz	r1, 800ba9e <_reclaim_reent+0x72>
 800ba98:	4620      	mov	r0, r4
 800ba9a:	f000 f855 	bl	800bb48 <_free_r>
 800ba9e:	69a3      	ldr	r3, [r4, #24]
 800baa0:	b1e3      	cbz	r3, 800badc <_reclaim_reent+0xb0>
 800baa2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800baa4:	4620      	mov	r0, r4
 800baa6:	4798      	blx	r3
 800baa8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800baaa:	b1b9      	cbz	r1, 800badc <_reclaim_reent+0xb0>
 800baac:	4620      	mov	r0, r4
 800baae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bab2:	f7ff bfad 	b.w	800ba10 <cleanup_glue>
 800bab6:	5949      	ldr	r1, [r1, r5]
 800bab8:	b941      	cbnz	r1, 800bacc <_reclaim_reent+0xa0>
 800baba:	3504      	adds	r5, #4
 800babc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800babe:	2d80      	cmp	r5, #128	; 0x80
 800bac0:	68d9      	ldr	r1, [r3, #12]
 800bac2:	d1f8      	bne.n	800bab6 <_reclaim_reent+0x8a>
 800bac4:	4620      	mov	r0, r4
 800bac6:	f000 f83f 	bl	800bb48 <_free_r>
 800baca:	e7ba      	b.n	800ba42 <_reclaim_reent+0x16>
 800bacc:	680e      	ldr	r6, [r1, #0]
 800bace:	4620      	mov	r0, r4
 800bad0:	f000 f83a 	bl	800bb48 <_free_r>
 800bad4:	4631      	mov	r1, r6
 800bad6:	e7ef      	b.n	800bab8 <_reclaim_reent+0x8c>
 800bad8:	2500      	movs	r5, #0
 800bada:	e7ef      	b.n	800babc <_reclaim_reent+0x90>
 800badc:	bd70      	pop	{r4, r5, r6, pc}
 800bade:	bf00      	nop
 800bae0:	20000074 	.word	0x20000074

0800bae4 <strncmp>:
 800bae4:	b510      	push	{r4, lr}
 800bae6:	b16a      	cbz	r2, 800bb04 <strncmp+0x20>
 800bae8:	3901      	subs	r1, #1
 800baea:	1884      	adds	r4, r0, r2
 800baec:	f810 3b01 	ldrb.w	r3, [r0], #1
 800baf0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d103      	bne.n	800bb00 <strncmp+0x1c>
 800baf8:	42a0      	cmp	r0, r4
 800bafa:	d001      	beq.n	800bb00 <strncmp+0x1c>
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d1f5      	bne.n	800baec <strncmp+0x8>
 800bb00:	1a98      	subs	r0, r3, r2
 800bb02:	bd10      	pop	{r4, pc}
 800bb04:	4610      	mov	r0, r2
 800bb06:	e7fc      	b.n	800bb02 <strncmp+0x1e>

0800bb08 <strncpy>:
 800bb08:	b510      	push	{r4, lr}
 800bb0a:	3901      	subs	r1, #1
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	b132      	cbz	r2, 800bb1e <strncpy+0x16>
 800bb10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bb14:	f803 4b01 	strb.w	r4, [r3], #1
 800bb18:	3a01      	subs	r2, #1
 800bb1a:	2c00      	cmp	r4, #0
 800bb1c:	d1f7      	bne.n	800bb0e <strncpy+0x6>
 800bb1e:	441a      	add	r2, r3
 800bb20:	2100      	movs	r1, #0
 800bb22:	4293      	cmp	r3, r2
 800bb24:	d100      	bne.n	800bb28 <strncpy+0x20>
 800bb26:	bd10      	pop	{r4, pc}
 800bb28:	f803 1b01 	strb.w	r1, [r3], #1
 800bb2c:	e7f9      	b.n	800bb22 <strncpy+0x1a>
	...

0800bb30 <__malloc_lock>:
 800bb30:	4801      	ldr	r0, [pc, #4]	; (800bb38 <__malloc_lock+0x8>)
 800bb32:	f7ff bf55 	b.w	800b9e0 <__retarget_lock_acquire_recursive>
 800bb36:	bf00      	nop
 800bb38:	2000261c 	.word	0x2000261c

0800bb3c <__malloc_unlock>:
 800bb3c:	4801      	ldr	r0, [pc, #4]	; (800bb44 <__malloc_unlock+0x8>)
 800bb3e:	f7ff bf50 	b.w	800b9e2 <__retarget_lock_release_recursive>
 800bb42:	bf00      	nop
 800bb44:	2000261c 	.word	0x2000261c

0800bb48 <_free_r>:
 800bb48:	b538      	push	{r3, r4, r5, lr}
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	2900      	cmp	r1, #0
 800bb4e:	d045      	beq.n	800bbdc <_free_r+0x94>
 800bb50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb54:	1f0c      	subs	r4, r1, #4
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	bfb8      	it	lt
 800bb5a:	18e4      	addlt	r4, r4, r3
 800bb5c:	f7ff ffe8 	bl	800bb30 <__malloc_lock>
 800bb60:	4a1f      	ldr	r2, [pc, #124]	; (800bbe0 <_free_r+0x98>)
 800bb62:	6813      	ldr	r3, [r2, #0]
 800bb64:	4610      	mov	r0, r2
 800bb66:	b933      	cbnz	r3, 800bb76 <_free_r+0x2e>
 800bb68:	6063      	str	r3, [r4, #4]
 800bb6a:	6014      	str	r4, [r2, #0]
 800bb6c:	4628      	mov	r0, r5
 800bb6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb72:	f7ff bfe3 	b.w	800bb3c <__malloc_unlock>
 800bb76:	42a3      	cmp	r3, r4
 800bb78:	d90b      	bls.n	800bb92 <_free_r+0x4a>
 800bb7a:	6821      	ldr	r1, [r4, #0]
 800bb7c:	1862      	adds	r2, r4, r1
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	bf04      	itt	eq
 800bb82:	681a      	ldreq	r2, [r3, #0]
 800bb84:	685b      	ldreq	r3, [r3, #4]
 800bb86:	6063      	str	r3, [r4, #4]
 800bb88:	bf04      	itt	eq
 800bb8a:	1852      	addeq	r2, r2, r1
 800bb8c:	6022      	streq	r2, [r4, #0]
 800bb8e:	6004      	str	r4, [r0, #0]
 800bb90:	e7ec      	b.n	800bb6c <_free_r+0x24>
 800bb92:	461a      	mov	r2, r3
 800bb94:	685b      	ldr	r3, [r3, #4]
 800bb96:	b10b      	cbz	r3, 800bb9c <_free_r+0x54>
 800bb98:	42a3      	cmp	r3, r4
 800bb9a:	d9fa      	bls.n	800bb92 <_free_r+0x4a>
 800bb9c:	6811      	ldr	r1, [r2, #0]
 800bb9e:	1850      	adds	r0, r2, r1
 800bba0:	42a0      	cmp	r0, r4
 800bba2:	d10b      	bne.n	800bbbc <_free_r+0x74>
 800bba4:	6820      	ldr	r0, [r4, #0]
 800bba6:	4401      	add	r1, r0
 800bba8:	1850      	adds	r0, r2, r1
 800bbaa:	4283      	cmp	r3, r0
 800bbac:	6011      	str	r1, [r2, #0]
 800bbae:	d1dd      	bne.n	800bb6c <_free_r+0x24>
 800bbb0:	6818      	ldr	r0, [r3, #0]
 800bbb2:	685b      	ldr	r3, [r3, #4]
 800bbb4:	6053      	str	r3, [r2, #4]
 800bbb6:	4401      	add	r1, r0
 800bbb8:	6011      	str	r1, [r2, #0]
 800bbba:	e7d7      	b.n	800bb6c <_free_r+0x24>
 800bbbc:	d902      	bls.n	800bbc4 <_free_r+0x7c>
 800bbbe:	230c      	movs	r3, #12
 800bbc0:	602b      	str	r3, [r5, #0]
 800bbc2:	e7d3      	b.n	800bb6c <_free_r+0x24>
 800bbc4:	6820      	ldr	r0, [r4, #0]
 800bbc6:	1821      	adds	r1, r4, r0
 800bbc8:	428b      	cmp	r3, r1
 800bbca:	bf04      	itt	eq
 800bbcc:	6819      	ldreq	r1, [r3, #0]
 800bbce:	685b      	ldreq	r3, [r3, #4]
 800bbd0:	6063      	str	r3, [r4, #4]
 800bbd2:	bf04      	itt	eq
 800bbd4:	1809      	addeq	r1, r1, r0
 800bbd6:	6021      	streq	r1, [r4, #0]
 800bbd8:	6054      	str	r4, [r2, #4]
 800bbda:	e7c7      	b.n	800bb6c <_free_r+0x24>
 800bbdc:	bd38      	pop	{r3, r4, r5, pc}
 800bbde:	bf00      	nop
 800bbe0:	20002458 	.word	0x20002458

0800bbe4 <_init>:
 800bbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe6:	bf00      	nop
 800bbe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbea:	bc08      	pop	{r3}
 800bbec:	469e      	mov	lr, r3
 800bbee:	4770      	bx	lr

0800bbf0 <_fini>:
 800bbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf2:	bf00      	nop
 800bbf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbf6:	bc08      	pop	{r3}
 800bbf8:	469e      	mov	lr, r3
 800bbfa:	4770      	bx	lr
