// Seed: 126080060
module module_0 ();
  wire id_2;
  wire id_3, id_4;
  wand id_5, id_6;
  assign id_5 = 1;
  id_7(
      {1'b0, 1, id_1, (id_5), 1}, 1'b0 - 1, id_5
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge 1) 1) id_3 <= 1;
  assign id_2 = id_2;
  module_0();
endmodule
