Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/spec_x264_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3059732 heartbeat IPC: 3.26826 cumulative IPC: 3.26826 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6109573 heartbeat IPC: 3.27886 cumulative IPC: 3.27355 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9144953 heartbeat IPC: 3.29448 cumulative IPC: 3.2805 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12189097 heartbeat IPC: 3.285 cumulative IPC: 3.28162 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 15231995 heartbeat IPC: 3.28634 cumulative IPC: 3.28256 (Simulation time: 0 hr 1 min 52 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 15231996 (Simulation time: 0 hr 1 min 52 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 21163319 heartbeat IPC: 1.68596 cumulative IPC: 1.68596 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 27074961 heartbeat IPC: 1.69158 cumulative IPC: 1.68877 (Simulation time: 0 hr 2 min 22 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 33132881 heartbeat IPC: 1.65073 cumulative IPC: 1.67589 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 39170569 heartbeat IPC: 1.65626 cumulative IPC: 1.67094 (Simulation time: 0 hr 2 min 52 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45070185 heartbeat IPC: 1.69503 cumulative IPC: 1.6757 (Simulation time: 0 hr 3 min 7 sec) 
Finished CPU 0 instructions: 50000002 cycles: 29838190 cumulative IPC: 1.6757 (Simulation time: 0 hr 3 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6757 instructions: 50000002 cycles: 29838190
L1D TOTAL     ACCESS:   12967458  HIT:   12806444  MISS:     161014
L1D LOAD      ACCESS:    5095890  HIT:    5040768  MISS:      55122
L1D RFO       ACCESS:    2880876  HIT:    2846591  MISS:      34285
L1D PREFETCH  ACCESS:    4990692  HIT:    4919085  MISS:      71607
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    5112565  ISSUED:    5044886  USEFUL:      25765  USELESS:      45651
L1D AVERAGE MISS LATENCY: 40.6899 cycles
L1I TOTAL     ACCESS:    9542467  HIT:    9135118  MISS:     407349
L1I LOAD      ACCESS:    8039272  HIT:    8032382  MISS:       6890
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1503195  HIT:    1102736  MISS:     400459
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1605030  ISSUED:    1586598  USEFUL:     305391  USELESS:      95101
L1I AVERAGE MISS LATENCY: 14.914 cycles
L2C TOTAL     ACCESS:     865585  HIT:     826952  MISS:      38633
L2C LOAD      ACCESS:      59894  HIT:      54622  MISS:       5272
L2C RFO       ACCESS:      34067  HIT:      22005  MISS:      12062
L2C PREFETCH  ACCESS:     728539  HIT:     707320  MISS:      21219
L2C WRITEBACK ACCESS:      43085  HIT:      43005  MISS:         80
L2C PREFETCH  REQUESTED:     653570  ISSUED:     648602  USEFUL:       8949  USELESS:      12516
L2C AVERAGE MISS LATENCY: 107.403 cycles
LLC TOTAL     ACCESS:     118695  HIT:      89665  MISS:      29030
LLC LOAD      ACCESS:       5272  HIT:       3142  MISS:       2130
LLC RFO       ACCESS:      12062  HIT:        448  MISS:      11614
LLC PREFETCH  ACCESS:      87731  HIT:      72507  MISS:      15224
LLC WRITEBACK ACCESS:      13630  HIT:      13568  MISS:         62
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1700  USELESS:      13905
LLC AVERAGE MISS LATENCY: 166.287 cycles
Major fault: 0 Minor fault: 1285
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8816  ROW_BUFFER_MISS:      20152
 DBUS_CONGESTED:      12083
 WQ ROW_BUFFER_HIT:       2895  ROW_BUFFER_MISS:       9854  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 97.1633% MPKI: 1.73704 Average ROB Occupancy at Mispredict: 43.1073

Branch types
NOT_BRANCH: 46937921 93.8758%
BRANCH_DIRECT_JUMP: 170816 0.341632%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 2532774 5.06555%
BRANCH_DIRECT_CALL: 114227 0.228454%
BRANCH_INDIRECT_CALL: 64863 0.129726%
BRANCH_RETURN: 179089 0.358178%
BRANCH_OTHER: 0 0%

