Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Apr 29 22:12:06 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mMapAdd//not-distilled//time-summary-report
| Design            : mMapAdd
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (107)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (107)
--------------------------------
 There are 107 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0                40925        0.011        0.000                      0                40925        1.958        0.000                       0                  8861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.025        0.000                      0                40925        0.011        0.000                      0                40925        1.958        0.000                       0                  8861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memOut_CT$wmAdd_Bool_dbuf_d_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 2.636ns (59.050%)  route 1.828ns (40.950%))
  Logic Levels:           10  (LUT3=1 LUT6=1 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 7.002 - 5.000 ) 
    Source Clock Delay      (SCD):    2.814ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.171ns, distribution 1.643ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.155ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8860, routed)        1.814     2.814    clk_IBUF_BUFG
    RAMB36_X13Y72        RAMB36E2                                     r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y72        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTPA[2])
                                                      1.020     3.834 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_3/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     3.867    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_3_n_133
    RAMB36_X13Y73        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     4.077 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_4/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     4.110    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_4_n_133
    RAMB36_X13Y74        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     4.320 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_5/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     4.353    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_5_n_133
    RAMB36_X13Y75        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     4.563 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_6/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     4.596    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_6_n_133
    RAMB36_X13Y76        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     4.806 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_7/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     4.839    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_7_n_133
    RAMB36_X13Y77        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     5.049 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_8/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     5.082    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_8_n_133
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_CASDOUTPA[2])
                                                      0.210     5.292 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_9/CASDOUTPA[2]
                         net (fo=1, routed)           0.033     5.325    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_9_n_133
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINPA[2]_DOUTPADOUTP[2])
                                                      0.117     5.442 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_10/DOUTPADOUTP[2]
                         net (fo=1, routed)           1.441     6.883    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_10_n_141
    SLICE_X174Y357       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     6.918 r  memOut_CT$wmAdd_Bool_buf[36]_i_2/O
                         net (fo=1, routed)           0.011     6.929    memOut_CT$wmAdd_Bool_buf[36]_i_2_n_0
    SLICE_X174Y357       MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.071     7.000 r  memOut_CT$wmAdd_Bool_buf_reg[36]_i_1/O
                         net (fo=2, routed)           0.130     7.130    memOut_CT$wmAdd_Bool_d[36]
    SLICE_X174Y357       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     7.263 r  memOut_CT$wmAdd_Bool_dbuf_d[36]_i_1/O
                         net (fo=1, routed)           0.015     7.278    memOut_CT$wmAdd_Bool_rbuf_d[36]
    SLICE_X174Y357       FDRE                                         r  memOut_CT$wmAdd_Bool_dbuf_d_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    BA18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     5.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     5.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.705 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8860, routed)        1.297     7.002    clk_IBUF_BUFG
    SLICE_X174Y357       FDRE                                         r  memOut_CT$wmAdd_Bool_dbuf_d_reg[36]/C
                         clock pessimism              0.311     7.313    
                         clock uncertainty           -0.035     7.277    
    SLICE_X174Y357       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.302    memOut_CT$wmAdd_Bool_dbuf_d_reg[36]
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.081ns (46.821%)  route 0.092ns (53.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.382ns (routing 0.155ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.171ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     0.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     0.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.705 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8860, routed)        1.382     2.087    clk_IBUF_BUFG
    SLICE_X67Y379        FDRE                                         r  lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y379        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.146 r  lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_d_reg[0]/Q
                         net (fo=6, routed)           0.068     2.214    lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_d
    SLICE_X66Y379        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.236 r  lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf[0]_i_1/O
                         net (fo=1, routed)           0.024     2.260    lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf[0]_i_1_n_0
    SLICE_X66Y379        FDRE                                         r  lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8860, routed)        1.581     2.581    clk_IBUF_BUFG
    SLICE_X66Y379        FDRE                                         r  lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf_reg[0]/C
                         clock pessimism             -0.392     2.189    
    SLICE_X66Y379        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.249    lizzieLet28_3Lcall_main_map'_Bool_Nat0_bufchan_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y68  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_131/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y57   memMergeIn_QTree_Bool_dbuf_mem_reg_bram_117/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y68  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_131/CLKARDCLK



