![alt text](https://github.com/kemalguvenc/RISC-V_RV32-I/blob/main/Schema.png)
