\hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type}{}\doxysection{ADC\+\_\+\+INPUTCTRL\+\_\+\+Type Union Reference}
\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type}\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a479210e96a868103865c8d0004ccdcc3}{MUXPOS}}:5\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ad05dba5d395b3692c73dd96d454ad32d}{\_\_pad0\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a64fe1326a9ac641ab38778553526e2ce}{MUXNEG}}:5\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aaa4f17d26a973b3528b653fa3e4132d5}{\_\_pad1\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a4a219f96d0abd6b2ff01d6509010fc83}{INPUTSCAN}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2a6c79c4beb589673008fc93ecbe23a8}{INPUTOFFSET}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2d3bd933621526a675c150151a67649b}{GAIN}}:4\\
\>uint32\_t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3d55574a5dd8922560992536f4a2d67e}{\_\_pad2\_\_}}:4\\
\} \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a8ed5796824bd281fc00702d23aeb2d27}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a17cb467222133feafc7e2cf2997c3bf4}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ad05dba5d395b3692c73dd96d454ad32d}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_ad05dba5d395b3692c73dd96d454ad32d}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 5.. 7 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aaa4f17d26a973b3528b653fa3e4132d5}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_aaa4f17d26a973b3528b653fa3e4132d5}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 13..15 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3d55574a5dd8922560992536f4a2d67e}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a3d55574a5dd8922560992536f4a2d67e}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 28..31 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a8ed5796824bd281fc00702d23aeb2d27}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a8ed5796824bd281fc00702d23aeb2d27}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2d3bd933621526a675c150151a67649b}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2d3bd933621526a675c150151a67649b}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!GAIN@{GAIN}}
\index{GAIN@{GAIN}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{GAIN}{GAIN}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+GAIN}

bit\+: 24..27 Gain Factor Selection ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2a6c79c4beb589673008fc93ecbe23a8}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a2a6c79c4beb589673008fc93ecbe23a8}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!INPUTOFFSET@{INPUTOFFSET}}
\index{INPUTOFFSET@{INPUTOFFSET}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{INPUTOFFSET}{INPUTOFFSET}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+INPUTOFFSET}

bit\+: 20..23 Positive MUX Setting Offset ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a4a219f96d0abd6b2ff01d6509010fc83}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a4a219f96d0abd6b2ff01d6509010fc83}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!INPUTSCAN@{INPUTSCAN}}
\index{INPUTSCAN@{INPUTSCAN}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{INPUTSCAN}{INPUTSCAN}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+INPUTSCAN}

bit\+: 16..19 Number of Input Channels Included in Scan \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a64fe1326a9ac641ab38778553526e2ce}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a64fe1326a9ac641ab38778553526e2ce}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!MUXNEG@{MUXNEG}}
\index{MUXNEG@{MUXNEG}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{MUXNEG}{MUXNEG}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+MUXNEG}

bit\+: 8..12 Negative MUX Input Selection ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a479210e96a868103865c8d0004ccdcc3}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a479210e96a868103865c8d0004ccdcc3}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!MUXPOS@{MUXPOS}}
\index{MUXPOS@{MUXPOS}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{MUXPOS}{MUXPOS}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::\+MUXPOS}

bit\+: 0.. 4 Positive MUX Input Selection ~\newline
 \mbox{\Hypertarget{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a17cb467222133feafc7e2cf2997c3bf4}\label{union_a_d_c___i_n_p_u_t_c_t_r_l___type_a17cb467222133feafc7e2cf2997c3bf4}} 
\index{ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!ADC\_INPUTCTRL\_Type@{ADC\_INPUTCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t ADC\+\_\+\+INPUTCTRL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2adc_8h}{adc.\+h}}\end{DoxyCompactItemize}
