# ğŸ§® Synthesis and RTL Coding - Optimisation Techniques

This chapter explores **unused output optimisation** during synthesis, showing how synthesis tools remove logic that does not affect the moduleâ€™s primary outputs.  
We study examples of sequential counters in Verilog to see how synthesis minimises hardware.

---
<img width="1920" height="1080" alt="Screenshot (375)" src="https://github.com/user-attachments/assets/201e48c3-136e-4da4-9ead-fcffdd67ccfc" />

## ğŸ“– 1.1 Introduction to Unused Output Optimisation

- **Definition**: During synthesis, any logic not contributing to primary outputs is eliminated.  
- **Core Principle**:  
  - Registers or gates unused by outputs are **optimised away**.  
  - Logic feeding unused components is also removed.  
- **Goal**: Achieve smaller, more efficient hardware by removing redundancy.  
<img width="1920" height="1080" alt="Screenshot (373)" src="https://github.com/user-attachments/assets/1191ec76-bd71-435b-a118-aa7324726b06" />

---

## ğŸ”¢ 1.2 Case Study 1: `counter_opt.v` â€“ Unused Outputs

### 1.2.1 RTL Code Analysis
- Design: 3-bit synchronous up-counter with clock & reset.  
- Behaviour:  
  - On reset â†’ counter resets to `0`.  
  - On each rising clock edge â†’ counter increments (`0 â†’ 7 â†’ 0`).  
- Output: **Only the least significant bit (LSB)** of `count` is connected to Q.  
assign Q = count;
- Observation:  
- `count[1]` and `count[2]` are generated but unused.  
- These signals have **no functional role** in determining Q.  

### 1.2.2 Synthesis Result & Analysis
- **Expectation**: A 3-bit counter â†’ 3 DFFs.  
- **Actual Result**: Only **1 DFF inferred**, not 3.  
- **Reason**:  
- Unused bits `count[1]` and `count[2]` were **optimised away**.  
- The incrementer logic generating them was also removed.  
- **Simplified Behaviour**:  
- Since only `count[0]` was used, synthesis recognised it is just a **toggle flop** (toggling every clock cycle).  
- Implemented as **1 flip-flop + 1 inverter** (Q fed back inverted to D).  

âœ… **Conclusion**:  
Unused counter bits were fully eliminated â†’ final hardware = **1 FF + inverter**, instead of a 3-bit counter.
<img width="1920" height="1080" alt="Screenshot (374)" src="https://github.com/user-attachments/assets/63469f3e-310b-4e4c-aac2-8008ba6eee12" />

---

## ğŸ” 1.3 Case Study 2: `counter_opt2.v` â€“ All Outputs Used

### 1.3.1 Modified RTL Code
- Change: Output Q depends on **all three counter bits**.  
assign Q = (count == 3'b100); // Detect when count = 4
- Implication: Now Q depends on `count[2:0]`.  
- The synthesis tool **must preserve all 3 flops** and incrementing logic.

### 1.3.2 Synthesis Result & Analysis
- **Result**: All **3 DFFs inferred** and present in netlist.  
- **Logic Structure**:  
- Incrementer logic (composed of ADD/NAND/NOR gates) is visible to implement count progression.  
- Logic for Q = (count == 4) synthesised into equivalent gate logic using NOR + inverters via **De Morganâ€™s theorem**.  

**Comparison with Case 1**:  
- Case 1 â†’ unused bits optimised away.  
- Case 2 â†’ all counter bits preserved since all influence final output.  

<img width="1920" height="1080" alt="Screenshot (378)" src="https://github.com/user-attachments/assets/210dc2de-a8f9-47cb-a75f-6e541de5be59" />


## âœ… 1.4 Key Takeaways
<img width="1920" height="1080" alt="Screenshot (377)" src="https://github.com/user-attachments/assets/4ab2d31c-8798-44e1-a799-d954d9dbe173" />

- **Context-aware**: Synthesis removes any logic not connected to primary outputs.  
- **Complete removal**: Optimisation cascades back through inputs â†’ removing both the unused register and its logic cone.  
- **Efficiency**: Saves **area and power** in final design.  
- **Design Note**:  
- If internal signals are intended only for debugging, but not tied to outputs, they **will be removed**.  
- Use special `(* keep *)` or `dont_touch` synthesis attributes if they must be preserved.  
<img width="1920" height="1080" alt="Screenshot (376)" src="https://github.com/user-attachments/assets/72f2bfdb-2e7b-4f04-895a-5ff9e0b707ec" />

**Final Principle**:  
> â€œIf logic has no direct role in determining primary outputs, it will be optimised away.â€  

