[
  {
    "author": [
      {
        "family": "Aggarwal",
        "given": "A."
      },
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Conference on Computer Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "475–478"
    ],
    "title": [
      "Routing architecture for hierarchical field programmable gate arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Actel"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2005-10"
    ],
    "title": [
      "Proasic3 flash family FPGAs"
    ],
    "type": null,
    "url": [
      "http://www.actel.com/documents/pa3-ds.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "AI Technical Report1586, MIT Artificial Intelligence Laboratory"
    ],
    "date": [
      "1996-09"
    ],
    "title": [
      "Reconfigurable architectures for general purpose computing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "International Symposium on Field Programmable Array FPGA"
    ],
    "date": [
      "1999-02"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "DeHon"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "System Level Interconnect Prediction Workshop"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A.: Rent’s rule based switching requirements"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dunlop",
        "given": "A."
      },
      {
        "given": "Kernighan"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1985-01"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "B.: A procedure for placement of standard-cell VLSI circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "9."
    ],
    "date": [
      "2006"
    ],
    "note": [
      "Alliance:"
    ],
    "type": null,
    "url": [
      "http://www-asim.lip6.fr/recherche/alliance/"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "10."
    ],
    "note": [
      "Jan 2003"
    ],
    "pages": [
      "– 10 –4 2"
    ],
    "title": [
      "Flex 10k embedded programmable logic device family"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "citation-number": [
      "11."
    ],
    "date": [
      "2010"
    ],
    "type": null,
    "url": [
      "http://www.altera.com"
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2010"
    ],
    "title": [
      "40-nm FPGA power management and advantages"
    ],
    "type": null,
    "url": [
      "http://www.altera.com"
    ]
  },
  {
    "citation-number": [
      "13."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Altera"
    ],
    "publisher": [
      "Altera"
    ],
    "type": "book",
    "url": [
      "http://www.altera.com"
    ]
  },
  {
    "author": [
      {
        "family": "Marquart",
        "given": "A."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International Symposium on FPGA, Monterey"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "Using cluster-based logic block and timing-driven packing to improve FPGA speed and density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Apex",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2000-03"
    ],
    "title": [
      "Apex 20k programmable logic device family data sheet, ds-apex20k-5.1"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/literature/ds/apex.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "ApexII",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2002-08"
    ],
    "pages": [
      "–3 0"
    ],
    "title": [
      "Apex ii programmable logic device family"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "59–66"
    ],
    "title": [
      "Efficient circuit clustering for area and power reduction in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "18."
    ],
    "date": [
      "2010"
    ],
    "type": null,
    "url": [
      "http://www.atmel.com"
    ]
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "others": true
      },
      {
        "family": "Beauchamp",
        "given": "M."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Underwood",
        "given": "K."
      },
      {
        "family": "Hemmert",
        "given": "K."
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Birkner",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "A."
      },
      {
        "family": "Chua",
        "given": "H."
      },
      {
        "family": "Chao",
        "given": "A."
      },
      {
        "family": "Gordon",
        "given": "K."
      },
      {
        "family": "Kleinman",
        "given": "B."
      },
      {
        "family": "Kolze",
        "given": "P."
      },
      {
        "family": "Wong",
        "given": "R."
      },
      {
        "family": "Kernighan",
        "given": "B."
      },
      {
        "family": "Lin",
        "given": "S."
      },
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Hachtel",
        "given": "G."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      },
      {
        "family": "Callahan",
        "given": "T.J."
      },
      {
        "family": "Hauser",
        "given": "J.R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Cherepacha",
        "given": "D."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Leong",
        "given": "P.H.W."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "given": "Lopez-Buedo"
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Chan",
        "given": "T."
      },
      {
        "family": "Huang",
        "given": "D."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I."
      },
      {
        "family": "Mulet",
        "given": "P."
      },
      {
        "family": "Yan",
        "given": "K."
      },
      {
        "family": "Sechen",
        "given": "C."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "19.",
      "32."
    ],
    "container-title": [
      "ISCAS",
      "FCMM",
      "Design Automation Conference",
      "ACM Symposium on Physical Design",
      "Design Automation Conference",
      "IEEE European Design and Test Conference",
      "ACM Symposium on Physical Design",
      "Microelectron. J",
      "Bell Syst. Tech. J",
      "IEEE Trans. Comput",
      "Proc. IEEE",
      "Computer",
      "VLSI Des",
      "IEEE Trans. Comput",
      "IEEE Trans. Comput",
      "JSSC"
    ],
    "date": [
      "2006",
      "1992",
      "2007",
      "1999-01",
      "1992",
      "1970",
      "1971",
      "1990-02",
      "1982",
      "2000-04",
      "1996",
      "2006",
      "1997",
      "1997",
      "1985-10",
      "1982",
      "2007-05",
      "2009",
      "1985-04",
      "1987",
      "1995",
      "1997",
      "2010"
    ],
    "doi": [
      "10.1007/978-1-4614-3594-5"
    ],
    "editor": [
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "genre": [
      "Technical Report,"
    ],
    "issue": [
      "7",
      "2",
      "4",
      "4",
      "10",
      "5"
    ],
    "location": [
      "In",
      "Berkeley",
      "Berkeley",
      "New York",
      "Ho, C.H",
      "Alpert, C.J., Hagen, L.W., Kahng, A.B",
      "Leiserson C",
      "Fiduccia, C.M., Mattheyeses, R.M",
      "Papa, D.A., Markov, I.L"
    ],
    "note": [
      "Berkeley logic interchange format (BLIF).",
      "Open core:",
      "Huang, D., Kahng, A.: When clusters meet partitions: new density based methods for",
      "Ebeling, C., Cronquist, D.C., Franklin, P.: RaPiD-Reconfigurable pipelined datapath. In:"
    ],
    "pages": [
      "12–20",
      "20",
      "21",
      "22",
      "23",
      "561–568",
      "24",
      "291–307",
      "25",
      "1469–1479",
      "26",
      "264–300",
      "27",
      "29–54",
      "28",
      "62–69",
      "29",
      "329–343",
      "530–533",
      "4–11",
      "33",
      "892–901",
      "34",
      "175–181",
      "35",
      "662–672",
      "36",
      "37",
      "38",
      "39",
      "60–64",
      "40",
      "18–25",
      "41",
      "42"
    ],
    "producer": [
      {
        "family": "Huang",
        "given": "D."
      },
      {
        "family": "Kahng",
        "given": "A."
      }
    ],
    "publisher": [
      "FPGA",
      "ABC",
      "Kluwer Academic Publishers",
      "Multilevel",
      "Fat-trees",
      "Hypergraph partitioning and clustering",
      "University of Michigan, EECS Department"
    ],
    "title": [
      "Tree-based Heterogeneous FPGA Architectures, 181",
      "Embedded floating-point units in FPGAs",
      "A system for sequential synthesis and verification",
      "Architecture and CAD for Deep-Submicron FPGAs",
      "Avery-high-speed field-programmable gate array using metal-to-metal antifuse programmable elements",
      "An efficient heuristic procedure for partitioning graphs",
      "On pin versus block relationship for partition of logic circuits",
      "A.: Multilevel logic synthesis",
      "The decomposition and factorization of Boolean expressions.Proc",
      "The garp architecture and C compiler",
      "DP-FPGA: an FPGA architecture optimized for datapaths",
      "S.: Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs",
      "circuit partitioning",
      "Faster minimization of linear wirelength for global placement",
      "universal networks for hardware efficient supercomputing",
      "A linear-time heuristic for improving network partitions",
      "Automatic design of area-efficient configurable ASIC cores",
      "A.: The timberwolf placement and routing package",
      "circuit decomposition",
      "Partitioning-based standard-cell global placement with an exact objective"
    ],
    "type": "article-journal",
    "url": [
      "http://vlsi.colorado.edu/vis/blif.ps",
      "http://www.eecs.berkeley.",
      "http://www.opencores.org/",
      "http://www.easic.com"
    ],
    "volume": [
      "23",
      "49",
      "20",
      "78",
      "33",
      "4",
      "30",
      "35–44",
      "31",
      "C34",
      "56",
      "510–522"
    ]
  },
  {
    "date": [
      "1996"
    ],
    "pages": [
      "126–135"
    ],
    "title": [
      "Field Programmable Logic and Applications"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bozorgzadeh",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE J. Circuits Syst. Comput"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "77–100"
    ],
    "title": [
      "Routability-driven packing: metrics and algorithms for clusterbased FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "El Gamal",
        "given": "A."
      },
      {
        "family": "Greene",
        "given": "J."
      },
      {
        "family": "Reyneri",
        "given": "J."
      },
      {
        "family": "Rogoyski",
        "given": "E."
      },
      {
        "family": "El-Ayat",
        "given": "K."
      },
      {
        "family": "Mohsen",
        "given": "A."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "394–398"
    ],
    "title": [
      "An architecture for electrically configurable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "given": "Mehrez"
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Research in Microelectronics and Electronics"
    ],
    "date": [
      "2009",
      "2009",
      "2009"
    ],
    "genre": [
      "Ph.D,"
    ],
    "pages": [
      "48–51"
    ],
    "publisher": [
      "PRIME"
    ],
    "title": [
      "H.: A new tree-based coarse-grained FPGA architecture"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "115–120"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "The effect of lut and cluster size on a tree based FGPA architecture"
    ],
    "type": "paper-conference",
    "url": [
      "http://portal.acm.org/citation.cfm?id=1494647.1495190"
    ]
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "given": "Mattheyeses"
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proc. DAC"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "175–181"
    ],
    "title": [
      "R.M.: A linear-time heuristic for improving network partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Aggarwal",
        "given": "R."
      },
      {
        "family": "Kumar",
        "given": "V."
      },
      {
        "family": "Shekhar",
        "given": "S."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "526–529"
    ],
    "title": [
      "Multilevel hypergraph partitioning: applicationin VLSI design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Kumar",
        "given": "V."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      ": Multilevel k-way hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karypis",
        "given": "G."
      },
      {
        "family": "Kumar",
        "given": "V."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Multilevel k-way hypergraph partitioning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Tom",
        "given": "M."
      },
      {
        "given": "Yu"
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "A.: Directional and single-driver wires in FPGA interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Govindu",
        "given": "G."
      },
      {
        "family": "Choi",
        "given": "S."
      },
      {
        "family": "Prasanna",
        "given": "V."
      },
      {
        "family": "Daga",
        "given": "V."
      },
      {
        "family": "Gangadharpalli",
        "given": "S."
      },
      {
        "given": "Sridhar"
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the 18th International Parallel and Distributed Processing Symposium"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "V.: A high performance and energy-efficient architecture for floating-point based LU decomposition on FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sigl",
        "given": "G."
      },
      {
        "family": "Doll",
        "given": "K."
      },
      {
        "family": "Johannes",
        "given": "F."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "Analytical placement: a linear or a quadratic objective function?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Guterman",
        "given": "D.C."
      },
      {
        "family": "Rimawi",
        "given": "I.H."
      },
      {
        "family": "Chiu",
        "given": "T.L."
      },
      {
        "family": "Halvorson",
        "given": "R."
      },
      {
        "family": "McElroy",
        "given": "D."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1979-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "576–586"
    ],
    "title": [
      "An electrically alterable nonvolatile memory cell using a floating-gate structure"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Hamdy",
        "given": "E."
      },
      {
        "family": "McCollum",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "S."
      },
      {
        "family": "Chiang",
        "given": "S."
      },
      {
        "family": "Eltoukhy",
        "given": "S."
      },
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "family": "Speers",
        "given": "T."
      },
      {
        "given": "Mohsen"
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting, IEDM’88, Technical Digest"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "786–789"
    ],
    "title": [
      "A.: Dielectric based antifuse for logic and memory ICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "HardCopy"
      }
    ],
    "citation-number": [
      "56."
    ],
    "note": [
      "Available at http://www.altera.com/ products/devices/hardcopy-asics/hardcopy-iv/literature/hcivliterature.jsp (IV"
    ],
    "title": [
      "HardCopy IV ASICs, device handbook"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Burns",
        "given": "S."
      },
      {
        "family": "Borriello",
        "given": "G."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Implement",
        "given": "An F.P.G.A."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "IEEE Des. Test"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "60–69"
    ],
    "title": [
      "Asynchronous Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "C."
      },
      {
        "family": "Leong",
        "given": "P."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "given": "Lopez-Buedo"
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "Proceedings of the FCCM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "35–44"
    ],
    "title": [
      "S.: Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Yuan",
        "given": "R."
      },
      {
        "family": "Schleicher",
        "given": "J."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Cheung",
        "given": "S."
      },
      {
        "family": "Chua",
        "given": "K."
      },
      {
        "given": "Phoon"
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "64–69"
    ],
    "title": [
      "H.: A methodology for FPGA to structured-ASIC synthesis and verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Birkner",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "A."
      },
      {
        "family": "Chua",
        "given": "H.T."
      },
      {
        "family": "Chao",
        "given": "A."
      },
      {
        "family": "Gordon",
        "given": "K."
      },
      {
        "family": "Kleinman",
        "given": "B."
      },
      {
        "family": "Kolze",
        "given": "P."
      },
      {
        "given": "Wong"
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "Micro"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "561–568"
    ],
    "title": [
      "R.: A very-high-speed field programmable gate array using metal-to-metal antifuse programmable elements"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Jacomme",
        "given": "L."
      }
    ],
    "citation-number": [
      "62."
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "upmc"
    ],
    "title": [
      "VHDL analyser for synthesis (vasy"
    ],
    "type": null,
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Wilton",
        "given": "S."
      },
      {
        "family": "Constantinides",
        "given": "G."
      }
    ],
    "citation-number": [
      "63."
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "324–327"
    ],
    "title": [
      "An Energy and Power Consumption Analysis of FPGA Routing Architectures"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA Designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–148"
    ],
    "title": [
      "On area/depth trade-off in LUT-based FPGA technology mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "66."
    ],
    "container-title": [
      "ACM Trans. Des. Autom. Electron. Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Structural gate decomposition for depth-optimal technology in LUT-based FPGA designs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Hwang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "67."
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "Simultaneous depth and area minimization in LUT-based FPGA mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frankle",
        "given": "J."
      }
    ],
    "citation-number": [
      "68."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "536–542"
    ],
    "title": [
      "Iterative and adaptive slack allocation for performance-driven layout and FPGA routing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jia",
        "given": "X."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "69."
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "688–693"
    ],
    "title": [
      "Studying a GALS FPGA Architecture Using a Parameterized Automatic Design Flow"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "A.K."
      },
      {
        "family": "Hoare",
        "given": "R."
      },
      {
        "family": "Kusic",
        "given": "D."
      },
      {
        "family": "Fazekas",
        "given": "J."
      },
      {
        "family": "Foster",
        "given": "J."
      }
    ],
    "citation-number": [
      "70."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "107–117"
    ],
    "title": [
      "An FPGA-based VLIW processor with custom hardware execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Francis",
        "given": "R."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "71."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1990-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1217–1225"
    ],
    "title": [
      "Architecture of field-programmable gate arrays: the effect of logic functionality on area efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "72."
    ],
    "container-title": [
      "Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "ACM New York, NY"
    ],
    "pages": [
      "21–30,"
    ],
    "title": [
      "Measuring the gap between FPGAs and ASICs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lagadec",
        "given": "L."
      }
    ],
    "citation-number": [
      "73."
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Universit de Rennes"
    ],
    "title": [
      "Abstraction, modlisation et outils de CAO pour les architectures reconfigurables"
    ],
    "type": "thesis",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Landman",
        "given": "B."
      },
      {
        "family": "Russo",
        "given": "R."
      }
    ],
    "citation-number": [
      "74."
    ],
    "container-title": [
      "IEEE Trans. Comput",
      "IEEE Trans. Comput"
    ],
    "date": [
      "1971",
      "1989"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Sanchis, L.A"
    ],
    "pages": [
      "1469–1479",
      "75",
      "62–81"
    ],
    "publisher": [
      "Multiple-way"
    ],
    "title": [
      "On pin versus block relationship for partition of logic circuits",
      "network partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "20",
      "38"
    ]
  },
  {
    "author": [
      {
        "given": "Lattice"
      }
    ],
    "citation-number": [
      "76."
    ],
    "note": [
      "Sept 2005"
    ],
    "title": [
      "Latticeecp/ec family data sheet versio 02.0"
    ],
    "type": null,
    "url": [
      "http://www.latticesemi.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Tom",
        "given": "M."
      },
      {
        "given": "Yu"
      }
    ],
    "citation-number": [
      "77."
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "A.: Directional and single-driver wires in FPGA interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hagen",
        "given": "L."
      },
      {
        "given": "Kahng"
      }
    ],
    "citation-number": [
      "78."
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "A.: Combining problem reduction and adaptive multi-start: a new technique for superior iterative partitioning"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "79."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Lip6:"
    ],
    "type": null,
    "url": [
      "http://www-asim.lip6.fr"
    ]
  },
  {
    "author": [
      {
        "family": "McMurchie",
        "given": "L."
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "citation-number": [
      "80."
    ],
    "container-title": [
      "International Workshop on Field Programmable Gate Array"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "111–117"
    ],
    "title": [
      "Pathfinder: a negotiation-based performance-driven router for FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "family": "Campbell",
        "given": "T."
      },
      {
        "family": "Ye",
        "given": "A."
      },
      {
        "family": "Fang",
        "given": "W.M."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "81."
    ],
    "location": [
      "In"
    ],
    "note": [
      "Feb 2009"
    ],
    "pages": [
      "133–142"
    ],
    "publisher": [
      "FPGA"
    ],
    "title": [
      "VPR 5.0: FPGACAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "82."
    ],
    "date": [
      "2008"
    ],
    "genre": [
      "Ph.D. thesis:"
    ],
    "title": [
      "Exploration and optimization of tree-based FPGA architectures"
    ],
    "type": "thesis",
    "url": [
      "http://www-asim.lip6.fr/publications/"
    ]
  },
  {
    "author": [
      {
        "family": "Marshall",
        "given": "A."
      },
      {
        "family": "Stansfield",
        "given": "T."
      },
      {
        "family": "Kostarnov",
        "given": "I."
      },
      {
        "family": "Vuillemin",
        "given": "J."
      },
      {
        "given": "Hutchings"
      }
    ],
    "citation-number": [
      "83."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "135–143"
    ],
    "title": [
      "B.: A reconfigurable arithmetic array for multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dehkordi",
        "given": "M."
      },
      {
        "family": "Brown",
        "given": "S."
      }
    ],
    "citation-number": [
      "84."
    ],
    "container-title": [
      "IEEE International Conference on Field Programmable Technology (ICFPT"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "The effect of cluster packing and node duplication control in delay driven clustering"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "D."
      }
    ],
    "citation-number": [
      "85."
    ],
    "date": [
      "1979"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Freeman"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "M."
      },
      {
        "family": "Romeo",
        "given": "F."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "86."
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "381–384"
    ],
    "title": [
      "A.: An efficient general cooling schedule for simulated annealing"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Adibsamii",
        "given": "K."
      },
      {
        "given": "Leaver"
      }
    ],
    "citation-number": [
      "87."
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "3–11"
    ],
    "title": [
      "A.: Timing-driven placement for hierarchical programmable logic devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "MicroBlaze"
      }
    ],
    "citation-number": [
      "88."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "MicroBlaze soft processor core"
    ],
    "type": null,
    "url": [
      "http://www.xilinx."
    ]
  },
  {
    "author": [
      {
        "family": "Miyamoto",
        "given": "N."
      },
      {
        "family": "Ohmi",
        "given": "T."
      }
    ],
    "citation-number": [
      "89."
    ],
    "container-title": [
      "IEEE International Conference on Field Programmable Technology (ICFPT"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "365–368"
    ],
    "title": [
      "Delay evaluation of 90 nm CMOS multi-context FPGA with shiftregister-type temporal communication module for large-scale circuit emulation"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "90."
    ],
    "note": [
      "NIOS: NIOS II processor. Available at",
      "II"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/products/ip/processors/"
    ]
  },
  {
    "author": [
      {
        "family": "Okamoto",
        "given": "T."
      },
      {
        "family": "Kimoto",
        "given": "T."
      },
      {
        "family": "Maeda",
        "given": "N."
      }
    ],
    "citation-number": [
      "91."
    ],
    "container-title": [
      "Proceedings of the ISPD"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "90–96"
    ],
    "title": [
      "Design methodology and tools for NEC electronics structured ASIC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "given": "Mehrez"
      }
    ],
    "citation-number": [
      "92."
    ],
    "container-title": [
      "IEEE International Conference on ICECE Technology. FPT 2008"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "285–288"
    ],
    "title": [
      "H.: A new coarse-grained FPGA architecture exploration environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parvez",
        "given": "H."
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "93."
    ],
    "container-title": [
      "International Conference on Field-Programmable Technology (FPT"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "112–119"
    ],
    "title": [
      "ASIF: Application specific inflexible FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parvez",
        "given": "H."
      }
    ],
    "citation-number": [
      "94."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Paris, France"
    ],
    "publisher": [
      "University Pierre et Marie Curie"
    ],
    "title": [
      "Design and exploration of application specific mesh-based heterogeneous FPGA architectures"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Du",
        "given": "P."
      },
      {
        "family": "Grewal",
        "given": "G.W."
      },
      {
        "family": "Areibi",
        "given": "S."
      },
      {
        "given": "Banerji"
      }
    ],
    "citation-number": [
      "95."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "In"
    ],
    "pages": [
      "497–503"
    ],
    "publisher": [
      "ESA/VLSI"
    ],
    "title": [
      "D.K.: A Fast Hierarchical Approach to FPGA Placement"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Peter Yiannacouras",
        "given": "J.G.S."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "96."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des. Integr. Circuits Syst"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Feb 2007"
    ],
    "pages": [
      "266–277"
    ],
    "title": [
      "Exploration and Customization of FPGA-based soft processors"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Guerrier",
        "given": "P."
      },
      {
        "given": "Greiner"
      }
    ],
    "citation-number": [
      "97."
    ],
    "container-title": [
      "Proceedings of the Design Automation and Test in Europe Conference 2000 (DATE 2000"
    ],
    "location": [
      "Paris, France"
    ],
    "note": [
      "Mar 2000"
    ],
    "pages": [
      "250–256"
    ],
    "title": [
      "A.: A generic architecture for on chip packet-switched interconnections"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Schleicher",
        "given": "J."
      },
      {
        "family": "Iotov",
        "given": "M."
      },
      {
        "family": "Julias",
        "given": "E."
      },
      {
        "family": "Tharmalignam",
        "given": "K."
      }
    ],
    "citation-number": [
      "98."
    ],
    "container-title": [
      "In"
    ],
    "date": [
      "2007-08"
    ],
    "pages": [
      "423–428"
    ],
    "title": [
      "Equivalence verification of FPGA and structured ASIC implementations"
    ],
    "type": "article-journal",
    "volume": [
      "FPL’07"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "G."
      },
      {
        "family": "Cheng",
        "given": "D."
      }
    ],
    "citation-number": [
      "99."
    ],
    "container-title": [
      "IBM J. Res. Dev"
    ],
    "date": [
      "1983-01"
    ],
    "title": [
      "Timing analysis of computer-hardware"
    ],
    "type": "article-journal",
    "volume": [
      "100–105"
    ]
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "100."
    ],
    "container-title": [
      "IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "6–9"
    ],
    "title": [
      "A.: On clustering for minimum delay/ area"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Semiconductor"
      }
    ],
    "citation-number": [
      "101."
    ],
    "date": [
      "1989"
    ],
    "title": [
      "P.: Era60100 preliminary data sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Sentovich",
        "given": "E.M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "102."
    ],
    "date": [
      "1992"
    ],
    "genre": [
      "Tech. Report No. UCB/ ERLM92/41,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "Sis: a system for sequential circuit analysis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Sherlekar",
        "given": "D."
      }
    ],
    "citation-number": [
      "103."
    ],
    "container-title": [
      "Procedings of the ISPD"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "97–102"
    ],
    "title": [
      "Design considerations for regular fabrics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sima",
        "given": "M."
      },
      {
        "family": "Cotofana",
        "given": "S."
      },
      {
        "family": "Eijndhoven",
        "given": "J.T.J.",
        "particle": "van"
      },
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Vissers",
        "given": "K."
      }
    ],
    "citation-number": [
      "104."
    ],
    "container-title": [
      "Proceedings of the 9th Annual IEEE Symposium on Field Programmable Custom Computing Machines"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "160–169"
    ],
    "title": [
      "An 8x8 IDCT implementation on an FPGA-augmented trimedia"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "given": "Vecchi"
      }
    ],
    "citation-number": [
      "105."
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "M.P.: Optimization by simulated annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "given": "Stratix"
      }
    ],
    "citation-number": [
      "106."
    ],
    "note": [
      "Available at",
      "II"
    ],
    "title": [
      "Stratix II FPGAs"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/products/devices/stratix2/"
    ]
  },
  {
    "author": [
      {
        "given": "Stratix"
      }
    ],
    "citation-number": [
      "107."
    ],
    "note": [
      "Available at http://www. altera.com/products/devices/stratix-fpgas/stratix-iv/literature/stiv-literature.jsp (IV"
    ],
    "title": [
      "Stratix IV FPGAs, device handbook"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "citation-number": [
      "108."
    ],
    "container-title": [
      "Microelectronics Center of North Carolina (MCNC"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Raleigh"
    ],
    "title": [
      "Logic Synthesis and Optimization Benchmarks, Version 3.0"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "109."
    ],
    "date": [
      "2010"
    ],
    "type": null,
    "url": [
      "http://www.tabula.com"
    ]
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "T."
      },
      {
        "family": "Chaudhuri",
        "given": "S."
      },
      {
        "family": "Leighton",
        "given": "T."
      },
      {
        "family": "Sipser",
        "given": "M."
      }
    ],
    "citation-number": [
      "110."
    ],
    "container-title": [
      "Combinatorica"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Graph Bisection Algorithms with Good Average Behavior"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T."
      },
      {
        "family": "Leiserson",
        "given": "C."
      },
      {
        "family": "Rivest",
        "given": "R."
      }
    ],
    "citation-number": [
      "111."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Teifel",
        "given": "J."
      },
      {
        "family": "Manohar",
        "given": "R."
      }
    ],
    "citation-number": [
      "112."
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1376–1392"
    ],
    "title": [
      "An asynchronous dataflow FPGA architecture"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "citation-number": [
      "113."
    ],
    "date": [
      "2010"
    ],
    "type": null,
    "url": [
      "http://www.tierlogic.com"
    ]
  },
  {
    "author": [
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "family": "Carberry",
        "given": "D."
      },
      {
        "family": "Johnson",
        "given": "A."
      },
      {
        "given": "Wong"
      }
    ],
    "citation-number": [
      "114."
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "22–28"
    ],
    "title": [
      "J.: A Time-Multiplexed FPGA"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Husain Parvez",
        "given": "Z.M."
      },
      {
        "given": "Mehrez"
      }
    ],
    "citation-number": [
      "115."
    ],
    "container-title": [
      "7th International Symposium on Applied Reconfigurable Computing (ARC’11"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "218–219"
    ],
    "title": [
      "H.: Comparison between heterogeneous meshbased and tree-based application specific FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Husain Parvez",
        "given": "Z.M."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "116."
    ],
    "container-title": [
      "Int. J. Reconfigurable Comput"
    ],
    "date": [
      "2011"
    ],
    "title": [
      "Exploration of heterogeneous FPGA architectures"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Husain Parvez",
        "given": "Z.M."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "117."
    ],
    "container-title": [
      "IEEE Conference on Design and Technology in Nanoscale Era (DTIS"
    ],
    "date": [
      "2011"
    ],
    "title": [
      "Exploring the effect of lut and arity size on a tree-based application specific inflexible FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Underwood",
        "given": "K."
      },
      {
        "family": "Hemmert",
        "given": "K."
      }
    ],
    "citation-number": [
      "118."
    ],
    "container-title": [
      "12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines",
      "FCCM"
    ],
    "date": [
      "2004",
      "2004",
      "2004"
    ],
    "pages": [
      "219–228"
    ],
    "title": [
      "Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "119."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Toronto University"
    ],
    "publisher": [
      "http://www.eecg.utoronto.ca/vpr/"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "120."
    ],
    "container-title": [
      "International Workshop on FPGA"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "VPR: a new packing placement and routing tool for FPGA Research"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W."
      },
      {
        "family": "Duong",
        "given": "K."
      },
      {
        "family": "Freeman",
        "given": "R."
      },
      {
        "given": "Sze"
      }
    ],
    "citation-number": [
      "121."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1986-05"
    ],
    "pages": [
      "233–235"
    ],
    "title": [
      "S.: A user programmable reconfiguration gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carter",
        "given": "W."
      },
      {
        "family": "Duong",
        "given": "K."
      },
      {
        "family": "Freeman",
        "given": "R.H."
      },
      {
        "family": "Hsieh",
        "given": "H."
      },
      {
        "family": "Ja",
        "given": "Y.J."
      },
      {
        "family": "Mahoney",
        "given": "J.E."
      },
      {
        "family": "Ngo",
        "given": "L.T."
      },
      {
        "given": "Sze"
      }
    ],
    "citation-number": [
      "122."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1986-05"
    ],
    "pages": [
      "233–235"
    ],
    "title": [
      "S.L.: A user programmable reconfiguration gate array"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilton",
        "given": "S."
      }
    ],
    "citation-number": [
      "123."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Citeseer"
    ],
    "title": [
      "Architectures and algorithms for field-programmable gate arrays with embedded memory"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S."
      },
      {
        "family": "So",
        "given": "H."
      },
      {
        "family": "Ou",
        "given": "J."
      },
      {
        "given": "Costello"
      }
    ],
    "citation-number": [
      "124."
    ],
    "container-title": [
      "Proceedings of the IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1989",
      "2002"
    ],
    "pages": [
      "5–8"
    ],
    "title": [
      "J.: A 5000-gate CMOS EPLD with multiple logic and interconnect arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "Tsai",
        "given": "Y."
      }
    ],
    "citation-number": [
      "125."
    ],
    "container-title": [
      "Proceedings of the ISPD"
    ],
    "date": [
      "2004-04"
    ],
    "pages": [
      "103–106"
    ],
    "title": [
      "Structured ASIC, evolution or revolution"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "126."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Xilinx"
    ],
    "publisher": [
      "Xilinx"
    ],
    "type": "book",
    "url": [
      "http://www.xilinx.com"
    ]
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "citation-number": [
      "127."
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "61–66"
    ],
    "title": [
      "Architecture of datapath-oriented coarse-grain logic and routing for FPGAs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "A.G."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "128."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"
    ],
    "date": [
      "2006-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "462–473"
    ],
    "title": [
      "Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Lay",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "P."
      }
    ],
    "citation-number": [
      "129."
    ],
    "container-title": [
      "IEEE Trans. VLSI Syst"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "186–196"
    ],
    "title": [
      "Hierarchical interconnection structures for field programmable gate arrays"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Sanker",
        "given": "Y."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "130."
    ],
    "container-title": [
      "International FPGA symposium"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Trading quality for compile time: ultra-fast placement for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zakaria",
        "given": "H."
      }
    ],
    "citation-number": [
      "131."
    ],
    "date": [
      "2011"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "location": [
      "Grenoble France"
    ],
    "publisher": [
      "TIMA"
    ],
    "title": [
      "Asynchronous architecture for power efficiency and yield enhancement in the decananometric technologies: application to a multi-core system-on-chip"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Zied",
        "given": "M."
      },
      {
        "family": "Hayder",
        "given": "M."
      },
      {
        "family": "Umer",
        "given": "F."
      },
      {
        "family": "Habib",
        "given": "M."
      }
    ],
    "citation-number": [
      "132."
    ],
    "container-title": [
      "Internat. J. Reconfigurable Comput"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "FPGA interconnect topologies exploration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "citation-number": [
      "133."
    ],
    "container-title": [
      "Conference on Ph.D Research in Microelectronics and Electronics, PRIME"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Hierarchical FPGA clustering to improve routability"
    ],
    "type": "paper-conference"
  }
]
