 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Toplevel
Version: J-2014.09
Date   : Thu Dec  3 16:36:09 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: u_FIRP/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_FIRP/counter_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Toplevel       TSMC8K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_FIRP/counter_reg[0]/CP (DFSND1)                       0.00       0.00 r
  u_FIRP/counter_reg[0]/Q (DFSND1)                        0.11       0.11 f
  u_FIRP/C56/Z (OR2D0)                                    0.09       0.20 f
  u_FIRP/sub_79/A[0] (FIR_Processor_DW01_dec_0)           0.00       0.20 f
  u_FIRP/sub_79/U67/Z (OR2D0)                             0.10       0.30 f
  u_FIRP/sub_79/U66/Z (OR2D0)                             0.09       0.40 f
  u_FIRP/sub_79/U65/Z (OR2D0)                             0.09       0.49 f
  u_FIRP/sub_79/U64/Z (OR2D0)                             0.09       0.58 f
  u_FIRP/sub_79/U63/Z (OR2D0)                             0.09       0.68 f
  u_FIRP/sub_79/U62/Z (OR2D0)                             0.10       0.77 f
  u_FIRP/sub_79/U61/ZN (NR2D0)                            0.14       0.91 r
  u_FIRP/sub_79/U60/ZN (ND2D0)                            0.10       1.01 f
  u_FIRP/sub_79/U59/ZN (NR2D0)                            0.15       1.16 r
  u_FIRP/sub_79/U58/ZN (ND2D0)                            0.10       1.25 f
  u_FIRP/sub_79/U56/ZN (NR2D0)                            0.15       1.40 r
  u_FIRP/sub_79/U54/ZN (ND2D0)                            0.09       1.49 f
  u_FIRP/sub_79/U52/Z (OR2D0)                             0.11       1.60 f
  u_FIRP/sub_79/U50/Z (OR2D0)                             0.09       1.69 f
  u_FIRP/sub_79/U48/Z (OR2D0)                             0.09       1.79 f
  u_FIRP/sub_79/U46/Z (OR2D0)                             0.09       1.88 f
  u_FIRP/sub_79/U44/Z (OR2D0)                             0.09       1.97 f
  u_FIRP/sub_79/U42/Z (OR2D0)                             0.09       2.07 f
  u_FIRP/sub_79/U40/Z (OR2D0)                             0.09       2.16 f
  u_FIRP/sub_79/U37/Z (OR2D0)                             0.09       2.26 f
  u_FIRP/sub_79/U35/Z (OR2D0)                             0.09       2.35 f
  u_FIRP/sub_79/U33/Z (OR2D0)                             0.09       2.45 f
  u_FIRP/sub_79/U31/Z (OR2D0)                             0.09       2.54 f
  u_FIRP/sub_79/U29/Z (OR2D0)                             0.09       2.63 f
  u_FIRP/sub_79/U27/Z (OR2D0)                             0.10       2.73 f
  u_FIRP/sub_79/U25/ZN (NR2D0)                            0.14       2.87 r
  u_FIRP/sub_79/U23/ZN (ND2D0)                            0.10       2.96 f
  u_FIRP/sub_79/U21/ZN (NR2D0)                            0.15       3.11 r
  u_FIRP/sub_79/U19/ZN (ND2D0)                            0.10       3.21 f
  u_FIRP/sub_79/U15/ZN (NR2D0)                            0.08       3.29 r
  u_FIRP/sub_79/U14/Z (CKXOR2D0)                          0.11       3.40 r
  u_FIRP/sub_79/SUM[31] (FIR_Processor_DW01_dec_0)        0.00       3.40 r
  u_FIRP/U47/Z (AN2D0)                                    0.07       3.47 r
  u_FIRP/counter_reg[31]/D (DFCNQD1)                      0.00       3.47 r
  data arrival time                                                  3.47

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  u_FIRP/counter_reg[31]/CP (DFCNQD1)                     0.00       5.00 r
  library setup time                                     -0.03       4.97
  data required time                                                 4.97
  --------------------------------------------------------------------------
  data required time                                                 4.97
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


1
