INFO: [HLS 200-10] Running 'X:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'leolo' on host 'desktop-lqnskjj' (Windows NT_amd64 version 6.2) on Sat May 11 22:41:45 +0800 2024
INFO: [HLS 200-10] In directory 'C:/Users/leolo/Project/SOC'
Sourcing Tcl script 'C:/Users/leolo/Project/SOC/UserDMA/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project UserDMA 
INFO: [HLS 200-10] Opening project 'C:/Users/leolo/Project/SOC/UserDMA'.
INFO: [HLS 200-1510] Running: set_top userdma 
INFO: [HLS 200-1510] Running: add_files UserDMA/userdma.cpp 
INFO: [HLS 200-10] Adding design file 'UserDMA/userdma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files UserDMA/userdma.h 
INFO: [HLS 200-10] Adding design file 'UserDMA/userdma.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb UserDMA/userdma_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'UserDMA/userdma_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/leolo/Project/SOC/UserDMA/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/leolo/Project/SOC/UserDMA
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/leolo/Project/SOC/UserDMA 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ERROR: '2405112241' is an invalid argument. Please specify an integer value.
    while executing
"rdi::set_property core_revision 2405112241 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 1461)
INFO: [Common 17-206] Exiting Vivado at Sat May 11 22:41:51 2024...
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.87 seconds; current allocated memory: 141.121 MB.
command 'ap_source' returned error code
    while executing
"source C:/Users/leolo/Project/SOC/UserDMA/solution1/export.tcl"
    invoked from within
"hls::main C:/Users/leolo/Project/SOC/UserDMA/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 6.678 seconds; peak allocated memory: 1.092 GB.
