
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 29 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8445553 heartbeat IPC: 1.77598 cumulative IPC: 1.77598 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14105094 heartbeat IPC: 1.76693 cumulative IPC: 1.77144 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19708465 heartbeat IPC: 1.78464 cumulative IPC: 1.77582 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25358331 heartbeat IPC: 1.76995 cumulative IPC: 1.77435 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30994575 heartbeat IPC: 1.77423 cumulative IPC: 1.77433 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36597696 heartbeat IPC: 1.78472 cumulative IPC: 1.77605 (Simulation time: 0 hr 5 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42205808 heartbeat IPC: 1.78313 cumulative IPC: 1.77706 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47851442 heartbeat IPC: 1.77128 cumulative IPC: 1.77633 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53464353 heartbeat IPC: 1.78161 cumulative IPC: 1.77692 (Simulation time: 0 hr 8 min 10 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59029819 heartbeat IPC: 1.79679 cumulative IPC: 1.77889 (Simulation time: 0 hr 9 min 4 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56214957 cumulative IPC: 1.77889 (Simulation time: 0 hr 9 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77889 instructions: 100000003 cycles: 56214957
cpu0_DTLB TOTAL     ACCESS:   16098942  HIT:   15015873  MISS:    1083069
cpu0_DTLB LOAD      ACCESS:   10872302  HIT:    9806987  MISS:    1065315
cpu0_DTLB RFO       ACCESS:    5226640  HIT:    5208886  MISS:      17754
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4328 cycles
cpu0_ITLB TOTAL     ACCESS:    1808727  HIT:    1808727  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1808727  HIT:    1808727  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2750261  HIT:    2750261  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750261  HIT:    2750261  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083069  HIT:    1076104  MISS:       6965
cpu0_STLB LOAD      ACCESS:    1065315  HIT:    1060403  MISS:       4912
cpu0_STLB RFO       ACCESS:      17754  HIT:      15701  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 198.002 cycles
cpu0_L1D TOTAL     ACCESS:   18600443  HIT:   17939651  MISS:     660792
cpu0_L1D LOAD      ACCESS:   10915056  HIT:   10434319  MISS:     480737
cpu0_L1D RFO       ACCESS:    7678737  HIT:    7503318  MISS:     175419
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6650  HIT:       2014  MISS:       4636
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.315 cycles
cpu0_L2C TOTAL     ACCESS:     838859  HIT:     409942  MISS:     428917
cpu0_L2C LOAD      ACCESS:     480708  HIT:     197415  MISS:     283293
cpu0_L2C RFO       ACCESS:     175373  HIT:      34917  MISS:     140456
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178142  HIT:     173208  MISS:       4934
cpu0_L2C TRANSLATION ACCESS:       4636  HIT:       4402  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.585 cycles
LLC TOTAL     ACCESS:     580533  HIT:     243111  MISS:     337422
LLC LOAD      ACCESS:     283293  HIT:      92031  MISS:     191262
LLC RFO       ACCESS:     140456  HIT:      64186  MISS:      76270
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156550  HIT:      86662  MISS:      69888
LLC TRANSLATION ACCESS:        234  HIT:        232  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.961 cycles
Insertion Distribution: 
	LOAD 34063 0 31640 147767 
	RFO 1 0 12317 74357 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 69924 
	 0 0 24 2 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      20455  ROW_BUFFER_MISS:     247078
 DBUS AVG_CONGESTED_CYCLE:    3.99584
 WQ ROW_BUFFER_HIT:       5561  ROW_BUFFER_MISS:      74752  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.229
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

