Analysis & Synthesis report for register
Fri Mar 31 14:32:54 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: cu:ControlUnit
 10. Parameter Settings for User Entity Instance: zero_register:R0|gen_register:zero_instance
 11. Parameter Settings for User Entity Instance: gen_register:R1
 12. Parameter Settings for User Entity Instance: gen_register:R2
 13. Parameter Settings for User Entity Instance: gen_register:R3
 14. Parameter Settings for User Entity Instance: gen_register:R4
 15. Parameter Settings for User Entity Instance: gen_register:R5
 16. Parameter Settings for User Entity Instance: gen_register:R6
 17. Parameter Settings for User Entity Instance: gen_register:R7
 18. Parameter Settings for User Entity Instance: gen_register:R8
 19. Parameter Settings for User Entity Instance: gen_register:R9
 20. Parameter Settings for User Entity Instance: gen_register:R10
 21. Parameter Settings for User Entity Instance: gen_register:R11
 22. Parameter Settings for User Entity Instance: gen_register:R12
 23. Parameter Settings for User Entity Instance: gen_register:R13
 24. Parameter Settings for User Entity Instance: gen_register:R14
 25. Parameter Settings for User Entity Instance: gen_register:R15
 26. Parameter Settings for User Entity Instance: gen_register:InPort
 27. Parameter Settings for User Entity Instance: gen_register:OutPort
 28. Parameter Settings for User Entity Instance: gen_register:Y
 29. Parameter Settings for User Entity Instance: gen_register:HI
 30. Parameter Settings for User Entity Instance: gen_register:LO
 31. Parameter Settings for User Entity Instance: gen_register:ZHI
 32. Parameter Settings for User Entity Instance: gen_register:ZLO
 33. Parameter Settings for User Entity Instance: gen_register:MAR
 34. Parameter Settings for User Entity Instance: pc_register:PC
 35. Parameter Settings for User Entity Instance: gen_register:IR
 36. Parameter Settings for User Entity Instance: mdr_register:MDR|gen_register:mdr
 37. Port Connectivity Checks: "gen_register:MAR"
 38. Port Connectivity Checks: "gen_register:OutPort"
 39. Port Connectivity Checks: "gen_register:InPort"
 40. Port Connectivity Checks: "alu:ALU|sub_32:sub_instance|add_32:add_operation"
 41. Port Connectivity Checks: "alu:ALU|sub_32:sub_instance"
 42. Port Connectivity Checks: "alu:ALU|add_32:add_instance"
 43. Port Connectivity Checks: "alu:ALU|neg_32:neg_instance|add_32:add_instance"
 44. Port Connectivity Checks: "cu:ControlUnit"
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+-------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Fri Mar 31 14:32:53 2023            ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                       ; register                                         ;
; Top-level Entity Name               ; datapath                                         ;
; Family                              ; Cyclone V                                        ;
; Logic utilization (in ALMs)         ; N/A                                              ;
; Total registers                     ; 0                                                ;
; Total pins                          ; 3                                                ;
; Total virtual pins                  ; 0                                                ;
; Total block memory bits             ; 0                                                ;
; Total DSP Blocks                    ; 0                                                ;
; Total HSSI RX PCSs                  ; 0                                                ;
; Total HSSI PMA RX Deserializers     ; 0                                                ;
; Total HSSI PMA RX ATT Deserializers ; 0                                                ;
; Total HSSI TX PCSs                  ; 0                                                ;
; Total HSSI PMA TX Serializers       ; 0                                                ;
; Total HSSI PMA TX ATT Serializers   ; 0                                                ;
; Total PLLs                          ; 0                                                ;
; Total DLLs                          ; 0                                                ;
+-------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; datapath           ; register           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+---------+
; alu.v                            ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/alu.v           ;         ;
; cu.v                             ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/cu.v            ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/datapath.v      ;         ;
; mux_32_1.v                       ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/mux_32_1.v      ;         ;
; encoder_32_5.v                   ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/encoder_32_5.v  ;         ;
; ram.v                            ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/ram.v           ;         ;
; ram.hex                          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/ram.hex         ;         ;
; con_ff.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/con_ff.v        ;         ;
; d_ff.v                           ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/d_ff.v          ;         ;
; sel.v                            ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/sel.v           ;         ;
; decoder_2_4.v                    ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_2_4.v   ;         ;
; decoder_4_16.v                   ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/decoder_4_16.v  ;         ;
; pc_register.v                    ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/pc_register.v   ;         ;
; gen_register.v                   ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/gen_register.v  ;         ;
; zero_register.v                  ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/zero_register.v ;         ;
; mdr_register.v                   ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_register.v  ;         ;
; mdr_mux.v                        ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/mdr_mux.v       ;         ;
; shra_32.v                        ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/shra_32.v       ;         ;
; shr_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/shr_32.v        ;         ;
; shl_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/shl_32.v        ;         ;
; ror_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/ror_32.v        ;         ;
; rol_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/rol_32.v        ;         ;
; and_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/and_32.v        ;         ;
; or_32.v                          ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/or_32.v         ;         ;
; not_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/not_32.v        ;         ;
; neg_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/neg_32.v        ;         ;
; mul_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/mul_32.v        ;         ;
; div_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/div_32.v        ;         ;
; add_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/add_32.v        ;         ;
; sub_32.v                         ; yes             ; User Verilog HDL File                 ; D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/sub_32.v        ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 3     ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 3     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |datapath                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 3    ; 0            ; |datapath           ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cu:ControlUnit ;
+----------------+---------+----------------------------------+
; Parameter Name ; Value   ; Type                             ;
+----------------+---------+----------------------------------+
; OP_LD          ; 00000   ; Unsigned Binary                  ;
; OP_LDI         ; 00001   ; Unsigned Binary                  ;
; OP_ST          ; 00010   ; Unsigned Binary                  ;
; OP_ADD         ; 00011   ; Unsigned Binary                  ;
; OP_SUB         ; 00100   ; Unsigned Binary                  ;
; OP_AND         ; 00101   ; Unsigned Binary                  ;
; OP_OR          ; 00110   ; Unsigned Binary                  ;
; OP_SHR         ; 00111   ; Unsigned Binary                  ;
; OP_SHRA        ; 01000   ; Unsigned Binary                  ;
; OP_SHL         ; 01001   ; Unsigned Binary                  ;
; OP_ROR         ; 01010   ; Unsigned Binary                  ;
; OP_ROL         ; 01011   ; Unsigned Binary                  ;
; OP_ADDI        ; 01100   ; Unsigned Binary                  ;
; OP_ANDI        ; 01101   ; Unsigned Binary                  ;
; OP_ORI         ; 01110   ; Unsigned Binary                  ;
; OP_MUL         ; 01111   ; Unsigned Binary                  ;
; OP_DIV         ; 10000   ; Unsigned Binary                  ;
; OP_NEG         ; 10001   ; Unsigned Binary                  ;
; OP_NOT         ; 10010   ; Unsigned Binary                  ;
; OP_BR          ; 10011   ; Unsigned Binary                  ;
; OP_JR          ; 10100   ; Unsigned Binary                  ;
; OP_JAL         ; 10101   ; Unsigned Binary                  ;
; OP_IN          ; 10110   ; Unsigned Binary                  ;
; OP_OUT         ; 10111   ; Unsigned Binary                  ;
; OP_MFHI        ; 11000   ; Unsigned Binary                  ;
; OP_MFLO        ; 11001   ; Unsigned Binary                  ;
; OP_NOP         ; 11010   ; Unsigned Binary                  ;
; OP_HALT        ; 11011   ; Unsigned Binary                  ;
; State_Reset    ; 0000000 ; Unsigned Binary                  ;
; FCTH_T0        ; 0000001 ; Unsigned Binary                  ;
; FCTH_T1        ; 0000010 ; Unsigned Binary                  ;
; FCTH_T2        ; 0000011 ; Unsigned Binary                  ;
; LD_T3          ; 0000100 ; Unsigned Binary                  ;
; LD_T4          ; 0000101 ; Unsigned Binary                  ;
; LD_T5          ; 0000110 ; Unsigned Binary                  ;
; LD_T6          ; 0000111 ; Unsigned Binary                  ;
; LD_T7          ; 0001000 ; Unsigned Binary                  ;
; LDI_T3         ; 0001001 ; Unsigned Binary                  ;
; LDI_T4         ; 0001010 ; Unsigned Binary                  ;
; LDI_T5         ; 0001011 ; Unsigned Binary                  ;
; ST_T3          ; 0001100 ; Unsigned Binary                  ;
; ST_T4          ; 0001101 ; Unsigned Binary                  ;
; ST_T5          ; 0001110 ; Unsigned Binary                  ;
; ST_T6          ; 0001111 ; Unsigned Binary                  ;
; ST_T7          ; 0010000 ; Unsigned Binary                  ;
; ADD_T3         ; 0010001 ; Unsigned Binary                  ;
; ADD_T4         ; 0010010 ; Unsigned Binary                  ;
; ADD_T5         ; 0010011 ; Unsigned Binary                  ;
; SUB_T3         ; 0010100 ; Unsigned Binary                  ;
; SUB_T4         ; 0010101 ; Unsigned Binary                  ;
; SUB_T5         ; 0010110 ; Unsigned Binary                  ;
; AND_T3         ; 0010111 ; Unsigned Binary                  ;
; AND_T4         ; 0011000 ; Unsigned Binary                  ;
; AND_T5         ; 0011001 ; Unsigned Binary                  ;
; OR_T3          ; 0011010 ; Unsigned Binary                  ;
; OR_T4          ; 0011011 ; Unsigned Binary                  ;
; OR_T5          ; 0011100 ; Unsigned Binary                  ;
; SHR_T3         ; 0011101 ; Unsigned Binary                  ;
; SHR_T4         ; 0011110 ; Unsigned Binary                  ;
; SHR_T5         ; 0011111 ; Unsigned Binary                  ;
; SHRA_T3        ; 0100000 ; Unsigned Binary                  ;
; SHRA_T4        ; 0100001 ; Unsigned Binary                  ;
; SHRA_T5        ; 0100010 ; Unsigned Binary                  ;
; SHL_T3         ; 0100011 ; Unsigned Binary                  ;
; SHL_T4         ; 0100100 ; Unsigned Binary                  ;
; SHL_T5         ; 0100101 ; Unsigned Binary                  ;
; ROR_T3         ; 0100110 ; Unsigned Binary                  ;
; ROR_T4         ; 0100111 ; Unsigned Binary                  ;
; ROR_T5         ; 0101000 ; Unsigned Binary                  ;
; ROL_T3         ; 0101001 ; Unsigned Binary                  ;
; ROL_T4         ; 0101010 ; Unsigned Binary                  ;
; ROL_T5         ; 0101011 ; Unsigned Binary                  ;
; ADDI_T3        ; 0101100 ; Unsigned Binary                  ;
; ADDI_T4        ; 0101101 ; Unsigned Binary                  ;
; ADDI_T5        ; 0101110 ; Unsigned Binary                  ;
; ANDI_T3        ; 0101111 ; Unsigned Binary                  ;
; ANDI_T4        ; 0110000 ; Unsigned Binary                  ;
; ANDI_T5        ; 0110001 ; Unsigned Binary                  ;
; ORI_T3         ; 0110010 ; Unsigned Binary                  ;
; ORI_T4         ; 0110011 ; Unsigned Binary                  ;
; ORI_T5         ; 0110100 ; Unsigned Binary                  ;
; MUL_T3         ; 0110101 ; Unsigned Binary                  ;
; MUL_T4         ; 0110110 ; Unsigned Binary                  ;
; MUL_T5         ; 0110111 ; Unsigned Binary                  ;
; MUL_T6         ; 0111000 ; Unsigned Binary                  ;
; DIV_T3         ; 0111001 ; Unsigned Binary                  ;
; DIV_T4         ; 0111010 ; Unsigned Binary                  ;
; DIV_T5         ; 0111011 ; Unsigned Binary                  ;
; DIV_T6         ; 0111100 ; Unsigned Binary                  ;
; NEG_T3         ; 0111101 ; Unsigned Binary                  ;
; NEG_T4         ; 0111110 ; Unsigned Binary                  ;
; NOT_T3         ; 0111111 ; Unsigned Binary                  ;
; NOT_T4         ; 1000000 ; Unsigned Binary                  ;
; BR_T3          ; 1000001 ; Unsigned Binary                  ;
; BR_T4          ; 1000010 ; Unsigned Binary                  ;
; BR_T5          ; 1000011 ; Unsigned Binary                  ;
; BR_T6          ; 1000100 ; Unsigned Binary                  ;
; JR_T3          ; 1000101 ; Unsigned Binary                  ;
; JAL_T3         ; 1000110 ; Unsigned Binary                  ;
; JAL_T4         ; 1000111 ; Unsigned Binary                  ;
; IN_T3          ; 1001000 ; Unsigned Binary                  ;
; OUT_T3         ; 1001001 ; Unsigned Binary                  ;
; MFHI_T3        ; 1001010 ; Unsigned Binary                  ;
; MFLO_T3        ; 1001011 ; Unsigned Binary                  ;
; NOP_T3         ; 1001100 ; Unsigned Binary                  ;
; HALT_T3        ; 1001101 ; Unsigned Binary                  ;
+----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zero_register:R0|gen_register:zero_instance ;
+----------------+----------------------------------+--------------------------------------+
; Parameter Name ; Value                            ; Type                                 ;
+----------------+----------------------------------+--------------------------------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary                      ;
+----------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R1        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R2        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R3        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R4        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R5        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R6        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R7        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R8        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R9        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R10       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R11       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R12       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R13       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R14       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:R15       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:InPort    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:OutPort   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:Y         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:HI        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:LO        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:ZHI       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:ZLO       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:MAR       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_register:PC         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen_register:IR        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mdr_register:MDR|gen_register:mdr ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gen_register:MAR"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gen_register:OutPort"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "gen_register:InPort" ;
+----------+-------+----------+-------------------+
; Port     ; Type  ; Severity ; Details           ;
+----------+-------+----------+-------------------+
; D[31..8] ; Input ; Info     ; Stuck at GND      ;
; D[6..4]  ; Input ; Info     ; Stuck at GND      ;
; D[2..0]  ; Input ; Info     ; Stuck at GND      ;
; D[7]     ; Input ; Info     ; Stuck at VCC      ;
; D[3]     ; Input ; Info     ; Stuck at VCC      ;
; enable   ; Input ; Info     ; Stuck at VCC      ;
+----------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|sub_32:sub_instance|add_32:add_operation"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; S    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|sub_32:sub_instance"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cIn  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_32:add_instance"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cIn  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|neg_32:neg_instance|add_32:add_instance"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rB[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rB[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cIn       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cOut      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cu:ControlUnit"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Run  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Mar 31 14:32:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c register
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file cu.v
    Info (12023): Found entity 1: cu
Info (12021): Found 1 design units, including 1 entities, in source file cu_tb.v
    Info (12023): Found entity 1: cu_tb
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_1.v
    Info (12023): Found entity 1: mux_32_1
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_5.v
    Info (12023): Found entity 1: encoder_32_5
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: con_ff
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: d_ff
Info (12021): Found 1 design units, including 1 entities, in source file sel.v
    Info (12023): Found entity 1: sel
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2_4.v
    Info (12023): Found entity 1: decoder_2_4
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4_16.v
    Info (12023): Found entity 1: decoder_4_16
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: pc_register
Info (12021): Found 1 design units, including 1 entities, in source file gen_register.v
    Info (12023): Found entity 1: gen_register
Info (12021): Found 1 design units, including 1 entities, in source file zero_register.v
    Info (12023): Found entity 1: zero_register
Info (12021): Found 1 design units, including 1 entities, in source file mdr_register.v
    Info (12023): Found entity 1: mdr_register
Info (12021): Found 1 design units, including 1 entities, in source file mdr_mux.v
    Info (12023): Found entity 1: mdr_mux
Info (12021): Found 1 design units, including 1 entities, in source file shra_32.v
    Info (12023): Found entity 1: shra_32
Info (12021): Found 1 design units, including 1 entities, in source file shr_32.v
    Info (12023): Found entity 1: shr_32
Info (12021): Found 1 design units, including 1 entities, in source file shla_32.v
    Info (12023): Found entity 1: shla_32
Info (12021): Found 1 design units, including 1 entities, in source file shl_32.v
    Info (12023): Found entity 1: shl_32
Info (12021): Found 1 design units, including 1 entities, in source file ror_32.v
    Info (12023): Found entity 1: ror_32
Info (12021): Found 1 design units, including 1 entities, in source file rol_32.v
    Info (12023): Found entity 1: rol_32
Info (12021): Found 1 design units, including 1 entities, in source file and_32.v
    Info (12023): Found entity 1: and_32
Info (12021): Found 1 design units, including 1 entities, in source file or_32.v
    Info (12023): Found entity 1: or_32
Info (12021): Found 1 design units, including 1 entities, in source file not_32.v
    Info (12023): Found entity 1: not_32
Info (12021): Found 1 design units, including 1 entities, in source file neg_32.v
    Info (12023): Found entity 1: neg_32
Info (12021): Found 1 design units, including 1 entities, in source file mul_32.v
    Info (12023): Found entity 1: mul_32
Info (12021): Found 1 design units, including 1 entities, in source file div_32.v
    Info (12023): Found entity 1: div_32
Info (12021): Found 3 design units, including 3 entities, in source file add_32.v
    Info (12023): Found entity 1: add_4
    Info (12023): Found entity 2: add_16
    Info (12023): Found entity 3: add_32
Info (12021): Found 1 design units, including 1 entities, in source file sub_32.v
    Info (12023): Found entity 1: sub_32
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb
Info (12021): Found 1 design units, including 1 entities, in source file st_tb.v
    Info (12023): Found entity 1: st_tb
Info (12021): Found 1 design units, including 1 entities, in source file alui_tb.v
    Info (12023): Found entity 1: alui_tb
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb
Info (12021): Found 1 design units, including 1 entities, in source file jr_tb.v
    Info (12023): Found entity 1: jr_tb
Info (12021): Found 1 design units, including 1 entities, in source file jal_tb.v
    Info (12023): Found entity 1: jal_tb
Info (12021): Found 1 design units, including 1 entities, in source file mfhi_tb.v
    Info (12023): Found entity 1: mfhi_tb
Info (12021): Found 1 design units, including 1 entities, in source file mflo_tb.v
    Info (12023): Found entity 1: mflo_tb
Info (12021): Found 1 design units, including 1 entities, in source file in_tb.v
    Info (12023): Found entity 1: in_tb
Info (12021): Found 1 design units, including 1 entities, in source file out_tb.v
    Info (12023): Found entity 1: out_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: shra_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: neg_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "cu" for hierarchy "cu:ControlUnit"
Warning (10270): Verilog HDL Case Statement warning at cu.v(146): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at cu.v(135): inferring latch(es) for variable "Present_State", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at cu.v(584): variable "CON_Out" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Run", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Read", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "CON_In", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ZHighin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ZLowin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "OutPort", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ZHighout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ZLowout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "InPort", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "Cout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "GLR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "AND", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ANDI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "OR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ORI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "NOT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "NEG", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ADD", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ADDI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "SUB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "MUL", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "DIV", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "SHR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "SHRA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "SHL", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ROR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ROL", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "BR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "LD", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "LDI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "ST", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "HALT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at cu.v(280): inferring latch(es) for variable "NOP", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "NOP" at cu.v(280)
Info (10041): Inferred latch for "HALT" at cu.v(280)
Info (10041): Inferred latch for "ST" at cu.v(280)
Info (10041): Inferred latch for "LDI" at cu.v(280)
Info (10041): Inferred latch for "LD" at cu.v(280)
Info (10041): Inferred latch for "BR" at cu.v(280)
Info (10041): Inferred latch for "ROL" at cu.v(280)
Info (10041): Inferred latch for "ROR" at cu.v(280)
Info (10041): Inferred latch for "SHL" at cu.v(280)
Info (10041): Inferred latch for "SHRA" at cu.v(280)
Info (10041): Inferred latch for "SHR" at cu.v(280)
Info (10041): Inferred latch for "DIV" at cu.v(280)
Info (10041): Inferred latch for "MUL" at cu.v(280)
Info (10041): Inferred latch for "SUB" at cu.v(280)
Info (10041): Inferred latch for "ADDI" at cu.v(280)
Info (10041): Inferred latch for "ADD" at cu.v(280)
Info (10041): Inferred latch for "NEG" at cu.v(280)
Info (10041): Inferred latch for "NOT" at cu.v(280)
Info (10041): Inferred latch for "ORI" at cu.v(280)
Info (10041): Inferred latch for "OR" at cu.v(280)
Info (10041): Inferred latch for "ANDI" at cu.v(280)
Info (10041): Inferred latch for "AND" at cu.v(280)
Info (10041): Inferred latch for "GLR" at cu.v(280)
Info (10041): Inferred latch for "Cout" at cu.v(280)
Info (10041): Inferred latch for "MDRout" at cu.v(280)
Info (10041): Inferred latch for "InPort" at cu.v(280)
Info (10041): Inferred latch for "ZLowout" at cu.v(280)
Info (10041): Inferred latch for "ZHighout" at cu.v(280)
Info (10041): Inferred latch for "LOout" at cu.v(280)
Info (10041): Inferred latch for "HIout" at cu.v(280)
Info (10041): Inferred latch for "PCout" at cu.v(280)
Info (10041): Inferred latch for "Yin" at cu.v(280)
Info (10041): Inferred latch for "OutPort" at cu.v(280)
Info (10041): Inferred latch for "MDRin" at cu.v(280)
Info (10041): Inferred latch for "MARin" at cu.v(280)
Info (10041): Inferred latch for "ZLowin" at cu.v(280)
Info (10041): Inferred latch for "ZHighin" at cu.v(280)
Info (10041): Inferred latch for "LOin" at cu.v(280)
Info (10041): Inferred latch for "HIin" at cu.v(280)
Info (10041): Inferred latch for "IRin" at cu.v(280)
Info (10041): Inferred latch for "PCin" at cu.v(280)
Info (10041): Inferred latch for "CON_In" at cu.v(280)
Info (10041): Inferred latch for "IncPC" at cu.v(280)
Info (10041): Inferred latch for "Clear" at cu.v(280)
Info (10041): Inferred latch for "Write" at cu.v(280)
Info (10041): Inferred latch for "Read" at cu.v(280)
Info (10041): Inferred latch for "BAout" at cu.v(280)
Info (10041): Inferred latch for "Rout" at cu.v(280)
Info (10041): Inferred latch for "Rin" at cu.v(280)
Info (10041): Inferred latch for "Grc" at cu.v(280)
Info (10041): Inferred latch for "Grb" at cu.v(280)
Info (10041): Inferred latch for "Gra" at cu.v(280)
Info (10041): Inferred latch for "Run" at cu.v(280)
Info (10041): Inferred latch for "Present_State.HALT_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.NOP_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MFLO_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MFHI_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.OUT_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.IN_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.JAL_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.JAL_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.JR_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.BR_T6" at cu.v(135)
Info (10041): Inferred latch for "Present_State.BR_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.BR_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.BR_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.NOT_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.NOT_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.NEG_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.NEG_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.DIV_T6" at cu.v(135)
Info (10041): Inferred latch for "Present_State.DIV_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.DIV_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.DIV_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MUL_T6" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MUL_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MUL_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.MUL_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ORI_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ORI_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ORI_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ANDI_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ANDI_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ANDI_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADDI_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADDI_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADDI_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROL_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROL_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROL_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROR_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROR_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ROR_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHL_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHL_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHL_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHRA_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHRA_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHRA_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHR_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHR_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SHR_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.OR_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.OR_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.OR_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.AND_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.AND_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.AND_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SUB_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SUB_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.SUB_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADD_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADD_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ADD_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ST_T7" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ST_T6" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ST_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ST_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.ST_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LDI_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LDI_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LDI_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LD_T7" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LD_T6" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LD_T5" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LD_T4" at cu.v(135)
Info (10041): Inferred latch for "Present_State.LD_T3" at cu.v(135)
Info (10041): Inferred latch for "Present_State.FCTH_T2" at cu.v(135)
Info (10041): Inferred latch for "Present_State.FCTH_T1" at cu.v(135)
Info (10041): Inferred latch for "Present_State.FCTH_T0" at cu.v(135)
Info (10041): Inferred latch for "Present_State.State_Reset" at cu.v(135)
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU"
Warning (10240): Verilog HDL Always Construct warning at alu.v(35): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "result[0]" at alu.v(35)
Info (10041): Inferred latch for "result[1]" at alu.v(35)
Info (10041): Inferred latch for "result[2]" at alu.v(35)
Info (10041): Inferred latch for "result[3]" at alu.v(35)
Info (10041): Inferred latch for "result[4]" at alu.v(35)
Info (10041): Inferred latch for "result[5]" at alu.v(35)
Info (10041): Inferred latch for "result[6]" at alu.v(35)
Info (10041): Inferred latch for "result[7]" at alu.v(35)
Info (10041): Inferred latch for "result[8]" at alu.v(35)
Info (10041): Inferred latch for "result[9]" at alu.v(35)
Info (10041): Inferred latch for "result[10]" at alu.v(35)
Info (10041): Inferred latch for "result[11]" at alu.v(35)
Info (10041): Inferred latch for "result[12]" at alu.v(35)
Info (10041): Inferred latch for "result[13]" at alu.v(35)
Info (10041): Inferred latch for "result[14]" at alu.v(35)
Info (10041): Inferred latch for "result[15]" at alu.v(35)
Info (10041): Inferred latch for "result[16]" at alu.v(35)
Info (10041): Inferred latch for "result[17]" at alu.v(35)
Info (10041): Inferred latch for "result[18]" at alu.v(35)
Info (10041): Inferred latch for "result[19]" at alu.v(35)
Info (10041): Inferred latch for "result[20]" at alu.v(35)
Info (10041): Inferred latch for "result[21]" at alu.v(35)
Info (10041): Inferred latch for "result[22]" at alu.v(35)
Info (10041): Inferred latch for "result[23]" at alu.v(35)
Info (10041): Inferred latch for "result[24]" at alu.v(35)
Info (10041): Inferred latch for "result[25]" at alu.v(35)
Info (10041): Inferred latch for "result[26]" at alu.v(35)
Info (10041): Inferred latch for "result[27]" at alu.v(35)
Info (10041): Inferred latch for "result[28]" at alu.v(35)
Info (10041): Inferred latch for "result[29]" at alu.v(35)
Info (10041): Inferred latch for "result[30]" at alu.v(35)
Info (10041): Inferred latch for "result[31]" at alu.v(35)
Info (10041): Inferred latch for "result[32]" at alu.v(35)
Info (10041): Inferred latch for "result[33]" at alu.v(35)
Info (10041): Inferred latch for "result[34]" at alu.v(35)
Info (10041): Inferred latch for "result[35]" at alu.v(35)
Info (10041): Inferred latch for "result[36]" at alu.v(35)
Info (10041): Inferred latch for "result[37]" at alu.v(35)
Info (10041): Inferred latch for "result[38]" at alu.v(35)
Info (10041): Inferred latch for "result[39]" at alu.v(35)
Info (10041): Inferred latch for "result[40]" at alu.v(35)
Info (10041): Inferred latch for "result[41]" at alu.v(35)
Info (10041): Inferred latch for "result[42]" at alu.v(35)
Info (10041): Inferred latch for "result[43]" at alu.v(35)
Info (10041): Inferred latch for "result[44]" at alu.v(35)
Info (10041): Inferred latch for "result[45]" at alu.v(35)
Info (10041): Inferred latch for "result[46]" at alu.v(35)
Info (10041): Inferred latch for "result[47]" at alu.v(35)
Info (10041): Inferred latch for "result[48]" at alu.v(35)
Info (10041): Inferred latch for "result[49]" at alu.v(35)
Info (10041): Inferred latch for "result[50]" at alu.v(35)
Info (10041): Inferred latch for "result[51]" at alu.v(35)
Info (10041): Inferred latch for "result[52]" at alu.v(35)
Info (10041): Inferred latch for "result[53]" at alu.v(35)
Info (10041): Inferred latch for "result[54]" at alu.v(35)
Info (10041): Inferred latch for "result[55]" at alu.v(35)
Info (10041): Inferred latch for "result[56]" at alu.v(35)
Info (10041): Inferred latch for "result[57]" at alu.v(35)
Info (10041): Inferred latch for "result[58]" at alu.v(35)
Info (10041): Inferred latch for "result[59]" at alu.v(35)
Info (10041): Inferred latch for "result[60]" at alu.v(35)
Info (10041): Inferred latch for "result[61]" at alu.v(35)
Info (10041): Inferred latch for "result[62]" at alu.v(35)
Info (10041): Inferred latch for "result[63]" at alu.v(35)
Info (12128): Elaborating entity "and_32" for hierarchy "alu:ALU|and_32:and_instance"
Info (12128): Elaborating entity "or_32" for hierarchy "alu:ALU|or_32:or_instance"
Info (12128): Elaborating entity "not_32" for hierarchy "alu:ALU|not_32:not_instance"
Info (12128): Elaborating entity "neg_32" for hierarchy "alu:ALU|neg_32:neg_instance"
Info (12128): Elaborating entity "add_32" for hierarchy "alu:ALU|neg_32:neg_instance|add_32:add_instance"
Info (12128): Elaborating entity "add_16" for hierarchy "alu:ALU|neg_32:neg_instance|add_32:add_instance|add_16:adderA"
Info (12128): Elaborating entity "add_4" for hierarchy "alu:ALU|neg_32:neg_instance|add_32:add_instance|add_16:adderA|add_4:adderA"
Info (12128): Elaborating entity "sub_32" for hierarchy "alu:ALU|sub_32:sub_instance"
Info (12128): Elaborating entity "mul_32" for hierarchy "alu:ALU|mul_32:mul_instance"
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(35): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(37): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(39): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at mul_32.v(41): case item expression never matches the case expression
Info (12128): Elaborating entity "div_32" for hierarchy "alu:ALU|div_32:div_instance"
Info (12128): Elaborating entity "shr_32" for hierarchy "alu:ALU|shr_32:shr_instance"
Info (12128): Elaborating entity "shra_32" for hierarchy "alu:ALU|shra_32:shra_instance"
Info (12128): Elaborating entity "shl_32" for hierarchy "alu:ALU|shl_32:shl_instance"
Info (12128): Elaborating entity "ror_32" for hierarchy "alu:ALU|ror_32:ror_instance"
Info (12128): Elaborating entity "rol_32" for hierarchy "alu:ALU|rol_32:rol_instance"
Info (12128): Elaborating entity "ram" for hierarchy "ram:RAM"
Info (12128): Elaborating entity "sel" for hierarchy "sel:SelectEncode"
Info (12128): Elaborating entity "decoder_4_16" for hierarchy "sel:SelectEncode|decoder_4_16:decode"
Info (12128): Elaborating entity "con_ff" for hierarchy "con_ff:CON_FF"
Warning (10230): Verilog HDL assignment warning at con_ff.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at con_ff.v(26): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at con_ff.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at con_ff.v(28): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at con_ff.v(24): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "decoder_2_4" for hierarchy "con_ff:CON_FF|decoder_2_4:decoder_2_4_instance"
Info (12128): Elaborating entity "d_ff" for hierarchy "con_ff:CON_FF|d_ff:d_ff_instance"
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "encoder_32_5:Encoder32_5"
Warning (10240): Verilog HDL Always Construct warning at encoder_32_5.v(38): inferring latch(es) for variable "Encoder_Select", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Encoder_Select[0]" at encoder_32_5.v(38)
Info (10041): Inferred latch for "Encoder_Select[1]" at encoder_32_5.v(38)
Info (10041): Inferred latch for "Encoder_Select[2]" at encoder_32_5.v(38)
Info (10041): Inferred latch for "Encoder_Select[3]" at encoder_32_5.v(38)
Info (10041): Inferred latch for "Encoder_Select[4]" at encoder_32_5.v(38)
Info (12128): Elaborating entity "mux_32_1" for hierarchy "mux_32_1:Multiplexer32_1"
Info (12128): Elaborating entity "zero_register" for hierarchy "zero_register:R0"
Info (12128): Elaborating entity "gen_register" for hierarchy "zero_register:R0|gen_register:zero_instance"
Info (12128): Elaborating entity "pc_register" for hierarchy "pc_register:PC"
Info (12128): Elaborating entity "mdr_register" for hierarchy "mdr_register:MDR"
Info (12128): Elaborating entity "mdr_mux" for hierarchy "mdr_register:MDR|mdr_mux:muxmdr"
Info (144001): Generated suppressed messages file D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/output_files/register.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clock"
    Warning (15610): No output dependent on input pin "Reset"
    Warning (15610): No output dependent on input pin "Stop"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4658 megabytes
    Info: Processing ended: Fri Mar 31 14:32:54 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ELEC374-CPU-Design-Project-Main-B - Phase-4/output_files/register.map.smsg.


