# FPGA-Course-Assignments
FPGA RTL design projects implemented in Verilog/SystemVerilog, including FSM architectures, CORDIC-based DSP modules, LFSR pseudo-random generators, fixed-point arithmetic units, and custom FIFO designs with verification testbenches.
