INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/mips.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.srcs/sources_1/new/tb_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_10/project_10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
