DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
embeddedInstances [
(EmbeddedInstance
name "reg_proc"
number "1"
)
(EmbeddedInstance
name "block_filler"
number "2"
)
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@control_@and_@registers\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@control_@and_@registers\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@control_@and_@registers"
)
(vvPair
variable "d_logical"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\Control_And_Registers"
)
(vvPair
variable "date"
value "12/15/2020"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "entity_name"
value "Control_And_Registers"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "amitnag"
)
(vvPair
variable "graphical_source_date"
value "12/15/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "SHOHAM"
)
(vvPair
variable "graphical_source_time"
value "15:53:00"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SHOHAM"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Lab1_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/Lab1_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/Lab1_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/Lab1_lib/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "Control_And_Registers"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\@control_@and_@registers\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hds\\Control_And_Registers\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "Lab1"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA_pro\\18.1\\modelsim_ae\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_2019.2\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:53:00"
)
(vvPair
variable "unit"
value "Control_And_Registers"
)
(vvPair
variable "user"
value "amitnag"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Verilog2001LangMgr"
optionalChildren [
*1 (Net
uid 9,0
lang 5
decl (Decl
n "registers"
t "reg"
b "[Amba_Word-1:0]"
o 12
suid 1,0
ub "[2**Amba_Addr_Depth-1:0]"
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,34775,58500,35575"
st "reg [Amba_Word-1:0]           registers [2**Amba_Addr_Depth-1:0];
"
)
)
*2 (Net
uid 11,0
lang 5
decl (Decl
n "M2"
t "reg"
b "[19:0]"
o 13
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,35575,42000,36375"
st "reg [19:0]                    M2;
"
)
)
*3 (Net
uid 13,0
lang 5
decl (Decl
n "N2"
t "reg"
b "[19:0]"
o 14
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,36375,42000,37175"
st "reg [19:0]                    N2;
"
)
)
*4 (Net
uid 15,0
lang 5
decl (Decl
n "block_i"
t "reg"
b "[18:0]"
prec "//-------------------------------------------------------

//-------------------------------------------------------
//----------------------Block Logic ---------------------
//-------------------------------------------------------"
eolc "// max 720*720, number of pixels"
preAdd 0
o 15
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,37175,54500,41975"
st "//-------------------------------------------------------

//-------------------------------------------------------
//----------------------Block Logic ---------------------
//-------------------------------------------------------
reg [18:0] block_i; // max 720*720, number of pixels
"
)
)
*5 (Net
uid 17,0
lang 5
decl (Decl
n "pixel_i"
t "reg"
b "[12:0]"
eolc "// max pixels in block is 72*72 = 5184"
o 16
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,41975,64500,42775"
st "reg [12:0]                    pixel_i; // max pixels in block is 72*72 = 5184
"
)
)
*6 (Net
uid 19,0
lang 5
decl (Decl
n "param_i"
t "reg"
b "[2:0]"
eolc "// we have 7 params"
o 17
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,42775,55000,43575"
st "reg [2:0]                     param_i; // we have 7 params
"
)
)
*7 (Net
uid 21,0
lang 5
decl (Decl
n "state"
t "reg"
b "[1:0]"
eolc "// 0 - Im_block, 1 - W_block , 2 - params"
o 18
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,43575,65000,44375"
st "reg [1:0]                     state; // 0 - Im_block, 1 - W_block , 2 - params
"
)
)
*8 (Net
uid 23,0
lang 5
decl (Decl
n "StartBit"
t "reg"
eolc "// saves registers[0][0]"
o 19
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,44375,58000,45175"
st "reg                           StartBit; // saves registers[0][0]
"
)
)
*9 (PortIoIn
uid 25,0
shape (CompositeShape
uid 26,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27,0
sl 0
ro 270
xt "-4000,14625,-2500,15375"
)
(Line
uid 28,0
sl 0
ro 270
xt "-2500,15000,-2000,15000"
pts [
"-2500,15000"
"-2000,15000"
]
)
]
)
stc 0
tg (WTG
uid 29,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30,0
va (VaSet
)
xt "-6300,14500,-5000,15500"
st "clk"
ju 2
blo "-5000,15300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 31,0
lang 5
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
eolc "// system clock"
preAdd 0
o 1
suid 9,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,22375,40000,23975"
st "// Port Declarations
wire     clk; // system clock
"
)
)
*11 (PortIoIn
uid 39,0
shape (CompositeShape
uid 40,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41,0
sl 0
ro 270
xt "-4000,13625,-2500,14375"
)
(Line
uid 42,0
sl 0
ro 270
xt "-2500,14000,-2000,14000"
pts [
"-2500,14000"
"-2000,14000"
]
)
]
)
stc 0
tg (WTG
uid 43,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44,0
va (VaSet
)
xt "-6300,13500,-5000,14500"
st "rst"
ju 2
blo "-5000,14300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 45,0
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 2
suid 10,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,23975,53500,24775"
st "wire                          rst; //  Reset active low
"
)
)
*13 (PortIoIn
uid 53,0
shape (CompositeShape
uid 54,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 55,0
sl 0
ro 270
xt "4000,1625,5500,2375"
)
(Line
uid 56,0
sl 0
ro 270
xt "5500,2000,6000,2000"
pts [
"5500,2000"
"6000,2000"
]
)
]
)
stc 0
tg (WTG
uid 57,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58,0
va (VaSet
)
xt "400,1500,3000,2500"
st "ena_in"
ju 2
blo "3000,2300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 59,0
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//  Reset active low"
o 3
suid 11,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,24775,55000,25575"
st "wire                          ena_in; //  Reset active low
"
)
)
*15 (PortIoIn
uid 67,0
shape (CompositeShape
uid 68,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 69,0
sl 0
ro 270
xt "4000,2625,5500,3375"
)
(Line
uid 70,0
sl 0
ro 270
xt "5500,3000,6000,3000"
pts [
"5500,3000"
"6000,3000"
]
)
]
)
stc 0
tg (WTG
uid 71,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "-200,2500,3000,3500"
st "Address"
ju 2
blo "3000,3300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 73,0
lang 5
decl (Decl
n "Address"
t "wire"
b "[Amba_Addr_Depth-1:0]"
prec "// Port Declarations"
eolc "// APB Address Bus"
preAdd 0
o 4
suid 12,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,25575,53000,27175"
st "// Port Declarations
wire [Amba_Addr_Depth-1:0] Address; // APB Address Bus
"
)
)
*17 (PortIoIn
uid 81,0
shape (CompositeShape
uid 82,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 83,0
sl 0
ro 270
xt "4000,3625,5500,4375"
)
(Line
uid 84,0
sl 0
ro 270
xt "5500,4000,6000,4000"
pts [
"5500,4000"
"6000,4000"
]
)
]
)
stc 0
tg (WTG
uid 85,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 86,0
va (VaSet
)
xt "200,3500,3000,4500"
st "data_in"
ju 2
blo "3000,4300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 87,0
lang 5
decl (Decl
n "data_in"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Read Data Bus"
o 5
suid 13,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,27175,55500,27975"
st "wire [Amba_Word-1:0]          data_in; // APB Read Data Bus
"
)
)
*19 (PortIoOut
uid 95,0
shape (CompositeShape
uid 96,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 97,0
sl 0
ro 270
xt "30500,-375,32000,375"
)
(Line
uid 98,0
sl 0
ro 270
xt "30000,0,30500,0"
pts [
"30000,0"
"30500,0"
]
)
]
)
stc 0
tg (WTG
uid 99,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "33000,-500,36000,500"
st "ena_out"
blo "33000,300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 101,0
lang 5
decl (Decl
n "ena_out"
t "reg"
eolc "// when a block is ready"
o 6
suid 14,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,27975,57500,28775"
st "reg                           ena_out; // when a block is ready
"
)
)
*21 (PortIoOut
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "30500,625,32000,1375"
)
(Line
uid 112,0
sl 0
ro 270
xt "30000,1000,30500,1000"
pts [
"30000,1000"
"30500,1000"
]
)
]
)
stc 0
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "33000,500,38100,1500"
st "Image_Done"
blo "33000,1300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 115,0
lang 5
decl (Decl
n "Image_Done"
t "reg"
eolc "//State indicator (Output)"
o 7
suid 15,0
)
declText (MLText
uid 116,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,28775,60000,29575"
st "reg                           Image_Done; //State indicator (Output)
"
)
)
*23 (PortIoIn
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "23000,-375,24500,375"
)
(Line
uid 126,0
sl 0
ro 270
xt "24500,0,25000,0"
pts [
"24500,0"
"25000,0"
]
)
]
)
stc 0
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "17200,-500,22000,500"
st "Block_Done"
ju 2
blo "22000,300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 129,0
lang 5
decl (Decl
n "Block_Done"
t "wire"
eolc "// when block is done"
o 8
suid 16,0
)
declText (MLText
uid 130,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,29575,57500,30375"
st "wire                          Block_Done; // when block is done
"
)
)
*25 (PortIoOut
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "30500,1625,32000,2375"
)
(Line
uid 140,0
sl 0
ro 270
xt "30000,2000,30500,2000"
pts [
"30000,2000"
"30500,2000"
]
)
]
)
stc 0
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
)
xt "33000,1500,35900,2500"
st "params"
blo "33000,2300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 143,0
lang 5
decl (Decl
n "params"
t "reg"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
o 9
suid 17,0
)
declText (MLText
uid 144,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,30375,61000,31175"
st "reg [(10*9)-1:0]              params; //[9:0]//9 params size of 9 bits
"
)
)
*27 (PortIoOut
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "30500,2625,32000,3375"
)
(Line
uid 154,0
sl 0
ro 270
xt "30000,3000,30500,3000"
pts [
"30000,3000"
"30500,3000"
]
)
]
)
stc 0
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "33000,2500,36300,3500"
st "Im_block"
blo "33000,3300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 157,0
lang 5
decl (Decl
n "Im_block"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 10
suid 18,0
)
declText (MLText
uid 158,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,31175,89000,31975"
st "reg [(Data_Depth*72*72)-1:0]  Im_block; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH
"
)
)
*29 (PortIoOut
uid 165,0
shape (CompositeShape
uid 166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 167,0
sl 0
ro 270
xt "30500,3625,32000,4375"
)
(Line
uid 168,0
sl 0
ro 270
xt "30000,4000,30500,4000"
pts [
"30000,4000"
"30500,4000"
]
)
]
)
stc 0
tg (WTG
uid 169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "33000,3500,36200,4500"
st "W_block"
blo "33000,4300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 171,0
lang 5
decl (Decl
n "W_block"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
o 11
suid 19,0
)
declText (MLText
uid 172,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24000,31975,88500,32775"
st "reg [(Data_Depth*72*72)-1:0]  W_block; //[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH
"
)
)
*31 (HdlText
uid 179,0
optionalChildren [
*32 (EmbeddedText
uid 185,0
commentText (CommentText
uid 186,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 187,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,1000,33000,6000"
)
text (MLText
uid 188,0
va (VaSet
isHidden 1
)
xt "15200,1200,30000,5200"
st "
always @(posedge  clk) begin: reg_proc
  if (rst) begin
    registers[0] <=0;
  end
  if (ena_in) begin
    registers[Address] <= data_in;
    if (Address == 4) 
      M2 <= data_in*data_in;
    if (Address == 2) 
      N2 <= data_in*data_in;
  end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 180,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,1000,10000,7000"
)
ttg (MlTextGroup
uid 181,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 182,0
va (VaSet
font "Arial,8,1"
)
xt "6650,3000,10350,4000"
st "reg_proc"
blo "6650,3800"
tm "HdlTextNameMgr"
)
*34 (Text
uid 183,0
va (VaSet
font "Arial,8,1"
)
xt "6650,4000,7450,5000"
st "1"
blo "6650,4800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 184,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,5250,8750,6750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*35 (HdlText
uid 253,0
optionalChildren [
*36 (EmbeddedText
uid 259,0
commentText (CommentText
uid 260,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 261,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "34000,-1000,52000,4000"
)
text (MLText
uid 262,0
va (VaSet
isHidden 1
)
xt "34200,-800,49900,3200"
st "
always @(posedge  clk) begin: block_filler
  if (rst) begin
    ena_out<=0;
    block_i <= 0;
    pixel_i <=0;
    param_i <= 0;
    state <= 0;
    Image_Done <= 0;
    StartBit <= 0;
  end
  else begin
    if (StartBit && Block_Done) begin //start_bit == 1 and block_done
        ena_out<=0;
        case (state)
          0: begin//Im_block
            if(pixel_i >= M2) begin//if pixel index >= M^2 finished Im_block
              pixel_i <=0;
              state <= 1;
            end
            else begin
              Im_block[(pixel_i+1)*Data_Depth-1 -: Data_Depth]<= registers[pixel_i + 10 + block_i*M2][Data_Depth-1:0];
              pixel_i <= pixel_i + 1;           
            end
          end// case 0
          
          1: begin//W_block
            if(pixel_i >= M2) begin//if pixel index >= M^2 finished Im_block
                pixel_i <=0;
                state <= 2;
            end
            else begin
                W_block[(pixel_i+1)*Data_Depth-1 -: Data_Depth]<= registers[pixel_i + 10 + N2 + block_i*M2][Data_Depth-1:0];
                pixel_i <= pixel_i + 1;           
            end
          end// case 1
          
          default: begin// state = 2                     
            if(param_i >= 7) begin// block filler finished
                Image_Done <= 0;
                param_i <=0;
                state <= 0;             
                ena_out <= 1;
                block_i <= block_i + 1;             
                if (block_i+1 >= (N2)/(M2)) begin // end of image
                  Image_Done <= 1;
                  block_i <= 0;
                end
            end
            else begin
              case (param_i)
                0:   
                  params[9:0] <= registers[1]; //WhitePixel 7:0
                1:begin
                    params[29:10] <= M2; //M^2  19:0
                    params[39:30] <= registers[4];// M
                   end
                2:   
                  params[49:40] <= registers[5]; //EdgeThreshold 7:0
                3:   
                  params[59:50] <= registers[6]; //Amin 6:0
                4:   
                  params[69:60] <= registers[7]; //Amax 6:0
                5:   
                  params[79:70] <= registers[8]; //Bmin 5:0
                default: // pixel_i = 7
                  params[89:80] <= registers[9]; //Bmax 5:0
              endcase
              param_i <= param_i + 1;
            end// else end
          end
        endcase 
      end
      else  begin// !(StartBit && Block_Done), if we can't start update the StartBit
          StartBit <= registers[0][0];
      end
    end
end

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 254,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,-1000,29000,10000"
)
ttg (MlTextGroup
uid 255,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 256,0
va (VaSet
font "Arial,8,1"
)
xt "25100,3500,29900,4500"
st "block_filler"
blo "25100,4300"
tm "HdlTextNameMgr"
)
*38 (Text
uid 257,0
va (VaSet
font "Arial,8,1"
)
xt "25100,4500,25900,5500"
st "2"
blo "25100,5300"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,8250,27750,9750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*39 (CommentText
uid 383,0
shape (Rectangle
uid 384,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-9000,29000,-3000"
)
text (MLText
uid 385,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-8800,28200,-3600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 15:52:59 12/15/2020
from - C:\\Users\\amitnag\\Desktop\\Lab1\\Lab1_lib\\hdl\\Control_And_Registers.v

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*40 (Grouping
uid 386,0
optionalChildren [
*41 (CommentText
uid 388,0
shape (Rectangle
uid 389,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,24000,112000,25000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 390,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,24000,105400,25000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 391,0
shape (Rectangle
uid 392,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "112000,20000,116000,21000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 393,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "112200,20000,115200,21000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 394,0
shape (Rectangle
uid 395,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,22000,112000,23000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 396,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,22000,105200,23000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 397,0
shape (Rectangle
uid 398,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,22000,95000,23000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 399,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,22000,93300,23000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 400,0
shape (Rectangle
uid 401,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "112000,21000,132000,25000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 402,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "112200,21200,121400,22200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 403,0
shape (Rectangle
uid 404,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "116000,20000,132000,21000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 405,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "116200,20000,118200,21000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 406,0
shape (Rectangle
uid 407,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,20000,112000,22000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 408,0
va (VaSet
fg "32768,0,0"
)
xt "98150,20500,104850,21500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 409,0
shape (Rectangle
uid 410,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,23000,95000,24000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 411,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,23000,93300,24000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 412,0
shape (Rectangle
uid 413,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,24000,95000,25000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 414,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "91200,24000,93900,25000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 415,0
shape (Rectangle
uid 416,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "95000,23000,112000,24000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 417,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "95200,23000,104200,24000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 387,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,20000,132000,25000"
)
oxt "14000,66000,55000,71000"
)
*51 (Wire
uid 33,0
optionalChildren [
*52 (BdJunction
uid 418,0
ps "OnConnectorStrategy"
shape (Circle
uid 419,0
va (VaSet
vasetType 1
)
xt "600,14600,1400,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 34,0
va (VaSet
vasetType 3
)
xt "-2000,9000,26000,15000"
pts [
"-2000,15000"
"20000,15000"
"20000,9000"
"26000,9000"
]
)
start &9
end &35
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 37,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38,0
va (VaSet
isHidden 1
)
xt "24000,8000,25300,9000"
st "clk"
blo "24000,8800"
tm "WireNameMgr"
)
)
on &10
)
*53 (Wire
uid 47,0
optionalChildren [
*54 (BdJunction
uid 420,0
ps "OnConnectorStrategy"
shape (Circle
uid 421,0
va (VaSet
vasetType 1
)
xt "-400,13600,400,14400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 48,0
va (VaSet
vasetType 3
)
xt "-2000,8000,26000,14000"
pts [
"-2000,14000"
"19000,14000"
"19000,8000"
"26000,8000"
]
)
start &11
end &35
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 51,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
isHidden 1
)
xt "24000,7000,25300,8000"
st "rst"
blo "24000,7800"
tm "WireNameMgr"
)
)
on &12
)
*55 (Wire
uid 61,0
shape (OrthoPolyLine
uid 62,0
va (VaSet
vasetType 3
)
xt "6000,2000,7000,2000"
pts [
"6000,2000"
"7000,2000"
]
)
start &13
end &31
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 65,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
isHidden 1
)
xt "5000,1000,7600,2000"
st "ena_in"
blo "5000,1800"
tm "WireNameMgr"
)
)
on &14
)
*56 (Wire
uid 75,0
shape (OrthoPolyLine
uid 76,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,3000,7000,3000"
pts [
"6000,3000"
"7000,3000"
]
)
start &15
end &31
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 79,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
isHidden 1
)
xt "0,2000,3200,3000"
st "Address"
blo "0,2800"
tm "WireNameMgr"
)
)
on &16
)
*57 (Wire
uid 89,0
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,4000,7000,4000"
pts [
"6000,4000"
"7000,4000"
]
)
start &17
end &31
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
isHidden 1
)
xt "2000,3000,4800,4000"
st "data_in"
blo "2000,3800"
tm "WireNameMgr"
)
)
on &18
)
*58 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "25000,0,26000,0"
pts [
"25000,0"
"26000,0"
]
)
start &23
end &35
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
isHidden 1
)
xt "23000,-1000,27800,0"
st "Block_Done"
blo "23000,-200"
tm "WireNameMgr"
)
)
on &24
)
*59 (Wire
uid 197,0
shape (OrthoPolyLine
uid 198,0
va (VaSet
vasetType 3
)
xt "1000,6000,7000,15000"
pts [
"1000,15000"
"1000,6000"
"7000,6000"
]
)
start &52
end &31
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "5000,5000,6300,6000"
st "clk"
blo "5000,5800"
tm "WireNameMgr"
)
)
on &10
)
*60 (Wire
uid 221,0
shape (OrthoPolyLine
uid 222,0
va (VaSet
vasetType 3
)
xt "0,5000,7000,14000"
pts [
"0,14000"
"0,5000"
"7000,5000"
]
)
start &54
end &31
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
isHidden 1
)
xt "5000,4000,6300,5000"
st "rst"
blo "5000,4800"
tm "WireNameMgr"
)
)
on &12
)
*61 (Wire
uid 229,0
shape (OrthoPolyLine
uid 230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,5000,26000,6000"
pts [
"10000,5000"
"17000,5000"
"17000,6000"
"26000,6000"
]
)
start &31
end &35
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
isHidden 1
)
xt "11000,4000,12500,5000"
st "M2"
blo "11000,4800"
tm "WireNameMgr"
)
)
on &2
)
*62 (Wire
uid 237,0
shape (OrthoPolyLine
uid 238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,6000,26000,7000"
pts [
"10000,6000"
"16000,6000"
"16000,7000"
"26000,7000"
]
)
start &31
end &35
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "11000,5000,12400,6000"
st "N2"
blo "11000,5800"
tm "WireNameMgr"
)
)
on &3
)
*63 (Wire
uid 245,0
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,2000,12000,2000"
pts [
"10000,2000"
"12000,2000"
]
)
start &31
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "13000,1000,16500,2000"
st "registers"
blo "13000,1800"
tm "WireNameMgr"
)
)
on &1
)
*64 (Wire
uid 303,0
shape (OrthoPolyLine
uid 304,0
va (VaSet
vasetType 3
)
xt "29000,8000,31000,8000"
pts [
"29000,8000"
"31000,8000"
]
)
start &35
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
)
xt "32000,7000,34900,8000"
st "StartBit"
blo "32000,7800"
tm "WireNameMgr"
)
)
on &8
)
*65 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,6000,31000,6000"
pts [
"29000,6000"
"31000,6000"
]
)
start &35
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
va (VaSet
isHidden 1
)
xt "32000,5000,34700,6000"
st "block_i"
blo "32000,5800"
tm "WireNameMgr"
)
)
on &4
)
*66 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,7000,31000,7000"
pts [
"29000,7000"
"31000,7000"
]
)
start &35
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
isHidden 1
)
xt "32000,6000,35100,7000"
st "param_i"
blo "32000,6800"
tm "WireNameMgr"
)
)
on &6
)
*67 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,9000,31000,9000"
pts [
"29000,9000"
"31000,9000"
]
)
start &35
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
isHidden 1
)
xt "32000,8000,34500,9000"
st "pixel_i"
blo "32000,8800"
tm "WireNameMgr"
)
)
on &5
)
*68 (Wire
uid 335,0
shape (OrthoPolyLine
uid 336,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,5000,31000,5000"
pts [
"29000,5000"
"31000,5000"
]
)
start &35
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "32000,4000,34000,5000"
st "state"
blo "32000,4800"
tm "WireNameMgr"
)
)
on &7
)
*69 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,3000,30000,3000"
pts [
"29000,3000"
"30000,3000"
]
)
start &35
end &27
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
)
xt "23000,2000,26300,3000"
st "Im_block"
blo "23000,2800"
tm "WireNameMgr"
)
)
on &28
)
*70 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "29000,1000,30000,1000"
pts [
"29000,1000"
"30000,1000"
]
)
start &35
end &21
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
isHidden 1
)
xt "27000,0,32100,1000"
st "Image_Done"
blo "27000,800"
tm "WireNameMgr"
)
)
on &22
)
*71 (Wire
uid 359,0
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,4000,30000,4000"
pts [
"29000,4000"
"30000,4000"
]
)
start &35
end &29
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
isHidden 1
)
xt "23000,3000,26200,4000"
st "W_block"
blo "23000,3800"
tm "WireNameMgr"
)
)
on &30
)
*72 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
)
xt "29000,0,30000,0"
pts [
"29000,0"
"30000,0"
]
)
start &35
end &19
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
va (VaSet
isHidden 1
)
xt "28000,-1000,31000,0"
st "ena_out"
blo "28000,-200"
tm "WireNameMgr"
)
)
on &20
)
*73 (Wire
uid 375,0
shape (OrthoPolyLine
uid 376,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,2000,30000,2000"
pts [
"29000,2000"
"30000,2000"
]
)
start &35
end &25
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 382,0
va (VaSet
isHidden 1
)
xt "25000,1000,27900,2000"
st "params"
blo "25000,1800"
tm "WireNameMgr"
)
)
on &26
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *74 (PackageList
uid 466,0
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 467,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,20375,26400,21375"
st "Package List"
blo "21000,21175"
)
*76 (MLText
uid 468,0
va (VaSet
isHidden 1
)
xt "21000,21375,31900,24375"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 469,0
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 470,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "1000,20375,9100,21375"
st "Compiler Directives"
blo "1000,21175"
)
*78 (Text
uid 471,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "1000,21375,10600,22375"
st "Pre-module directives:"
blo "1000,22175"
)
*79 (MLText
uid 472,0
va (VaSet
isHidden 1
)
xt "1000,21375,8500,23375"
st "`resetall
`timescale 1ns/10ps
"
tm "BdCompilerDirectivesTextMgr"
)
*80 (Text
uid 473,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "1000,21375,11100,22375"
st "Post-module directives:"
blo "1000,22175"
)
*81 (MLText
uid 474,0
va (VaSet
isHidden 1
)
xt "1000,21375,19500,30375"
st "// Internal Declarations




// ### Please start your Verilog code here ### 
//-------------------------------------------------------
//-------------------registers -----------------------
//-------------------------------------------------------
"
tm "BdCompilerDirectivesTextMgr"
)
*82 (Text
uid 475,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "1000,21375,10900,22375"
st "End-module directives:"
blo "1000,22175"
)
*83 (MLText
uid 476,0
va (VaSet
isHidden 1
)
xt "1000,21375,1000,21375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-6300,-1000,132000,25000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 476,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*85 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*89 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*94 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,3100,-100"
st "g0: [7:0]"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*102 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*104 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,20375,27400,21375"
st "Declarations"
blo "22000,21175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,21375,24700,22375"
st "Ports:"
blo "22000,22175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,32775,25800,33775"
st "Pre User:"
blo "22000,33575"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,20375,22000,20375"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,33775,29100,34775"
st "Diagram Signals:"
blo "22000,34575"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "22000,45175,26700,46175"
st "Post User:"
blo "22000,45975"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,20375,22000,20375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 19,0
usingSuid 1
emptyRow *105 (LEmptyRow
)
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*113 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*114 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*115 (SignedColHdr
tm "BlockDiagramSignedColHdrMgr"
)
*116 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*117 (DelayColHdr
tm "BlockDiagramDelayColHdrMgr"
)
*118 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*119 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*120 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "registers"
t "reg"
b "[Amba_Word-1:0]"
o 12
suid 1,0
ub "[2**Amba_Addr_Depth-1:0]"
)
)
uid 422,0
)
*121 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "M2"
t "reg"
b "[19:0]"
o 13
suid 2,0
)
)
uid 424,0
)
*122 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "N2"
t "reg"
b "[19:0]"
o 14
suid 3,0
)
)
uid 426,0
)
*123 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "block_i"
t "reg"
b "[18:0]"
prec "//-------------------------------------------------------

//-------------------------------------------------------
//----------------------Block Logic ---------------------
//-------------------------------------------------------"
eolc "// max 720*720, number of pixels"
preAdd 0
o 15
suid 4,0
)
)
uid 428,0
)
*124 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "pixel_i"
t "reg"
b "[12:0]"
eolc "// max pixels in block is 72*72 = 5184"
o 16
suid 5,0
)
)
uid 430,0
)
*125 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "param_i"
t "reg"
b "[2:0]"
eolc "// we have 7 params"
o 17
suid 6,0
)
)
uid 432,0
)
*126 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "state"
t "reg"
b "[1:0]"
eolc "// 0 - Im_block, 1 - W_block , 2 - params"
o 18
suid 7,0
)
)
uid 434,0
)
*127 (LeafLogPort
port (LogicalPort
lang 5
m 4
decl (Decl
n "StartBit"
t "reg"
eolc "// saves registers[0][0]"
o 19
suid 8,0
)
)
uid 436,0
)
*128 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
prec "// Port Declarations"
eolc "// system clock"
preAdd 0
o 1
suid 9,0
)
)
uid 438,0
)
*129 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "rst"
t "wire"
eolc "//  Reset active low"
o 2
suid 10,0
)
)
uid 440,0
)
*130 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "ena_in"
t "wire"
eolc "//  Reset active low"
posAdd 0
o 3
suid 11,0
)
)
uid 442,0
)
*131 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "Address"
t "wire"
b "[Amba_Addr_Depth-1:0]"
prec "// Port Declarations"
eolc "// APB Address Bus"
preAdd 0
o 4
suid 12,0
)
)
uid 444,0
)
*132 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "data_in"
t "wire"
b "[Amba_Word-1:0]"
eolc "// APB Read Data Bus"
o 5
suid 13,0
)
)
uid 446,0
)
*133 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "ena_out"
t "reg"
eolc "// when a block is ready"
preAdd 0
posAdd 0
o 6
suid 14,0
)
)
uid 448,0
)
*134 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Image_Done"
t "reg"
eolc "//State indicator (Output)"
posAdd 0
o 7
suid 15,0
)
)
uid 450,0
)
*135 (LeafLogPort
port (LogicalPort
lang 5
decl (Decl
n "Block_Done"
t "wire"
eolc "// when block is done"
posAdd 0
o 8
suid 16,0
)
)
uid 452,0
)
*136 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "params"
t "reg"
b "[(10*9)-1:0]"
eolc "//[9:0]//9 params size of 9 bits"
posAdd 0
o 9
suid 17,0
)
)
uid 454,0
)
*137 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "Im_block"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 10
suid 18,0
)
)
uid 456,0
)
*138 (LeafLogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "W_block"
t "reg"
b "[(Data_Depth*72*72)-1:0]"
eolc "//[(72*72)-1:0],  // Max size of block is 72*72 pixels and size of pixel is DATA_DEPTH"
preAdd 0
posAdd 0
o 11
suid 19,0
)
)
uid 458,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*139 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *140 (MRCItem
litem &105
pos 3
dimension 20
)
optionalChildren [
*141 (MRCItem
litem &106
pos 0
dimension 20
)
*142 (MRCItem
litem &107
pos 1
dimension 23
)
*143 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
)
*144 (MRCItem
litem &120
pos 11
dimension 20
uid 423,0
)
*145 (MRCItem
litem &121
pos 12
dimension 20
uid 425,0
)
*146 (MRCItem
litem &122
pos 13
dimension 20
uid 427,0
)
*147 (MRCItem
litem &123
pos 14
dimension 20
uid 429,0
)
*148 (MRCItem
litem &124
pos 15
dimension 20
uid 431,0
)
*149 (MRCItem
litem &125
pos 16
dimension 20
uid 433,0
)
*150 (MRCItem
litem &126
pos 17
dimension 20
uid 435,0
)
*151 (MRCItem
litem &127
pos 18
dimension 20
uid 437,0
)
*152 (MRCItem
litem &128
pos 0
dimension 20
uid 439,0
)
*153 (MRCItem
litem &129
pos 1
dimension 20
uid 441,0
)
*154 (MRCItem
litem &130
pos 2
dimension 20
uid 443,0
)
*155 (MRCItem
litem &131
pos 3
dimension 20
uid 445,0
)
*156 (MRCItem
litem &132
pos 4
dimension 20
uid 447,0
)
*157 (MRCItem
litem &133
pos 6
dimension 20
uid 449,0
)
*158 (MRCItem
litem &134
pos 7
dimension 20
uid 451,0
)
*159 (MRCItem
litem &135
pos 5
dimension 20
uid 453,0
)
*160 (MRCItem
litem &136
pos 10
dimension 20
uid 455,0
)
*161 (MRCItem
litem &137
pos 8
dimension 20
uid 457,0
)
*162 (MRCItem
litem &138
pos 9
dimension 20
uid 459,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*163 (MRCItem
litem &109
pos 0
dimension 20
)
*164 (MRCItem
litem &111
pos 1
dimension 50
)
*165 (MRCItem
litem &112
pos 2
dimension 100
)
*166 (MRCItem
litem &113
pos 3
dimension 50
)
*167 (MRCItem
litem &114
pos 4
dimension 100
)
*168 (MRCItem
litem &115
pos 5
dimension 60
)
*169 (MRCItem
litem &116
pos 6
dimension 100
)
*170 (MRCItem
litem &117
pos 7
dimension 50
)
*171 (MRCItem
litem &118
pos 8
dimension 50
)
*172 (MRCItem
litem &119
pos 9
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *173 (LEmptyRow
)
optionalChildren [
*174 (RefLabelRowHdr
)
*175 (TitleRowHdr
)
*176 (FilterRowHdr
)
*177 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*178 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*179 (GroupColHdr
tm "GroupColHdrMgr"
)
*180 (NameColHdr
tm "GenericNameColHdrMgr"
)
*181 (InitColHdr
tm "GenericValueColHdrMgr"
)
*182 (EolColHdr
tm "GenericEolColHdrMgr"
)
*183 (LogGeneric
generic (GiElement
name "Amba_Addr_Depth"
value "20"
pr "// synopsys template"
apr 0
)
uid 461,0
)
*184 (LogGeneric
generic (GiElement
name "Amba_Word"
value "16"
)
uid 463,0
)
*185 (LogGeneric
generic (GiElement
name "Data_Depth"
value "8"
po "//Bit depth of the pixel; Range - 8,16"
apo 0
e "//Bit depth of the pixel; Range - 8,16"
)
uid 465,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*186 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *187 (MRCItem
litem &173
pos 3
dimension 20
)
optionalChildren [
*188 (MRCItem
litem &174
pos 0
dimension 20
)
*189 (MRCItem
litem &175
pos 1
dimension 23
)
*190 (MRCItem
litem &176
pos 2
hidden 1
dimension 20
)
*191 (MRCItem
litem &183
pos 0
dimension 20
uid 460,0
)
*192 (MRCItem
litem &184
pos 1
dimension 20
uid 462,0
)
*193 (MRCItem
litem &185
pos 2
dimension 20
uid 464,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
optionalChildren [
*194 (MRCItem
litem &177
pos 0
dimension 20
)
*195 (MRCItem
litem &179
pos 1
dimension 50
)
*196 (MRCItem
litem &180
pos 2
dimension 100
)
*197 (MRCItem
litem &181
pos 3
dimension 50
)
*198 (MRCItem
litem &182
pos 4
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
)
