// Seed: 1192703513
module module_0 ();
  wire id_2, id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  assign id_3 = 1;
  supply1 id_4;
  assign id_4 = 1;
  supply0 id_5 = id_0 > id_4;
  supply0 id_6 = 1'b0;
  module_0();
  assign id_3 = 1'b0;
  always @(posedge 1 or posedge 1) begin
    id_3 <= #(1'b0) 1;
  end
endmodule
