{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602679388125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602679388134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 14 20:43:08 2020 " "Processing started: Wed Oct 14 20:43:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602679388134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679388134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR8 -c LFSR8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR8 -c LFSR8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679388134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602679389838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602679389838 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RanGen.v(8) " "Verilog HDL information at RanGen.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "RanGen.v" "" { Text "E:/Quartus/ex06/LFSR8/RanGen.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602679401070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangen.v 1 1 " "Found 1 design units, including 1 entities, in source file rangen.v" { { "Info" "ISGN_ENTITY_NAME" "1 RanGen " "Found entity 1: RanGen" {  } { { "RanGen.v" "" { Text "E:/Quartus/ex06/LFSR8/RanGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602679401072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1 " "Found entity 1: clock_1" {  } { { "clock_1.v" "" { Text "E:/Quartus/ex06/LFSR8/clock_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602679401080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex15.v 1 1 " "Found 1 design units, including 1 entities, in source file hex15.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex15 " "Found entity 1: hex15" {  } { { "hex15.v" "" { Text "E:/Quartus/ex06/LFSR8/hex15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602679401087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lfsr8.v(19) " "Verilog HDL Declaration information at lfsr8.v(19): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "lfsr8.v" "" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602679401168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 lfsr8.v(20) " "Verilog HDL Declaration information at lfsr8.v(20): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "lfsr8.v" "" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602679401169 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr8.v 1 1 " "Using design file lfsr8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8 " "Found entity 1: LFSR8" {  } { { "lfsr8.v" "" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602679401170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602679401170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR8 " "Elaborating entity \"LFSR8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602679401171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1 clock_1:myclk " "Elaborating entity \"clock_1\" for hierarchy \"clock_1:myclk\"" {  } { { "lfsr8.v" "myclk" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602679401174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RanGen RanGen:rg " "Elaborating entity \"RanGen\" for hierarchy \"RanGen:rg\"" {  } { { "lfsr8.v" "rg" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602679401176 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$random RanGen.v(18) " "Verilog HDL Unsupported Feature error at RanGen.v(18): system function \"\$random\" is not supported for synthesis" {  } { { "RanGen.v" "" { Text "E:/Quartus/ex06/LFSR8/RanGen.v" 18 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1602679401177 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RanGen:rg " "Can't elaborate user hierarchy \"RanGen:rg\"" {  } { { "lfsr8.v" "rg" { Text "E:/Quartus/ex06/LFSR8/lfsr8.v" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602679401177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/ex06/LFSR8/LFSR8.map.smsg " "Generated suppressed messages file E:/Quartus/ex06/LFSR8/LFSR8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401197 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602679401228 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 14 20:43:21 2020 " "Processing ended: Wed Oct 14 20:43:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602679401228 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602679401228 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602679401228 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401228 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602679401831 ""}
