C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/ram_16x4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/ram_16x4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram_16x4
-- Compiling architecture ram_mif of ram_16x4
-- Compiling architecture ram_modelsim of ram_16x4
-- Loading entity ram_16x4

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/registrador_n.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/registrador_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity registrador_n
-- Compiling architecture comportamental of registrador_n

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_timeout_escrita.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_timeout_escrita.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria_tb_perdeu_timeout_escrita
-- Compiling architecture tb of jogo_desafio_memoria_tb_perdeu_timeout_escrita

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_163.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_163.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity contador_163
-- Compiling architecture comportamental of contador_163

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_m_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_m_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity contador_m_tb
-- Compiling architecture tb of contador_m_tb

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria_tb_perdeu
-- Compiling architecture tb of jogo_desafio_memoria_tb_perdeu

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/comparador_85.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/comparador_85.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparador_85
-- Compiling architecture dataflow of comparador_85

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_m.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/contador_m.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity contador_m
-- Compiling architecture comportamental of contador_m

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/unidade_controle.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/unidade_controle.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity unidade_controle
-- Compiling architecture fsm of unidade_controle

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_ganhou.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_ganhou.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria_tb_ganhou
-- Compiling architecture tb of jogo_desafio_memoria_tb_ganhou

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_timeout.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_timeout.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria_tb_perdeu_timeout
-- Compiling architecture tb of jogo_desafio_memoria_tb_perdeu_timeout

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria
-- Compiling architecture estrutural of jogo_desafio_memoria

} {} {}} {C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/hexa7seg _modificado.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/hexa7seg _modificado.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity hexa7seg_modificado
-- Compiling architecture comportamental of hexa7seg_modificado

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_continua.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/jogo_desafio_memoria_tb_perdeu_continua.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jogo_desafio_memoria_tb_perdeu_continua
-- Compiling architecture tb of jogo_desafio_memoria_tb_perdeu_continua

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/hexa7seg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/hexa7seg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity hexa7seg
-- Compiling architecture comportamental of hexa7seg

} {} {}} C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/edge_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Desktop/Labdig/Projeto/Labdig-1/Semana1/S1_modelsim/edge_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity edge_detector
-- Compiling architecture rtl of edge_detector

} {} {}}
