# High-Speed Transceiver Logic \(HSTL\)

HSTL is a general-purpose, high-speed bus standard \(EIA/JESD8-6\) with a signaling range between 0V and 1.5V, and signals can either be single-ended or differential. This standard is used in memory bus interfaces with data switching capabilities of up to 1.267 GHz.

Following are the HSTL operational modes supported:

-   HSTL15I—HSTL Class I-standard with VDDI \(nominal\) = 1.5V
-   HSTL15II—HSTL Class II-standard with VDDI \(nominal\) = 1.5V
-   HSTL135I—HSTL Class I-standard with VDDI \(nominal\) = 1.35V
-   HSTL135II—HSTL Class II-standard with VDDI \(nominal\) = 1.35V
-   HSTL12I—HSTL Class I-standard with VDDI \(nominal\) = 1.2V
-   HSTL12I—HSTL Class II-standard with VDDI \(nominal\) = 1.2V

For more information about signal levels for the various HSTL I/O standards, see<br /> [Table   1](GUID-B4434174-E143-4711-BDD8-A67451768D1C.md#ID-00001D8D). Also, see<br /> [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

**Important:** HSTL135 and HSTL12 are not part of the JEDEC specification. They are, scaled from HSTL15. For more information about HSTL signal levels, see respective [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).

**Parent topic:**[I/O Standard Descriptions](GUID-07F30430-9CF8-4A1E-8C90-A8B9D9B8986F.md)

