###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18117   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12404   # Number of read row buffer hits
num_read_cmds                  =        18117   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5725   # Number of ACT commands
num_pre_cmds                   =         5713   # Number of PRE commands
num_ondemand_pres              =         1435   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2826281   # Cyles of rank active rank.0
rank_active_cycles.1           =      2227476   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7173719   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7772524   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16471   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          206   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           34   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           20   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           13   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1330   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5610   # Read request latency (cycles)
read_latency[40-59]            =         4305   # Read request latency (cycles)
read_latency[60-79]            =         1907   # Read request latency (cycles)
read_latency[80-99]            =          754   # Read request latency (cycles)
read_latency[100-119]          =          646   # Read request latency (cycles)
read_latency[120-139]          =          489   # Read request latency (cycles)
read_latency[140-159]          =          347   # Read request latency (cycles)
read_latency[160-179]          =          285   # Read request latency (cycles)
read_latency[180-199]          =          271   # Read request latency (cycles)
read_latency[200-]             =         3503   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.30477e+07   # Read energy
act_energy                     =  1.56636e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44339e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73081e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   1.7636e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.38995e+09   # Active standby energy rank.1
average_read_latency           =      151.405   # Average read request latency (cycles)
average_interarrival           =      551.947   # Average request interarrival latency (cycles)
total_energy                   =  1.11211e+10   # Total energy (pJ)
average_power                  =      1112.11   # Average power (mW)
average_bandwidth              =     0.154598   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15825   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11389   # Number of read row buffer hits
num_read_cmds                  =        15825   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4446   # Number of ACT commands
num_pre_cmds                   =         4433   # Number of PRE commands
num_ondemand_pres              =          107   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2350849   # Cyles of rank active rank.0
rank_active_cycles.1           =      2383637   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7649151   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7616363   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14163   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          248   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1274   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6206   # Read request latency (cycles)
read_latency[40-59]            =         4651   # Read request latency (cycles)
read_latency[60-79]            =         1289   # Read request latency (cycles)
read_latency[80-99]            =          594   # Read request latency (cycles)
read_latency[100-119]          =          443   # Read request latency (cycles)
read_latency[120-139]          =          320   # Read request latency (cycles)
read_latency[140-159]          =          260   # Read request latency (cycles)
read_latency[160-179]          =          219   # Read request latency (cycles)
read_latency[180-199]          =          219   # Read request latency (cycles)
read_latency[200-]             =         1624   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.38064e+07   # Read energy
act_energy                     =  1.21643e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67159e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65585e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.46693e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.48739e+09   # Active standby energy rank.1
average_read_latency           =      86.5921   # Average read request latency (cycles)
average_interarrival           =      631.887   # Average request interarrival latency (cycles)
total_energy                   =  1.10624e+10   # Total energy (pJ)
average_power                  =      1106.24   # Average power (mW)
average_bandwidth              =      0.13504   # Average bandwidth
