<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4208" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4208{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4208{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4208{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4208{left:69px;bottom:615px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_4208{left:69px;bottom:598px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t6_4208{left:69px;bottom:581px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_4208{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_4208{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t9_4208{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ta_4208{left:327px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#tb_4208{left:160px;bottom:1063px;letter-spacing:-0.14px;}
#tc_4208{left:379px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_4208{left:680px;bottom:1063px;letter-spacing:-0.16px;}
#te_4208{left:75px;bottom:1039px;letter-spacing:-0.11px;}
#tf_4208{left:75px;bottom:1022px;letter-spacing:-0.11px;}
#tg_4208{left:293px;bottom:1039px;letter-spacing:-0.11px;}
#th_4208{left:293px;bottom:1022px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_4208{left:572px;bottom:1039px;letter-spacing:-0.11px;}
#tj_4208{left:572px;bottom:1022px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#tk_4208{left:572px;bottom:1005px;letter-spacing:-0.11px;}
#tl_4208{left:75px;bottom:981px;letter-spacing:-0.12px;}
#tm_4208{left:75px;bottom:964px;letter-spacing:-0.1px;}
#tn_4208{left:293px;bottom:981px;letter-spacing:-0.11px;}
#to_4208{left:293px;bottom:959px;letter-spacing:-0.11px;}
#tp_4208{left:572px;bottom:981px;letter-spacing:-0.11px;}
#tq_4208{left:572px;bottom:964px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#tr_4208{left:572px;bottom:947px;letter-spacing:-0.12px;}
#ts_4208{left:75px;bottom:923px;letter-spacing:-0.12px;}
#tt_4208{left:293px;bottom:923px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tu_4208{left:293px;bottom:906px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tv_4208{left:572px;bottom:923px;letter-spacing:-0.11px;}
#tw_4208{left:572px;bottom:906px;letter-spacing:-0.11px;}
#tx_4208{left:572px;bottom:889px;letter-spacing:-0.11px;}
#ty_4208{left:572px;bottom:872px;letter-spacing:-0.11px;}
#tz_4208{left:75px;bottom:848px;letter-spacing:-0.12px;}
#t10_4208{left:75px;bottom:831px;letter-spacing:-0.12px;}
#t11_4208{left:216px;bottom:838px;}
#t12_4208{left:293px;bottom:848px;letter-spacing:-0.11px;}
#t13_4208{left:572px;bottom:848px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#t14_4208{left:572px;bottom:831px;letter-spacing:-0.11px;}
#t15_4208{left:75px;bottom:807px;letter-spacing:-0.15px;}
#t16_4208{left:293px;bottom:807px;letter-spacing:-0.11px;}
#t17_4208{left:75px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4208{left:75px;bottom:765px;letter-spacing:-0.12px;}
#t19_4208{left:293px;bottom:782px;letter-spacing:-0.11px;}
#t1a_4208{left:75px;bottom:741px;letter-spacing:-0.14px;}
#t1b_4208{left:293px;bottom:741px;letter-spacing:-0.12px;}
#t1c_4208{left:75px;bottom:716px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_4208{left:293px;bottom:716px;letter-spacing:-0.11px;}
#t1e_4208{left:71px;bottom:691px;letter-spacing:-0.15px;}
#t1f_4208{left:69px;bottom:670px;letter-spacing:-0.17px;word-spacing:-0.31px;}
#t1g_4208{left:821px;bottom:677px;}
#t1h_4208{left:836px;bottom:670px;letter-spacing:-0.1px;}
#t1i_4208{left:84px;bottom:653px;letter-spacing:-0.17px;word-spacing:0.05px;}

.s1_4208{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4208{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4208{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4208{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4208{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4208{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4208{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4208{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4208" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4208Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4208" style="-webkit-user-select: none;"><object width="935" height="1210" data="4208/4208.svg" type="image/svg+xml" id="pdf4208" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4208" class="t s1_4208">33-46 </span><span id="t2_4208" class="t s1_4208">Vol. 3C </span>
<span id="t3_4208" class="t s2_4208">INTEL® PROCESSOR TRACE </span>
<span id="t4_4208" class="t s3_4208">On a canonical fault due to sequentially fetching an instruction in non-canonical space (as opposed to jumping to </span>
<span id="t5_4208" class="t s3_4208">non-canonical space), the IP of the fault (and thus the payload of the FUP) will be a non-canonical address. This is </span>
<span id="t6_4208" class="t s3_4208">consistent with what is pushed on the stack for such faulting cases. </span>
<span id="t7_4208" class="t s3_4208">If there are post-commit task switch faults, the IP value of the FUP will be the original IP when the task switch </span>
<span id="t8_4208" class="t s3_4208">started. This is the same value as would be seen in the LBR_FROM field. But it is a different value as is saved on the </span>
<span id="t9_4208" class="t s3_4208">stack or VMCS. </span>
<span id="ta_4208" class="t s4_4208">Table 33-23. FUP Cases and IP Payload </span>
<span id="tb_4208" class="t s5_4208">Event </span><span id="tc_4208" class="t s5_4208">Flow Update IP </span><span id="td_4208" class="t s5_4208">Comment </span>
<span id="te_4208" class="t s6_4208">External Interrupt, NMI/SMI, Traps, </span>
<span id="tf_4208" class="t s6_4208">Machine Check (trap-like), INIT/SIPI </span>
<span id="tg_4208" class="t s6_4208">Address of next instruction (Next IP) that </span>
<span id="th_4208" class="t s6_4208">would have been executed </span>
<span id="ti_4208" class="t s6_4208">Functionally, this matches the LBR FROM field </span>
<span id="tj_4208" class="t s6_4208">value and also the EIP value which is saved onto </span>
<span id="tk_4208" class="t s6_4208">the stack. </span>
<span id="tl_4208" class="t s6_4208">Exceptions/Faults, Machine check </span>
<span id="tm_4208" class="t s6_4208">(fault-like) </span>
<span id="tn_4208" class="t s6_4208">Address of the instruction which took the </span>
<span id="to_4208" class="t s6_4208">exception/fault (Current IP) </span>
<span id="tp_4208" class="t s6_4208">This matches the similar functionality of LBR </span>
<span id="tq_4208" class="t s6_4208">FROM field value and also the EIP value which is </span>
<span id="tr_4208" class="t s6_4208">saved onto the stack. </span>
<span id="ts_4208" class="t s6_4208">Software Interrupt </span><span id="tt_4208" class="t s6_4208">Address of the software interrupt instruction </span>
<span id="tu_4208" class="t s6_4208">(Current IP) </span>
<span id="tv_4208" class="t s6_4208">This matches the similar functionality of LBR </span>
<span id="tw_4208" class="t s6_4208">FROM field value, but does not match the EIP </span>
<span id="tx_4208" class="t s6_4208">value which is saved onto the stack (Next </span>
<span id="ty_4208" class="t s6_4208">Linear Instruction Pointer - NLIP). </span>
<span id="tz_4208" class="t s6_4208">EENTER, EEXIT, ERESUME, Enclave </span>
<span id="t10_4208" class="t s6_4208">Exiting Event (EEE), AEX </span>
<span id="t11_4208" class="t s7_4208">1 </span>
<span id="t12_4208" class="t s6_4208">Current IP of the instruction </span><span id="t13_4208" class="t s6_4208">This matches the LBR FROM field value and also </span>
<span id="t14_4208" class="t s6_4208">the EIP value which is saved onto the stack. </span>
<span id="t15_4208" class="t s6_4208">XACQUIRE </span><span id="t16_4208" class="t s6_4208">Address of the X* instruction </span>
<span id="t17_4208" class="t s6_4208">XRELEASE, XBEGIN, XEND, </span>
<span id="t18_4208" class="t s6_4208">XABORT, other transactional abort </span>
<span id="t19_4208" class="t s6_4208">Current IP </span>
<span id="t1a_4208" class="t s6_4208">#SMI </span><span id="t1b_4208" class="t s6_4208">IP that is saved into SMRAM </span>
<span id="t1c_4208" class="t s6_4208">WRMSR that clears TraceEn, PSB+ </span><span id="t1d_4208" class="t s6_4208">Current IP </span>
<span id="t1e_4208" class="t s2_4208">NOTES: </span>
<span id="t1f_4208" class="t s3_4208">1. Information on EENTER, EEXIT, ERESUME, EEE, Asynchronous Enclave eXit (AEX) can be found in the Intel </span>
<span id="t1g_4208" class="t s8_4208">® </span>
<span id="t1h_4208" class="t s3_4208">64 </span>
<span id="t1i_4208" class="t s3_4208">and IA-32 Architectures Software Developer’s Manual, Volume 3D. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
