{
  "module_name": "audioreach.h",
  "hash_id": "5daf697ab021403666196bc69496d5db6bbf03a75ea80defaf46f4b3fd474af3",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/qcom/qdsp6/audioreach.h",
  "human_readable_source": " \n\n#ifndef __AUDIOREACH_H__\n#define __AUDIOREACH_H__\n#include <linux/types.h>\n#include <linux/soc/qcom/apr.h>\n#include <sound/soc.h>\nstruct q6apm;\nstruct q6apm_graph;\n\n \n#define MODULE_ID_WR_SHARED_MEM_EP\t0x07001000\n#define MODULE_ID_RD_SHARED_MEM_EP\t0x07001001\n#define MODULE_ID_GAIN\t\t\t0x07001002\n#define MODULE_ID_PCM_CNV\t\t0x07001003\n#define MODULE_ID_PCM_ENC\t\t0x07001004\n#define MODULE_ID_PCM_DEC\t\t0x07001005\n#define MODULE_ID_PLACEHOLDER_ENCODER\t0x07001008\n#define MODULE_ID_PLACEHOLDER_DECODER\t0x07001009\n#define MODULE_ID_SAL\t\t\t0x07001010\n#define MODULE_ID_MFC\t\t\t0x07001015\n#define MODULE_ID_CODEC_DMA_SINK\t0x07001023\n#define MODULE_ID_CODEC_DMA_SOURCE\t0x07001024\n#define MODULE_ID_I2S_SINK\t\t0x0700100A\n#define MODULE_ID_I2S_SOURCE\t\t0x0700100B\n#define MODULE_ID_DATA_LOGGING\t\t0x0700101A\n#define MODULE_ID_AAC_DEC\t\t0x0700101F\n#define MODULE_ID_FLAC_DEC\t\t0x0700102F\n#define MODULE_ID_MP3_DECODE\t\t0x0700103B\n#define MODULE_ID_GAPLESS\t\t0x0700104D\n#define MODULE_ID_DISPLAY_PORT_SINK\t0x07001069\n\n#define APM_CMD_GET_SPF_STATE\t\t0x01001021\n#define APM_CMD_RSP_GET_SPF_STATE\t0x02001007\n\n#define APM_MODULE_INSTANCE_ID\t\t0x00000001\n#define PRM_MODULE_INSTANCE_ID\t\t0x00000002\n#define AMDB_MODULE_INSTANCE_ID\t\t0x00000003\n#define VCPM_MODULE_INSTANCE_ID\t\t0x00000004\n#define AR_MODULE_INSTANCE_ID_START\t0x00006000\n#define AR_MODULE_INSTANCE_ID_END\t0x00007000\n#define AR_MODULE_DYNAMIC_INSTANCE_ID_START\t0x00007000\n#define AR_MODULE_DYNAMIC_INSTANCE_ID_END\t0x00008000\n#define AR_CONT_INSTANCE_ID_START\t0x00005000\n#define AR_CONT_INSTANCE_ID_END\t\t0x00006000\n#define AR_SG_INSTANCE_ID_START\t\t0x00004000\n\n#define APM_CMD_GRAPH_OPEN\t\t\t0x01001000\n#define APM_CMD_GRAPH_PREPARE\t\t\t0x01001001\n#define APM_CMD_GRAPH_START\t\t\t0x01001002\n#define APM_CMD_GRAPH_STOP\t\t\t0x01001003\n#define APM_CMD_GRAPH_CLOSE\t\t\t0x01001004\n#define APM_CMD_GRAPH_FLUSH\t\t\t0x01001005\n#define APM_CMD_SET_CFG\t\t\t\t0x01001006\n#define APM_CMD_GET_CFG\t\t\t\t0x01001007\n#define APM_CMD_SHARED_MEM_MAP_REGIONS\t\t0x0100100C\n#define APM_CMD_SHARED_MEM_UNMAP_REGIONS\t0x0100100D\n#define APM_CMD_RSP_SHARED_MEM_MAP_REGIONS\t0x02001001\n#define APM_CMD_RSP_GET_CFG\t\t\t0x02001000\n#define APM_CMD_CLOSE_ALL\t\t\t0x01001013\n#define APM_CMD_REGISTER_SHARED_CFG\t\t0x0100100A\n\n#define APM_MEMORY_MAP_SHMEM8_4K_POOL\t\t3\n\nstruct apm_cmd_shared_mem_map_regions {\n\tuint16_t mem_pool_id;\n\tuint16_t num_regions;\n\tuint32_t property_flag;\n} __packed;\n\nstruct apm_shared_map_region_payload {\n\tuint32_t shm_addr_lsw;\n\tuint32_t shm_addr_msw;\n\tuint32_t mem_size_bytes;\n} __packed;\n\nstruct apm_cmd_shared_mem_unmap_regions {\n\tuint32_t mem_map_handle;\n} __packed;\n\nstruct apm_cmd_rsp_shared_mem_map_regions {\n\tuint32_t mem_map_handle;\n} __packed;\n\n \n#define APM_PARAM_ID_SUB_GRAPH_LIST\t\t0x08001005\n\n#define APM_PARAM_ID_MODULE_LIST\t\t0x08001002\n\nstruct apm_param_id_modules_list {\n\tuint32_t num_modules_list;\n} __packed;\n\n#define APM_PARAM_ID_MODULE_PROP\t\t0x08001003\n\nstruct apm_param_id_module_prop {\n\tuint32_t num_modules_prop_cfg;\n} __packed;\n\nstruct apm_module_prop_cfg {\n\tuint32_t instance_id;\n\tuint32_t num_props;\n} __packed;\n\n#define APM_PARAM_ID_MODULE_CONN\t\t0x08001004\n\nstruct apm_param_id_module_conn {\n\tuint32_t num_connections;\n} __packed;\n\nstruct apm_module_conn_obj {\n\tuint32_t src_mod_inst_id;\n\tuint32_t src_mod_op_port_id;\n\tuint32_t dst_mod_inst_id;\n\tuint32_t dst_mod_ip_port_id;\n} __packed;\n\n#define APM_PARAM_ID_GAIN\t\t\t0x08001006\n\nstruct param_id_gain_cfg {\n\tuint16_t gain;\n\tuint16_t reserved;\n} __packed;\n\n#define PARAM_ID_PCM_OUTPUT_FORMAT_CFG\t\t0x08001008\n\nstruct param_id_pcm_output_format_cfg {\n\tuint32_t data_format;\n\tuint32_t fmt_id;\n\tuint32_t payload_size;\n} __packed;\n\nstruct payload_pcm_output_format_cfg {\n\tuint16_t bit_width;\n\tuint16_t alignment;\n\tuint16_t bits_per_sample;\n\tuint16_t q_factor;\n\tuint16_t endianness;\n\tuint16_t interleaved;\n\tuint16_t reserved;\n\tuint16_t num_channels;\n\tuint8_t channel_mapping[];\n} __packed;\n\n#define PARAM_ID_ENC_BITRATE\t\t\t0x08001052\n\nstruct param_id_enc_bitrate_param {\n\tuint32_t bitrate;\n} __packed;\n\n#define DATA_FORMAT_FIXED_POINT\t\t1\n#define DATA_FORMAT_GENERIC_COMPRESSED\t5\n#define DATA_FORMAT_RAW_COMPRESSED\t6\n#define PCM_LSB_ALIGNED\t\t\t1\n#define PCM_MSB_ALIGNED\t\t\t2\n#define PCM_LITTLE_ENDIAN\t\t1\n#define PCM_BIT_ENDIAN\t\t\t2\n\n#define MEDIA_FMT_ID_PCM\t0x09001000\n#define MEDIA_FMT_ID_MP3\t0x09001009\n#define PCM_CHANNEL_L\t\t1\n#define PCM_CHANNEL_R\t\t2\n#define SAMPLE_RATE_48K\t\t48000\n#define BIT_WIDTH_16\t\t16\n\n#define APM_PARAM_ID_PROP_PORT_INFO\t\t0x08001015\n\nstruct apm_modules_prop_info {\n\tuint32_t max_ip_port;\n\tuint32_t max_op_port;\n} __packed;\n\n \n#define DATA_CMD_WR_SH_MEM_EP_DATA_BUFFER\t0x04001000\n#define WR_SH_MEM_EP_TIMESTAMP_VALID_FLAG\tBIT(31)\n#define WR_SH_MEM_EP_LAST_BUFFER_FLAG\t\tBIT(30)\n#define WR_SH_MEM_EP_TS_CONTINUE_FLAG\t\tBIT(29)\n#define WR_SH_MEM_EP_EOF_FLAG\t\t\tBIT(4)\n\nstruct apm_data_cmd_wr_sh_mem_ep_data_buffer {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t buf_size;\n\tuint32_t timestamp_lsw;\n\tuint32_t timestamp_msw;\n\tuint32_t flags;\n} __packed;\n\n#define DATA_CMD_WR_SH_MEM_EP_DATA_BUFFER_V2\t0x0400100A\n\nstruct apm_data_cmd_wr_sh_mem_ep_data_buffer_v2 {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t buf_size;\n\tuint32_t timestamp_lsw;\n\tuint32_t timestamp_msw;\n\tuint32_t flags;\n\tuint32_t md_addr_lsw;\n\tuint32_t md_addr_msw;\n\tuint32_t md_map_handle;\n\tuint32_t md_buf_size;\n} __packed;\n\n#define DATA_CMD_RSP_WR_SH_MEM_EP_DATA_BUFFER_DONE\t0x05001000\n\nstruct data_cmd_rsp_wr_sh_mem_ep_data_buffer_done {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t status;\n\n} __packed;\n\n#define DATA_CMD_RSP_WR_SH_MEM_EP_DATA_BUFFER_DONE_V2\t0x05001004\n\nstruct data_cmd_rsp_wr_sh_mem_ep_data_buffer_done_v2 {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t status;\n\tuint32_t md_buf_addr_lsw;\n\tuint32_t md_buf_addr_msw;\n\tuint32_t md_mem_map_handle;\n\tuint32_t md_status;\n} __packed;\n\n#define PARAM_ID_MEDIA_FORMAT\t\t\t\t0x0800100C\n#define DATA_CMD_WR_SH_MEM_EP_MEDIA_FORMAT\t\t0x04001001\n\nstruct apm_media_format {\n\tuint32_t data_format;\n\tuint32_t fmt_id;\n\tuint32_t payload_size;\n} __packed;\n\n#define MEDIA_FMT_ID_FLAC\t0x09001004\n\nstruct payload_media_fmt_flac_t {\n\tuint16_t num_channels;\n\tuint16_t sample_size;\n\tuint16_t min_blk_size;\n\tuint16_t max_blk_size;\n\tuint32_t sample_rate;\n\tuint32_t min_frame_size;\n\tuint32_t max_frame_size;\n} __packed;\n\n#define MEDIA_FMT_ID_AAC\t0x09001001\n\nstruct payload_media_fmt_aac_t {\n\tuint16_t aac_fmt_flag;\n\tuint16_t audio_obj_type;\n\tuint16_t num_channels;\n\tuint16_t total_size_of_PCE_bits;\n\tuint32_t sample_rate;\n} __packed;\n\n#define DATA_CMD_WR_SH_MEM_EP_EOS\t\t\t0x04001002\n#define WR_SH_MEM_EP_EOS_POLICY_LAST\t1\n#define WR_SH_MEM_EP_EOS_POLICY_EACH\t2\n\nstruct data_cmd_wr_sh_mem_ep_eos {\n\tuint32_t policy;\n\n} __packed;\n\n#define DATA_CMD_RD_SH_MEM_EP_DATA_BUFFER\t\t0x04001003\n\nstruct data_cmd_rd_sh_mem_ep_data_buffer {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t buf_size;\n} __packed;\n\n#define DATA_CMD_RSP_RD_SH_MEM_EP_DATA_BUFFER\t\t0x05001002\n\nstruct data_cmd_rsp_rd_sh_mem_ep_data_buffer_done {\n\tuint32_t status;\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t data_size;\n\tuint32_t offset;\n\tuint32_t timestamp_lsw;\n\tuint32_t timestamp_msw;\n\tuint32_t flags;\n\tuint32_t num_frames;\n} __packed;\n\n#define DATA_CMD_RD_SH_MEM_EP_DATA_BUFFER_V2\t\t0x0400100B\n\nstruct data_cmd_rd_sh_mem_ep_data_buffer_v2 {\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t buf_size;\n\tuint32_t md_buf_addr_lsw;\n\tuint32_t md_buf_addr_msw;\n\tuint32_t md_mem_map_handle;\n\tuint32_t md_buf_size;\n} __packed;\n\n#define DATA_CMD_RSP_RD_SH_MEM_EP_DATA_BUFFER_V2\t0x05001005\n\nstruct data_cmd_rsp_rd_sh_mem_ep_data_buffer_done_v2 {\n\tuint32_t status;\n\tuint32_t buf_addr_lsw;\n\tuint32_t buf_addr_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t data_size;\n\tuint32_t offset;\n\tuint32_t timestamp_lsw;\n\tuint32_t timestamp_msw;\n\tuint32_t flags;\n\tuint32_t num_frames;\n\tuint32_t md_status;\n\tuint32_t md_buf_addr_lsw;\n\tuint32_t md_buf_addr_msw;\n\tuint32_t md_mem_map_handle;\n\tuint32_t md_size;\n} __packed;\n\n#define PARAM_ID_RD_SH_MEM_CFG\t\t\t\t0x08001007\n\nstruct param_id_rd_sh_mem_cfg {\n\tuint32_t num_frames_per_buffer;\n\tuint32_t metadata_control_flags;\n\n} __packed;\n\n#define DATA_CMD_WR_SH_MEM_EP_EOS_RENDERED\t\t0x05001001\n\nstruct data_cmd_wr_sh_mem_ep_eos_rendered {\n\tuint32_t module_instance_id;\n\tuint32_t render_status;\n} __packed;\n\n#define MODULE_ID_WR_SHARED_MEM_EP\t\t\t0x07001000\n\nstruct apm_cmd_header {\n\tuint32_t payload_address_lsw;\n\tuint32_t payload_address_msw;\n\tuint32_t mem_map_handle;\n\tuint32_t payload_size;\n} __packed;\n\n#define APM_CMD_HDR_SIZE sizeof(struct apm_cmd_header)\n\nstruct apm_module_param_data  {\n\tuint32_t module_instance_id;\n\tuint32_t param_id;\n\tuint32_t param_size;\n\tuint32_t error_code;\n} __packed;\n\n#define APM_MODULE_PARAM_DATA_SIZE\tsizeof(struct apm_module_param_data)\n\nstruct apm_module_param_shared_data  {\n\tuint32_t param_id;\n\tuint32_t param_size;\n} __packed;\n\nstruct apm_prop_data {\n\tuint32_t prop_id;\n\tuint32_t prop_size;\n} __packed;\n\n \n#define APM_PARAM_ID_SUB_GRAPH_CONFIG\t0x08001001\n\nstruct apm_param_id_sub_graph_cfg {\n\tuint32_t num_sub_graphs;\n} __packed;\n\nstruct apm_sub_graph_cfg {\n\tuint32_t sub_graph_id;\n\tuint32_t num_sub_graph_prop;\n} __packed;\n\n#define APM_SUB_GRAPH_PROP_ID_PERF_MODE\t\t0x0800100E\n\nstruct apm_sg_prop_id_perf_mode {\n\tuint32_t perf_mode;\n} __packed;\n\n#define APM_SG_PROP_ID_PERF_MODE_SIZE\t4\n\n#define APM_SUB_GRAPH_PROP_ID_DIRECTION\t0x0800100F\n\nstruct apm_sg_prop_id_direction {\n\tuint32_t direction;\n} __packed;\n\n#define APM_SG_PROP_ID_DIR_SIZE\t\t4\n\n#define APM_SUB_GRAPH_PROP_ID_SCENARIO_ID\t0x08001010\n#define APM_SUB_GRAPH_SID_AUDIO_PLAYBACK\t0x1\n#define APM_SUB_GRAPH_SID_AUDIO_RECORD\t\t0x2\n#define APM_SUB_GRAPH_SID_AUDIO_VOICE_CALL\t0x3\n\nstruct apm_sg_prop_id_scenario_id {\n\tuint32_t scenario_id;\n} __packed;\n\n#define APM_SG_PROP_ID_SID_SIZE\t\t\t4\n \n#define APM_PARAM_ID_CONTAINER_CONFIG\t\t0x08001000\n\nstruct apm_param_id_container_cfg {\n\tuint32_t num_containers;\n} __packed;\n\nstruct apm_container_cfg {\n\tuint32_t container_id;\n\tuint32_t num_prop;\n} __packed;\n\nstruct apm_cont_capability  {\n\tuint32_t capability_id;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_CAPABILITY_LIST\t0x08001011\n#define APM_CONTAINER_PROP_ID_CAPABILITY_SIZE\t8\n\n#define APM_PROP_ID_INVALID\t\t\t0x0\n#define APM_CONTAINER_CAP_ID_PP\t\t\t0x1\n#define APM_CONTAINER_CAP_ID_PP\t\t\t0x1\n\nstruct apm_cont_prop_id_cap_list  {\n\tuint32_t num_capability_id;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_GRAPH_POS\t\t0x08001012\n\nstruct apm_cont_prop_id_graph_pos  {\n\tuint32_t graph_pos;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_STACK_SIZE\t0x08001013\n\nstruct apm_cont_prop_id_stack_size  {\n\tuint32_t stack_size;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_PROC_DOMAIN\t0x08001014\n\nstruct apm_cont_prop_id_domain  {\n\tuint32_t proc_domain;\n} __packed;\n\n#define CONFIG_I2S_WS_SRC_EXTERNAL\t\t0x0\n#define CONFIG_I2S_WS_SRC_INTERNAL\t\t0x1\n\n#define PARAM_ID_I2S_INTF_CFG\t\t\t0x08001019\nstruct param_id_i2s_intf_cfg {\n\tuint32_t lpaif_type;\n\tuint32_t intf_idx;\n\tuint16_t sd_line_idx;\n\tuint16_t ws_src;\n} __packed;\n\n#define I2S_INTF_TYPE_PRIMARY\t\t0\n#define I2S_INTF_TYPE_SECOINDARY\t1\n#define I2S_INTF_TYPE_TERTINARY\t\t2\n#define I2S_INTF_TYPE_QUATERNARY\t3\n#define I2S_INTF_TYPE_QUINARY\t\t4\n#define I2S_SD0\t\t\t\t1\n#define I2S_SD1\t\t\t\t2\n#define I2S_SD2\t\t\t\t3\n#define I2S_SD3\t\t\t\t4\n\n#define PORT_ID_I2S_INPUT\t\t2\n#define PORT_ID_I2S_OUPUT\t\t1\n#define I2S_STACK_SIZE\t\t\t2048\n\n#define PARAM_ID_DISPLAY_PORT_INTF_CFG\t\t0x08001154\n\nstruct param_id_display_port_intf_cfg {\n\tuint32_t channel_allocation;\n\t \n\tuint32_t mst_idx;\n\tuint32_t dptx_idx;\n} __packed;\n\n#define PARAM_ID_HW_EP_MF_CFG\t\t\t0x08001017\nstruct param_id_hw_ep_mf {\n\tuint32_t sample_rate;\n\tuint16_t bit_width;\n\tuint16_t num_channels;\n\tuint32_t data_format;\n} __packed;\n\n#define PARAM_ID_HW_EP_FRAME_SIZE_FACTOR\t0x08001018\n\nstruct param_id_fram_size_factor {\n\tuint32_t frame_size_factor;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_PARENT_CONTAINER_ID\t0x080010CB\n\nstruct apm_cont_prop_id_parent_container  {\n\tuint32_t parent_container_id;\n} __packed;\n\n#define APM_CONTAINER_PROP_ID_HEAP_ID\t\t\t0x08001174\n#define APM_CONT_HEAP_DEFAULT\t\t\t\t0x1\n#define APM_CONT_HEAP_LOW_POWER\t\t\t\t0x2\n\nstruct apm_cont_prop_id_headp_id  {\n\tuint32_t heap_id;\n} __packed;\n\nstruct apm_modules_list {\n\tuint32_t sub_graph_id;\n\tuint32_t container_id;\n\tuint32_t num_modules;\n} __packed;\n\nstruct apm_module_obj {\n\tuint32_t module_id;\n\tuint32_t instance_id;\n} __packed;\n\n#define APM_MODULE_PROP_ID_PORT_INFO\t\t0x08001015\n#define APM_MODULE_PROP_ID_PORT_INFO_SZ\t\t8\nstruct apm_module_prop_id_port_info {\n\tuint32_t max_ip_port;\n\tuint32_t max_op_port;\n} __packed;\n\n#define DATA_LOGGING_MAX_INPUT_PORTS\t\t0x1\n#define DATA_LOGGING_MAX_OUTPUT_PORTS\t\t0x1\n#define DATA_LOGGING_STACK_SIZE\t\t\t2048\n#define PARAM_ID_DATA_LOGGING_CONFIG\t\t0x08001031\n\nstruct data_logging_config {\n\tuint32_t log_code;\n\tuint32_t log_tap_point_id;\n\tuint32_t mode;\n} __packed;\n\n#define PARAM_ID_SAL_OUTPUT_CFG\t\t\t0x08001016\nstruct param_id_sal_output_config {\n\tuint32_t bits_per_sample;\n} __packed;\n\n#define PARAM_ID_SAL_LIMITER_ENABLE\t\t0x0800101E\nstruct param_id_sal_limiter_enable {\n\tuint32_t enable_lim;\n} __packed;\n\n#define PARAM_ID_MFC_OUTPUT_MEDIA_FORMAT\t0x08001024\n#define PARAM_ID_EARLY_EOS_DELAY\t\t0x0800114C\n#define EARLY_EOS_DELAY_MS\t\t\t150\n\nstruct param_id_mfc_media_format {\n\tuint32_t sample_rate;\n\tuint16_t bit_width;\n\tuint16_t num_channels;\n\tuint16_t channel_mapping[];\n} __packed;\n\nstruct param_id_gapless_early_eos_delay_t {\n\tuint32_t early_eos_delay_ms;\n} __packed;\n\nstruct media_format {\n\tuint32_t data_format;\n\tuint32_t fmt_id;\n\tuint32_t payload_size;\n} __packed;\n\nstruct payload_media_fmt_pcm {\n\tuint32_t sample_rate;\n\tuint16_t bit_width;\n\tuint16_t alignment;\n\tuint16_t bits_per_sample;\n\tuint16_t q_factor;\n\tuint16_t endianness;\n\tuint16_t num_channels;\n\tuint8_t channel_mapping[];\n} __packed;\n\n#define PARAM_ID_MODULE_ENABLE\t\t\t0x08001026\nstruct param_id_module_enable {\n\tuint32_t enable;\n} __packed;\n\n#define PARAM_ID_CODEC_DMA_INTF_CFG\t\t0x08001063\n\nstruct param_id_codec_dma_intf_cfg {\n\t \n\tuint32_t lpaif_type;\n\t \n\tuint32_t intf_index;\n\tuint32_t active_channels_mask;\n} __packed;\n\nstruct audio_hw_clk_cfg {\n\tuint32_t clock_id;\n\tuint32_t clock_freq;\n\tuint32_t clock_attri;\n\tuint32_t clock_root;\n} __packed;\n\nstruct audio_hw_clk_rel_cfg {\n\tuint32_t clock_id;\n} __packed;\n\n#define PARAM_ID_HW_EP_POWER_MODE_CFG\t0x8001176\n#define AR_HW_EP_POWER_MODE_0\t0  \n#define AR_HW_EP_POWER_MODE_1\t1  \n#define AR_HW_EP_POWER_MODE_2\t2  \n\nstruct param_id_hw_ep_power_mode_cfg {\n\tuint32_t power_mode;\n} __packed;\n\n#define PARAM_ID_HW_EP_DMA_DATA_ALIGN\t0x08001233\n#define AR_HW_EP_DMA_DATA_ALIGN_MSB\t0\n#define AR_HW_EP_DMA_DATA_ALIGN_LSB\t1\n#define AR_PCM_MAX_NUM_CHANNEL\t\t8\n\nstruct param_id_hw_ep_dma_data_align {\n\tuint32_t dma_data_align;\n} __packed;\n\n#define PARAM_ID_VOL_CTRL_MASTER_GAIN\t0x08001035\n#define VOL_CTRL_DEFAULT_GAIN\t\t0x2000\n\nstruct param_id_vol_ctrl_master_gain {\n\tuint16_t master_gain;\n\tuint16_t reserved;\n} __packed;\n\n\n#define PARAM_ID_REMOVE_INITIAL_SILENCE\t\t0x0800114B\n#define PARAM_ID_REMOVE_TRAILING_SILENCE\t0x0800115D\n\n#define PARAM_ID_REAL_MODULE_ID\t0x0800100B\n\nstruct param_id_placeholder_real_module_id {\n\tuint32_t real_module_id;\n} __packed;\n\n \nstruct audioreach_connection {\n\t \n\tuint32_t src_mod_inst_id;\n\tuint32_t src_mod_op_port_id;\n\tuint32_t dst_mod_inst_id;\n\tuint32_t dst_mod_ip_port_id;\n\tstruct list_head node;\n};\n\nstruct audioreach_graph_info {\n\tint id;\n\tuint32_t num_sub_graphs;\n\tstruct list_head sg_list;\n\t \n\tuint32_t src_mod_inst_id;\n\tuint32_t src_mod_op_port_id;\n\tuint32_t dst_mod_inst_id;\n\tuint32_t dst_mod_ip_port_id;\n};\n\nstruct audioreach_sub_graph {\n\tuint32_t sub_graph_id;\n\tuint32_t perf_mode;\n\tuint32_t direction;\n\tuint32_t scenario_id;\n\tstruct list_head node;\n\n\tstruct audioreach_graph_info *info;\n\tuint32_t num_containers;\n\tstruct list_head container_list;\n};\n\nstruct audioreach_container {\n\tuint32_t container_id;\n\tuint32_t capability_id;\n\tuint32_t graph_pos;\n\tuint32_t stack_size;\n\tuint32_t proc_domain;\n\tstruct list_head node;\n\n\tuint32_t num_modules;\n\tstruct list_head modules_list;\n\tstruct audioreach_sub_graph *sub_graph;\n};\n\n#define AR_MAX_MOD_LINKS\t8\n\nstruct audioreach_module {\n\tuint32_t module_id;\n\tuint32_t instance_id;\n\n\tuint32_t max_ip_port;\n\tuint32_t max_op_port;\n\n\tuint32_t in_port;\n\tuint32_t out_port;\n\n\tuint32_t num_connections;\n\t \n\tuint32_t src_mod_inst_id;\n\tuint32_t src_mod_op_port_id[AR_MAX_MOD_LINKS];\n\tuint32_t dst_mod_inst_id[AR_MAX_MOD_LINKS];\n\tuint32_t dst_mod_ip_port_id[AR_MAX_MOD_LINKS];\n\n\t \n\tuint32_t ch_fmt;\n\tuint32_t rate;\n\tuint32_t bit_depth;\n\n\t \n\tuint32_t hw_interface_idx;\n\tuint32_t sd_line_idx;\n\tuint32_t ws_src;\n\tuint32_t frame_size_factor;\n\tuint32_t data_format;\n\tuint32_t hw_interface_type;\n\n\t \n\tuint32_t interleave_type;\n\n\t \n\tuint16_t gain;\n\n\t \n\tuint32_t log_code;\n\tuint32_t log_tap_point_id;\n\tuint32_t log_mode;\n\n\t \n\tstruct list_head node;\n\tstruct audioreach_container *container;\n\tstruct snd_soc_dapm_widget *widget;\n};\n\nstruct audioreach_module_config {\n\tint\tdirection;\n\tu32\tsample_rate;\n\tu16\tbit_width;\n\tu16\tbits_per_sample;\n\n\tu16\tdata_format;\n\tu16\tnum_channels;\n\tu16\tactive_channels_mask;\n\tu16\tdp_idx;\n\tu32\tchannel_allocation;\n\tu32\tsd_line_mask;\n\tint\tfmt;\n\tstruct snd_codec codec;\n\tu8 channel_map[AR_PCM_MAX_NUM_CHANNEL];\n};\n\n \nvoid *audioreach_alloc_apm_cmd_pkt(int pkt_size, uint32_t opcode, uint32_t\n\t\t\t\t    token);\nvoid *audioreach_alloc_cmd_pkt(int payload_size, uint32_t opcode,\n\t\t\t       uint32_t token, uint32_t src_port,\n\t\t\t       uint32_t dest_port);\nvoid *audioreach_alloc_apm_pkt(int pkt_size, uint32_t opcode, uint32_t token,\n\t\t\t\tuint32_t src_port);\nvoid *audioreach_alloc_pkt(int payload_size, uint32_t opcode,\n\t\t\t   uint32_t token, uint32_t src_port,\n\t\t\t   uint32_t dest_port);\nvoid *audioreach_alloc_graph_pkt(struct q6apm *apm, struct audioreach_graph_info\n\t\t\t\t *info);\n \nint audioreach_tplg_init(struct snd_soc_component *component);\n\n \nvoid audioreach_graph_free_buf(struct q6apm_graph *graph);\nint audioreach_map_memory_regions(struct q6apm_graph *graph,\n\t\t\t\t  unsigned int dir, size_t period_sz,\n\t\t\t\t  unsigned int periods,\n\t\t\t\t  bool is_contiguous);\nint audioreach_send_cmd_sync(struct device *dev, gpr_device_t *gdev, struct gpr_ibasic_rsp_result_t *result,\n\t\t\t     struct mutex *cmd_lock, gpr_port_t *port, wait_queue_head_t *cmd_wait,\n\t\t\t     struct gpr_pkt *pkt, uint32_t rsp_opcode);\nint audioreach_graph_send_cmd_sync(struct q6apm_graph *graph, struct gpr_pkt *pkt,\n\t\t\t\t   uint32_t rsp_opcode);\nint audioreach_set_media_format(struct q6apm_graph *graph,\n\t\t\t\tstruct audioreach_module *module,\n\t\t\t\tstruct audioreach_module_config *cfg);\nint audioreach_shared_memory_send_eos(struct q6apm_graph *graph);\nint audioreach_gain_set_vol_ctrl(struct q6apm *apm,\n\t\t\t\t struct audioreach_module *module, int vol);\nint audioreach_send_u32_param(struct q6apm_graph *graph, struct audioreach_module *module,\n\t\t\t      uint32_t param_id, uint32_t param_val);\nint audioreach_compr_set_param(struct q6apm_graph *graph, struct audioreach_module_config *mcfg);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}