//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Sep 25 05:59:53 2012 (1348577993)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_20
.address_size 32

	.file	1 "C:/Users/cdm/AppData/Local/Temp/tmpxft_00001e18_00000000-8_bitcoinminercuda.cpp3.i"
	.file	2 "C:\\My Projects\\bitcoin\\3rdParty\\rpcminer-mod\\bin/bitcoinminercuda.cu"

.visible .entry cuda_process(
	.param .u32 cuda_process_param_0,
	.param .u32 cuda_process_param_1,
	.param .u32 cuda_process_param_2,
	.param .u32 cuda_process_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .s32 	%r<4126>;


	ld.param.u32 	%r51, [cuda_process_param_0];
	ld.param.u32 	%r49, [cuda_process_param_2];
	ld.param.u32 	%r52, [cuda_process_param_3];
	cvta.to.global.u32 	%r53, %r51;
	.loc 2 31 1
	mov.u32 	%r54, %ntid.x;
	mov.u32 	%r55, %ctaid.x;
	mov.u32 	%r56, %tid.x;
	mad.lo.s32 	%r57, %r54, %r55, %r56;
	.loc 2 32 1
	ldu.global.u32 	%r1, [%r53+44];
	shl.b32 	%r2, %r57, %r52;
	.loc 2 38 1
	ldu.global.u32 	%r3, [%r53+32];
	.loc 2 39 1
	ldu.global.u32 	%r4, [%r53+36];
	.loc 2 40 1
	ldu.global.u32 	%r5, [%r53+40];
	.loc 2 44 1
	ldu.global.u32 	%r6, [%r53];
	.loc 2 45 1
	ldu.global.u32 	%r7, [%r53+4];
	.loc 2 46 1
	ldu.global.u32 	%r8, [%r53+8];
	.loc 2 47 1
	ldu.global.u32 	%r9, [%r53+12];
	.loc 2 48 1
	ldu.global.u32 	%r10, [%r53+16];
	.loc 2 49 1
	ldu.global.u32 	%r11, [%r53+20];
	.loc 2 50 1
	ldu.global.u32 	%r12, [%r53+24];
	.loc 2 51 1
	ldu.global.u32 	%r13, [%r53+28];
	.loc 2 52 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 26;
	shr.b32 	%rhs, %r10, 6;
	add.u32 	%r58, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 21;
	shr.b32 	%rhs, %r10, 11;
	add.u32 	%r59, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r10, 7;
	shr.b32 	%rhs, %r10, 25;
	add.u32 	%r60, %lhs, %rhs;
	}
	xor.b32  	%r61, %r59, %r60;
	xor.b32  	%r62, %r61, %r58;
	xor.b32  	%r63, %r12, %r11;
	and.b32  	%r64, %r63, %r10;
	xor.b32  	%r65, %r64, %r12;
	add.s32 	%r66, %r3, %r13;
	add.s32 	%r67, %r66, %r62;
	add.s32 	%r68, %r67, %r65;
	add.s32 	%r14, %r68, 1116352408;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 30;
	shr.b32 	%rhs, %r6, 2;
	add.u32 	%r69, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 19;
	shr.b32 	%rhs, %r6, 13;
	add.u32 	%r70, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 10;
	shr.b32 	%rhs, %r6, 22;
	add.u32 	%r71, %lhs, %rhs;
	}
	xor.b32  	%r72, %r70, %r71;
	xor.b32  	%r73, %r72, %r69;
	and.b32  	%r74, %r7, %r6;
	or.b32  	%r75, %r7, %r6;
	and.b32  	%r76, %r8, %r75;
	or.b32  	%r77, %r76, %r74;
	add.s32 	%r15, %r14, %r9;
	add.s32 	%r78, %r73, %r77;
	add.s32 	%r16, %r78, %r14;
	.loc 2 53 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 26;
	shr.b32 	%rhs, %r15, 6;
	add.u32 	%r79, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 21;
	shr.b32 	%rhs, %r15, 11;
	add.u32 	%r80, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r15, 7;
	shr.b32 	%rhs, %r15, 25;
	add.u32 	%r81, %lhs, %rhs;
	}
	xor.b32  	%r82, %r80, %r81;
	xor.b32  	%r83, %r82, %r79;
	xor.b32  	%r84, %r11, %r10;
	and.b32  	%r85, %r15, %r84;
	xor.b32  	%r86, %r85, %r11;
	add.s32 	%r87, %r4, %r12;
	add.s32 	%r88, %r87, %r86;
	add.s32 	%r89, %r88, %r83;
	add.s32 	%r90, %r89, 1899447441;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 30;
	shr.b32 	%rhs, %r16, 2;
	add.u32 	%r91, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 19;
	shr.b32 	%rhs, %r16, 13;
	add.u32 	%r92, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r16, 10;
	shr.b32 	%rhs, %r16, 22;
	add.u32 	%r93, %lhs, %rhs;
	}
	xor.b32  	%r94, %r92, %r93;
	xor.b32  	%r95, %r94, %r91;
	and.b32  	%r96, %r16, %r6;
	or.b32  	%r97, %r16, %r6;
	and.b32  	%r98, %r97, %r7;
	or.b32  	%r99, %r98, %r96;
	add.s32 	%r17, %r90, %r8;
	add.s32 	%r100, %r95, %r99;
	add.s32 	%r18, %r100, %r90;
	.loc 2 54 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 26;
	shr.b32 	%rhs, %r17, 6;
	add.u32 	%r101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 21;
	shr.b32 	%rhs, %r17, 11;
	add.u32 	%r102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r17, 7;
	shr.b32 	%rhs, %r17, 25;
	add.u32 	%r103, %lhs, %rhs;
	}
	xor.b32  	%r104, %r102, %r103;
	xor.b32  	%r105, %r104, %r101;
	xor.b32  	%r106, %r15, %r10;
	and.b32  	%r107, %r17, %r106;
	xor.b32  	%r108, %r107, %r10;
	add.s32 	%r109, %r5, %r11;
	add.s32 	%r110, %r109, %r108;
	add.s32 	%r111, %r110, %r105;
	add.s32 	%r112, %r111, -1245643825;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18, 30;
	shr.b32 	%rhs, %r18, 2;
	add.u32 	%r113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18, 19;
	shr.b32 	%rhs, %r18, 13;
	add.u32 	%r114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r18, 10;
	shr.b32 	%rhs, %r18, 22;
	add.u32 	%r115, %lhs, %rhs;
	}
	xor.b32  	%r116, %r114, %r115;
	xor.b32  	%r117, %r116, %r113;
	and.b32  	%r118, %r18, %r16;
	or.b32  	%r119, %r18, %r16;
	and.b32  	%r120, %r119, %r6;
	or.b32  	%r121, %r120, %r118;
	add.s32 	%r19, %r112, %r7;
	add.s32 	%r122, %r117, %r121;
	add.s32 	%r20, %r122, %r112;
	.loc 2 61 1
	setp.eq.s32 	%p1, %r49, 0;
	mov.u32 	%r4125, 0;
	.loc 2 61 1
	@%p1 bra 	BB0_3;

	.loc 2 99 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 26;
	shr.b32 	%rhs, %r19, 6;
	add.u32 	%r126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 21;
	shr.b32 	%rhs, %r19, 11;
	add.u32 	%r127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r19, 7;
	shr.b32 	%rhs, %r19, 25;
	add.u32 	%r128, %lhs, %rhs;
	}
	xor.b32  	%r129, %r127, %r128;
	xor.b32  	%r130, %r129, %r126;
	xor.b32  	%r131, %r17, %r15;
	and.b32  	%r132, %r19, %r131;
	xor.b32  	%r133, %r132, %r15;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 30;
	shr.b32 	%rhs, %r20, 2;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 19;
	shr.b32 	%rhs, %r20, 13;
	add.u32 	%r135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r20, 10;
	shr.b32 	%rhs, %r20, 22;
	add.u32 	%r136, %lhs, %rhs;
	}
	xor.b32  	%r137, %r135, %r136;
	xor.b32  	%r138, %r137, %r134;
	or.b32  	%r139, %r20, %r18;
	and.b32  	%r140, %r139, %r16;
	and.b32  	%r141, %r20, %r18;
	or.b32  	%r142, %r140, %r141;
	.loc 2 112 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 25;
	shr.b32 	%rhs, %r4, 7;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 14;
	shr.b32 	%rhs, %r4, 18;
	add.u32 	%r144, %lhs, %rhs;
	}
	shr.u32 	%r145, %r4, 3;
	xor.b32  	%r146, %r144, %r145;
	xor.b32  	%r147, %r146, %r143;
	.loc 2 113 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 25;
	shr.b32 	%rhs, %r5, 7;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 14;
	shr.b32 	%rhs, %r5, 18;
	add.u32 	%r149, %lhs, %rhs;
	}
	shr.u32 	%r150, %r5, 3;
	xor.b32  	%r151, %r149, %r150;
	xor.b32  	%r152, %r151, %r148;
	.loc 2 61 1
	add.s32 	%r153, %r4, %r152;
	.loc 2 113 1
	add.s32 	%r22, %r153, 17825792;
	.loc 2 112 1
	add.s32 	%r21, %r147, %r3;
	.loc 2 114 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 15;
	shr.b32 	%rhs, %r21, 17;
	add.u32 	%r154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 13;
	shr.b32 	%rhs, %r21, 19;
	add.u32 	%r155, %lhs, %rhs;
	}
	shr.u32 	%r156, %r21, 10;
	xor.b32  	%r157, %r155, %r156;
	xor.b32  	%r158, %r157, %r154;
	add.s32 	%r23, %r158, %r5;
	.loc 2 115 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 15;
	shr.b32 	%rhs, %r22, 17;
	add.u32 	%r159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 13;
	shr.b32 	%rhs, %r22, 19;
	add.u32 	%r160, %lhs, %rhs;
	}
	shr.u32 	%r161, %r22, 10;
	xor.b32  	%r162, %r160, %r161;
	xor.b32  	%r163, %r162, %r159;
	.loc 2 127 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 25;
	shr.b32 	%rhs, %r21, 7;
	add.u32 	%r164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 14;
	shr.b32 	%rhs, %r21, 18;
	add.u32 	%r165, %lhs, %rhs;
	}
	shr.u32 	%r166, %r21, 3;
	xor.b32  	%r167, %r165, %r166;
	xor.b32  	%r168, %r167, %r164;
	.loc 2 128 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 25;
	shr.b32 	%rhs, %r22, 7;
	add.u32 	%r169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r22, 14;
	shr.b32 	%rhs, %r22, 18;
	add.u32 	%r170, %lhs, %rhs;
	}
	shr.u32 	%r171, %r22, 3;
	xor.b32  	%r172, %r170, %r171;
	xor.b32  	%r173, %r172, %r169;
	add.s32 	%r24, %r173, %r21;
	.loc 2 259 1
	add.s32 	%r25, %r1, %r2;
	.loc 2 61 1
	mad.lo.s32 	%r174, %r1, 3, %r21;
	mul.lo.s32 	%r175, %r2, 3;
	.loc 2 154 1
	mad.lo.s32 	%r176, %r163, 3, %r175;
	add.s32 	%r177, %r174, %r176;
	add.s32 	%r26, %r177, -1201088407;
	.loc 2 61 1
	add.s32 	%r178, %r3, %r163;
	add.s32 	%r179, %r178, %r147;
	.loc 2 259 1
	add.s32 	%r180, %r179, %r25;
	.loc 2 147 1
	add.s32 	%r27, %r180, 1179704586;
	.loc 2 61 1
	add.s32 	%r181, %r1, %r163;
	add.s32 	%r182, %r181, %r2;
	add.s32 	%r183, %r182, 285220864;
	shl.b32 	%r4122, %r183, 1;
	mad.lo.s32 	%r184, %r153, 6, %r168;
	mad.lo.s32 	%r185, %r182, 5, %r184;
	add.s32 	%r4121, %r185, 567417714;
	shl.b32 	%r186, %r182, 2;
	mad.lo.s32 	%r187, %r153, 3, %r186;
	add.s32 	%r4120, %r187, 1194360832;
	mad.lo.s32 	%r188, %r1, 3, %r153;
	.loc 2 154 1
	add.s32 	%r189, %r188, %r176;
	.loc 2 145 1
	add.s32 	%r31, %r189, 873488384;
	.loc 2 259 1
	add.s32 	%r190, %r163, %r25;
	.loc 2 131 1
	add.s32 	%r32, %r190, 285220864;
	.loc 2 61 1
	add.s32 	%r191, %r10, %r133;
	add.s32 	%r192, %r191, %r130;
	add.s32 	%r193, %r192, %r138;
	add.s32 	%r194, %r193, %r142;
	.loc 2 259 1
	add.s32 	%r195, %r194, %r25;
	.loc 2 103 1
	add.s32 	%r33, %r195, -373957723;
	.loc 2 259 1
	add.s32 	%r196, %r192, %r25;
	.loc 2 99 1
	add.s32 	%r34, %r196, -373957723;
	mov.u32 	%r4125, 0;
	mov.u32 	%r4124, %r4125;
	mov.u32 	%r4123, %r4125;

BB0_2:
	.pragma "nounroll";
	.loc 2 99 1
	add.s32 	%r197, %r34, %r4124;
	add.s32 	%r198, %r197, %r6;
	.loc 2 100 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 26;
	shr.b32 	%rhs, %r198, 6;
	add.u32 	%r199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 21;
	shr.b32 	%rhs, %r198, 11;
	add.u32 	%r200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r198, 7;
	shr.b32 	%rhs, %r198, 25;
	add.u32 	%r201, %lhs, %rhs;
	}
	xor.b32  	%r202, %r200, %r201;
	xor.b32  	%r203, %r202, %r199;
	xor.b32  	%r204, %r19, %r17;
	and.b32  	%r205, %r198, %r204;
	xor.b32  	%r206, %r205, %r17;
	add.s32 	%r208, %r15, %r206;
	add.s32 	%r209, %r208, %r203;
	add.s32 	%r210, %r209, -1185496485;
	add.s32 	%r211, %r33, %r4124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 30;
	shr.b32 	%rhs, %r211, 2;
	add.u32 	%r212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 19;
	shr.b32 	%rhs, %r211, 13;
	add.u32 	%r213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 10;
	shr.b32 	%rhs, %r211, 22;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r215, %r213, %r214;
	xor.b32  	%r216, %r215, %r212;
	and.b32  	%r217, %r211, %r20;
	or.b32  	%r218, %r211, %r20;
	and.b32  	%r219, %r218, %r18;
	or.b32  	%r220, %r219, %r217;
	.loc 2 52 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 19;
	shr.b32 	%rhs, %r6, 13;
	add.u32 	%r221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 10;
	shr.b32 	%rhs, %r6, 22;
	add.u32 	%r222, %lhs, %rhs;
	}
	xor.b32  	%r223, %r221, %r222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r6, 30;
	shr.b32 	%rhs, %r6, 2;
	add.u32 	%r224, %lhs, %rhs;
	}
	xor.b32  	%r225, %r223, %r224;
	add.s32 	%r230, %r225, %r77;
	add.s32 	%r231, %r230, %r14;
	.loc 2 100 1
	add.s32 	%r232, %r210, %r231;
	add.s32 	%r233, %r216, %r220;
	add.s32 	%r234, %r233, %r210;
	.loc 2 101 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 26;
	shr.b32 	%rhs, %r232, 6;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 21;
	shr.b32 	%rhs, %r232, 11;
	add.u32 	%r236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 7;
	shr.b32 	%rhs, %r232, 25;
	add.u32 	%r237, %lhs, %rhs;
	}
	xor.b32  	%r238, %r236, %r237;
	xor.b32  	%r239, %r238, %r235;
	xor.b32  	%r240, %r198, %r19;
	and.b32  	%r241, %r232, %r240;
	xor.b32  	%r242, %r241, %r19;
	add.s32 	%r243, %r17, %r242;
	add.s32 	%r244, %r243, %r239;
	add.s32 	%r245, %r244, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 30;
	shr.b32 	%rhs, %r234, 2;
	add.u32 	%r246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 19;
	shr.b32 	%rhs, %r234, 13;
	add.u32 	%r247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 10;
	shr.b32 	%rhs, %r234, 22;
	add.u32 	%r248, %lhs, %rhs;
	}
	xor.b32  	%r249, %r247, %r248;
	xor.b32  	%r250, %r249, %r246;
	and.b32  	%r251, %r234, %r211;
	or.b32  	%r252, %r234, %r211;
	and.b32  	%r253, %r252, %r20;
	or.b32  	%r254, %r253, %r251;
	add.s32 	%r255, %r245, %r18;
	add.s32 	%r256, %r250, %r254;
	add.s32 	%r257, %r256, %r245;
	.loc 2 102 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 26;
	shr.b32 	%rhs, %r255, 6;
	add.u32 	%r258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 21;
	shr.b32 	%rhs, %r255, 11;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r255, 7;
	shr.b32 	%rhs, %r255, 25;
	add.u32 	%r260, %lhs, %rhs;
	}
	xor.b32  	%r261, %r259, %r260;
	xor.b32  	%r262, %r261, %r258;
	xor.b32  	%r263, %r232, %r198;
	and.b32  	%r264, %r255, %r263;
	xor.b32  	%r265, %r264, %r198;
	add.s32 	%r266, %r19, %r265;
	add.s32 	%r267, %r266, %r262;
	add.s32 	%r268, %r267, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 30;
	shr.b32 	%rhs, %r257, 2;
	add.u32 	%r269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 19;
	shr.b32 	%rhs, %r257, 13;
	add.u32 	%r270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r257, 10;
	shr.b32 	%rhs, %r257, 22;
	add.u32 	%r271, %lhs, %rhs;
	}
	xor.b32  	%r272, %r270, %r271;
	xor.b32  	%r273, %r272, %r269;
	and.b32  	%r274, %r257, %r234;
	or.b32  	%r275, %r257, %r234;
	and.b32  	%r276, %r275, %r211;
	or.b32  	%r277, %r276, %r274;
	add.s32 	%r278, %r268, %r20;
	add.s32 	%r279, %r273, %r277;
	add.s32 	%r280, %r279, %r268;
	.loc 2 103 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 26;
	shr.b32 	%rhs, %r278, 6;
	add.u32 	%r281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 21;
	shr.b32 	%rhs, %r278, 11;
	add.u32 	%r282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 7;
	shr.b32 	%rhs, %r278, 25;
	add.u32 	%r283, %lhs, %rhs;
	}
	xor.b32  	%r284, %r282, %r283;
	xor.b32  	%r285, %r284, %r281;
	xor.b32  	%r286, %r255, %r232;
	and.b32  	%r287, %r278, %r286;
	xor.b32  	%r288, %r287, %r232;
	add.s32 	%r289, %r198, %r288;
	add.s32 	%r290, %r289, %r285;
	add.s32 	%r291, %r290, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 30;
	shr.b32 	%rhs, %r280, 2;
	add.u32 	%r292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 19;
	shr.b32 	%rhs, %r280, 13;
	add.u32 	%r293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 10;
	shr.b32 	%rhs, %r280, 22;
	add.u32 	%r294, %lhs, %rhs;
	}
	xor.b32  	%r295, %r293, %r294;
	xor.b32  	%r296, %r295, %r292;
	and.b32  	%r297, %r280, %r257;
	or.b32  	%r298, %r280, %r257;
	and.b32  	%r299, %r298, %r234;
	or.b32  	%r300, %r299, %r297;
	add.s32 	%r301, %r291, %r211;
	add.s32 	%r302, %r296, %r300;
	add.s32 	%r303, %r302, %r291;
	.loc 2 104 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 26;
	shr.b32 	%rhs, %r301, 6;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 21;
	shr.b32 	%rhs, %r301, 11;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 7;
	shr.b32 	%rhs, %r301, 25;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r307, %r305, %r306;
	xor.b32  	%r308, %r307, %r304;
	xor.b32  	%r309, %r278, %r255;
	and.b32  	%r310, %r301, %r309;
	xor.b32  	%r311, %r310, %r255;
	add.s32 	%r312, %r232, %r311;
	add.s32 	%r313, %r312, %r308;
	add.s32 	%r314, %r313, -670586216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 30;
	shr.b32 	%rhs, %r303, 2;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 19;
	shr.b32 	%rhs, %r303, 13;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 10;
	shr.b32 	%rhs, %r303, 22;
	add.u32 	%r317, %lhs, %rhs;
	}
	xor.b32  	%r318, %r316, %r317;
	xor.b32  	%r319, %r318, %r315;
	and.b32  	%r320, %r303, %r280;
	or.b32  	%r321, %r303, %r280;
	and.b32  	%r322, %r321, %r257;
	or.b32  	%r323, %r322, %r320;
	add.s32 	%r324, %r314, %r234;
	add.s32 	%r325, %r319, %r323;
	add.s32 	%r326, %r325, %r314;
	.loc 2 105 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 26;
	shr.b32 	%rhs, %r324, 6;
	add.u32 	%r327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 21;
	shr.b32 	%rhs, %r324, 11;
	add.u32 	%r328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r324, 7;
	shr.b32 	%rhs, %r324, 25;
	add.u32 	%r329, %lhs, %rhs;
	}
	xor.b32  	%r330, %r328, %r329;
	xor.b32  	%r331, %r330, %r327;
	xor.b32  	%r332, %r301, %r278;
	and.b32  	%r333, %r324, %r332;
	xor.b32  	%r334, %r333, %r278;
	add.s32 	%r335, %r255, %r334;
	add.s32 	%r336, %r335, %r331;
	add.s32 	%r337, %r336, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 30;
	shr.b32 	%rhs, %r326, 2;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 19;
	shr.b32 	%rhs, %r326, 13;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r326, 10;
	shr.b32 	%rhs, %r326, 22;
	add.u32 	%r340, %lhs, %rhs;
	}
	xor.b32  	%r341, %r339, %r340;
	xor.b32  	%r342, %r341, %r338;
	and.b32  	%r343, %r326, %r303;
	or.b32  	%r344, %r326, %r303;
	and.b32  	%r345, %r344, %r280;
	or.b32  	%r346, %r345, %r343;
	add.s32 	%r347, %r337, %r257;
	add.s32 	%r348, %r342, %r346;
	add.s32 	%r349, %r348, %r337;
	.loc 2 106 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 26;
	shr.b32 	%rhs, %r347, 6;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 21;
	shr.b32 	%rhs, %r347, 11;
	add.u32 	%r351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 7;
	shr.b32 	%rhs, %r347, 25;
	add.u32 	%r352, %lhs, %rhs;
	}
	xor.b32  	%r353, %r351, %r352;
	xor.b32  	%r354, %r353, %r350;
	xor.b32  	%r355, %r324, %r301;
	and.b32  	%r356, %r347, %r355;
	xor.b32  	%r357, %r356, %r301;
	add.s32 	%r358, %r278, %r357;
	add.s32 	%r359, %r358, %r354;
	add.s32 	%r360, %r359, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 30;
	shr.b32 	%rhs, %r349, 2;
	add.u32 	%r361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 19;
	shr.b32 	%rhs, %r349, 13;
	add.u32 	%r362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 10;
	shr.b32 	%rhs, %r349, 22;
	add.u32 	%r363, %lhs, %rhs;
	}
	xor.b32  	%r364, %r362, %r363;
	xor.b32  	%r365, %r364, %r361;
	and.b32  	%r366, %r349, %r326;
	or.b32  	%r367, %r349, %r326;
	and.b32  	%r368, %r367, %r303;
	or.b32  	%r369, %r368, %r366;
	add.s32 	%r370, %r360, %r280;
	add.s32 	%r371, %r365, %r369;
	add.s32 	%r372, %r371, %r360;
	.loc 2 107 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 26;
	shr.b32 	%rhs, %r370, 6;
	add.u32 	%r373, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 21;
	shr.b32 	%rhs, %r370, 11;
	add.u32 	%r374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r370, 7;
	shr.b32 	%rhs, %r370, 25;
	add.u32 	%r375, %lhs, %rhs;
	}
	xor.b32  	%r376, %r374, %r375;
	xor.b32  	%r377, %r376, %r373;
	xor.b32  	%r378, %r347, %r324;
	and.b32  	%r379, %r370, %r378;
	xor.b32  	%r380, %r379, %r324;
	add.s32 	%r381, %r301, %r380;
	add.s32 	%r382, %r381, %r377;
	add.s32 	%r383, %r382, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 30;
	shr.b32 	%rhs, %r372, 2;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 19;
	shr.b32 	%rhs, %r372, 13;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 10;
	shr.b32 	%rhs, %r372, 22;
	add.u32 	%r386, %lhs, %rhs;
	}
	xor.b32  	%r387, %r385, %r386;
	xor.b32  	%r388, %r387, %r384;
	and.b32  	%r389, %r372, %r349;
	or.b32  	%r390, %r372, %r349;
	and.b32  	%r391, %r390, %r326;
	or.b32  	%r392, %r391, %r389;
	add.s32 	%r393, %r383, %r303;
	add.s32 	%r394, %r388, %r392;
	add.s32 	%r395, %r394, %r383;
	.loc 2 108 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 26;
	shr.b32 	%rhs, %r393, 6;
	add.u32 	%r396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 21;
	shr.b32 	%rhs, %r393, 11;
	add.u32 	%r397, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r393, 7;
	shr.b32 	%rhs, %r393, 25;
	add.u32 	%r398, %lhs, %rhs;
	}
	xor.b32  	%r399, %r397, %r398;
	xor.b32  	%r400, %r399, %r396;
	xor.b32  	%r401, %r370, %r347;
	and.b32  	%r402, %r393, %r401;
	xor.b32  	%r403, %r402, %r347;
	add.s32 	%r404, %r324, %r403;
	add.s32 	%r405, %r404, %r400;
	add.s32 	%r406, %r405, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 30;
	shr.b32 	%rhs, %r395, 2;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 19;
	shr.b32 	%rhs, %r395, 13;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 10;
	shr.b32 	%rhs, %r395, 22;
	add.u32 	%r409, %lhs, %rhs;
	}
	xor.b32  	%r410, %r408, %r409;
	xor.b32  	%r411, %r410, %r407;
	and.b32  	%r412, %r395, %r372;
	or.b32  	%r413, %r395, %r372;
	and.b32  	%r414, %r413, %r349;
	or.b32  	%r415, %r414, %r412;
	add.s32 	%r416, %r406, %r326;
	add.s32 	%r417, %r411, %r415;
	add.s32 	%r418, %r417, %r406;
	.loc 2 109 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 26;
	shr.b32 	%rhs, %r416, 6;
	add.u32 	%r419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 21;
	shr.b32 	%rhs, %r416, 11;
	add.u32 	%r420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 7;
	shr.b32 	%rhs, %r416, 25;
	add.u32 	%r421, %lhs, %rhs;
	}
	xor.b32  	%r422, %r420, %r421;
	xor.b32  	%r423, %r422, %r419;
	xor.b32  	%r424, %r393, %r370;
	and.b32  	%r425, %r416, %r424;
	xor.b32  	%r426, %r425, %r370;
	add.s32 	%r427, %r347, %r426;
	add.s32 	%r428, %r427, %r423;
	add.s32 	%r429, %r428, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 30;
	shr.b32 	%rhs, %r418, 2;
	add.u32 	%r430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 19;
	shr.b32 	%rhs, %r418, 13;
	add.u32 	%r431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r418, 10;
	shr.b32 	%rhs, %r418, 22;
	add.u32 	%r432, %lhs, %rhs;
	}
	xor.b32  	%r433, %r431, %r432;
	xor.b32  	%r434, %r433, %r430;
	and.b32  	%r435, %r418, %r395;
	or.b32  	%r436, %r418, %r395;
	and.b32  	%r437, %r436, %r372;
	or.b32  	%r438, %r437, %r435;
	add.s32 	%r439, %r429, %r349;
	add.s32 	%r440, %r434, %r438;
	add.s32 	%r441, %r440, %r429;
	.loc 2 110 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 26;
	shr.b32 	%rhs, %r439, 6;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 21;
	shr.b32 	%rhs, %r439, 11;
	add.u32 	%r443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 7;
	shr.b32 	%rhs, %r439, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	xor.b32  	%r445, %r443, %r444;
	xor.b32  	%r446, %r445, %r442;
	xor.b32  	%r447, %r416, %r393;
	and.b32  	%r448, %r439, %r447;
	xor.b32  	%r449, %r448, %r393;
	add.s32 	%r450, %r370, %r449;
	add.s32 	%r451, %r450, %r446;
	add.s32 	%r452, %r451, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 30;
	shr.b32 	%rhs, %r441, 2;
	add.u32 	%r453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 19;
	shr.b32 	%rhs, %r441, 13;
	add.u32 	%r454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 10;
	shr.b32 	%rhs, %r441, 22;
	add.u32 	%r455, %lhs, %rhs;
	}
	xor.b32  	%r456, %r454, %r455;
	xor.b32  	%r457, %r456, %r453;
	and.b32  	%r458, %r441, %r418;
	or.b32  	%r459, %r441, %r418;
	and.b32  	%r460, %r459, %r395;
	or.b32  	%r461, %r460, %r458;
	add.s32 	%r462, %r452, %r372;
	add.s32 	%r463, %r457, %r461;
	add.s32 	%r464, %r463, %r452;
	.loc 2 111 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 26;
	shr.b32 	%rhs, %r462, 6;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 21;
	shr.b32 	%rhs, %r462, 11;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 7;
	shr.b32 	%rhs, %r462, 25;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r466, %r467;
	xor.b32  	%r469, %r468, %r465;
	xor.b32  	%r470, %r439, %r416;
	and.b32  	%r471, %r462, %r470;
	xor.b32  	%r472, %r471, %r416;
	add.s32 	%r473, %r393, %r472;
	add.s32 	%r474, %r473, %r469;
	add.s32 	%r475, %r474, -1046744076;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 30;
	shr.b32 	%rhs, %r464, 2;
	add.u32 	%r476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 19;
	shr.b32 	%rhs, %r464, 13;
	add.u32 	%r477, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 10;
	shr.b32 	%rhs, %r464, 22;
	add.u32 	%r478, %lhs, %rhs;
	}
	xor.b32  	%r479, %r477, %r478;
	xor.b32  	%r480, %r479, %r476;
	and.b32  	%r481, %r464, %r441;
	or.b32  	%r482, %r464, %r441;
	and.b32  	%r483, %r482, %r418;
	or.b32  	%r484, %r483, %r481;
	add.s32 	%r485, %r475, %r395;
	add.s32 	%r486, %r480, %r484;
	add.s32 	%r487, %r486, %r475;
	.loc 2 112 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 26;
	shr.b32 	%rhs, %r485, 6;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 21;
	shr.b32 	%rhs, %r485, 11;
	add.u32 	%r489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 7;
	shr.b32 	%rhs, %r485, 25;
	add.u32 	%r490, %lhs, %rhs;
	}
	xor.b32  	%r491, %r489, %r490;
	xor.b32  	%r492, %r491, %r488;
	xor.b32  	%r493, %r462, %r439;
	and.b32  	%r494, %r485, %r493;
	xor.b32  	%r495, %r494, %r439;
	add.s32 	%r496, %r21, %r416;
	add.s32 	%r497, %r496, %r495;
	add.s32 	%r498, %r497, %r492;
	add.s32 	%r499, %r498, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 30;
	shr.b32 	%rhs, %r487, 2;
	add.u32 	%r500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 19;
	shr.b32 	%rhs, %r487, 13;
	add.u32 	%r501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r487, 10;
	shr.b32 	%rhs, %r487, 22;
	add.u32 	%r502, %lhs, %rhs;
	}
	xor.b32  	%r503, %r501, %r502;
	xor.b32  	%r504, %r503, %r500;
	and.b32  	%r505, %r487, %r464;
	or.b32  	%r506, %r487, %r464;
	and.b32  	%r507, %r506, %r441;
	or.b32  	%r508, %r507, %r505;
	add.s32 	%r509, %r499, %r418;
	add.s32 	%r510, %r504, %r508;
	add.s32 	%r511, %r510, %r499;
	.loc 2 113 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 26;
	shr.b32 	%rhs, %r509, 6;
	add.u32 	%r512, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 21;
	shr.b32 	%rhs, %r509, 11;
	add.u32 	%r513, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r509, 7;
	shr.b32 	%rhs, %r509, 25;
	add.u32 	%r514, %lhs, %rhs;
	}
	xor.b32  	%r515, %r513, %r514;
	xor.b32  	%r516, %r515, %r512;
	xor.b32  	%r517, %r485, %r462;
	and.b32  	%r518, %r509, %r517;
	xor.b32  	%r519, %r518, %r462;
	add.s32 	%r520, %r22, %r439;
	add.s32 	%r521, %r520, %r519;
	add.s32 	%r522, %r521, %r516;
	add.s32 	%r523, %r522, -272742522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 30;
	shr.b32 	%rhs, %r511, 2;
	add.u32 	%r524, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 19;
	shr.b32 	%rhs, %r511, 13;
	add.u32 	%r525, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r511, 10;
	shr.b32 	%rhs, %r511, 22;
	add.u32 	%r526, %lhs, %rhs;
	}
	xor.b32  	%r527, %r525, %r526;
	xor.b32  	%r528, %r527, %r524;
	and.b32  	%r529, %r511, %r487;
	or.b32  	%r530, %r511, %r487;
	and.b32  	%r531, %r530, %r464;
	or.b32  	%r532, %r531, %r529;
	add.s32 	%r533, %r523, %r441;
	add.s32 	%r534, %r528, %r532;
	add.s32 	%r535, %r534, %r523;
	.loc 2 114 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 26;
	shr.b32 	%rhs, %r533, 6;
	add.u32 	%r536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 21;
	shr.b32 	%rhs, %r533, 11;
	add.u32 	%r537, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r533, 7;
	shr.b32 	%rhs, %r533, 25;
	add.u32 	%r538, %lhs, %rhs;
	}
	xor.b32  	%r539, %r537, %r538;
	xor.b32  	%r540, %r539, %r536;
	xor.b32  	%r541, %r509, %r485;
	and.b32  	%r542, %r533, %r541;
	xor.b32  	%r543, %r542, %r485;
	add.s32 	%r544, %r25, %r4124;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 25;
	shr.b32 	%rhs, %r544, 7;
	add.u32 	%r545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 14;
	shr.b32 	%rhs, %r544, 18;
	add.u32 	%r546, %lhs, %rhs;
	}
	shr.u32 	%r547, %r544, 3;
	xor.b32  	%r548, %r546, %r547;
	xor.b32  	%r549, %r548, %r545;
	add.s32 	%r550, %r23, %r549;
	add.s32 	%r551, %r550, %r462;
	add.s32 	%r552, %r551, %r543;
	add.s32 	%r553, %r552, %r540;
	add.s32 	%r554, %r553, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 30;
	shr.b32 	%rhs, %r535, 2;
	add.u32 	%r555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 19;
	shr.b32 	%rhs, %r535, 13;
	add.u32 	%r556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 10;
	shr.b32 	%rhs, %r535, 22;
	add.u32 	%r557, %lhs, %rhs;
	}
	xor.b32  	%r558, %r556, %r557;
	xor.b32  	%r559, %r558, %r555;
	and.b32  	%r560, %r535, %r511;
	or.b32  	%r561, %r535, %r511;
	and.b32  	%r562, %r561, %r487;
	or.b32  	%r563, %r562, %r560;
	add.s32 	%r564, %r554, %r464;
	add.s32 	%r565, %r559, %r563;
	add.s32 	%r566, %r565, %r554;
	.loc 2 115 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 26;
	shr.b32 	%rhs, %r564, 6;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 21;
	shr.b32 	%rhs, %r564, 11;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 7;
	shr.b32 	%rhs, %r564, 25;
	add.u32 	%r569, %lhs, %rhs;
	}
	xor.b32  	%r570, %r568, %r569;
	xor.b32  	%r571, %r570, %r567;
	xor.b32  	%r572, %r533, %r509;
	and.b32  	%r573, %r564, %r572;
	xor.b32  	%r574, %r573, %r509;
	add.s32 	%r575, %r32, %r4124;
	add.s32 	%r576, %r575, %r485;
	add.s32 	%r577, %r576, %r574;
	add.s32 	%r578, %r577, %r571;
	add.s32 	%r579, %r578, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 30;
	shr.b32 	%rhs, %r566, 2;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 19;
	shr.b32 	%rhs, %r566, 13;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 10;
	shr.b32 	%rhs, %r566, 22;
	add.u32 	%r582, %lhs, %rhs;
	}
	xor.b32  	%r583, %r581, %r582;
	xor.b32  	%r584, %r583, %r580;
	and.b32  	%r585, %r566, %r535;
	or.b32  	%r586, %r566, %r535;
	and.b32  	%r587, %r586, %r511;
	or.b32  	%r588, %r587, %r585;
	add.s32 	%r589, %r579, %r487;
	add.s32 	%r590, %r584, %r588;
	add.s32 	%r591, %r590, %r579;
	.loc 2 116 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 26;
	shr.b32 	%rhs, %r589, 6;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 21;
	shr.b32 	%rhs, %r589, 11;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 7;
	shr.b32 	%rhs, %r589, 25;
	add.u32 	%r594, %lhs, %rhs;
	}
	xor.b32  	%r595, %r593, %r594;
	xor.b32  	%r596, %r595, %r592;
	xor.b32  	%r597, %r564, %r533;
	and.b32  	%r598, %r589, %r597;
	xor.b32  	%r599, %r598, %r533;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 15;
	shr.b32 	%rhs, %r550, 17;
	add.u32 	%r600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 13;
	shr.b32 	%rhs, %r550, 19;
	add.u32 	%r601, %lhs, %rhs;
	}
	shr.u32 	%r602, %r550, 10;
	or.b32  	%r603, %r602, -2147483648;
	xor.b32  	%r604, %r603, %r600;
	xor.b32  	%r605, %r604, %r601;
	add.s32 	%r606, %r605, %r509;
	add.s32 	%r607, %r606, %r599;
	add.s32 	%r608, %r607, %r596;
	add.s32 	%r609, %r608, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 30;
	shr.b32 	%rhs, %r591, 2;
	add.u32 	%r610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 19;
	shr.b32 	%rhs, %r591, 13;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 10;
	shr.b32 	%rhs, %r591, 22;
	add.u32 	%r612, %lhs, %rhs;
	}
	xor.b32  	%r613, %r611, %r612;
	xor.b32  	%r614, %r613, %r610;
	and.b32  	%r615, %r591, %r566;
	or.b32  	%r616, %r591, %r566;
	and.b32  	%r617, %r616, %r535;
	or.b32  	%r618, %r617, %r615;
	add.s32 	%r619, %r609, %r511;
	add.s32 	%r620, %r614, %r618;
	add.s32 	%r621, %r620, %r609;
	.loc 2 117 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 26;
	shr.b32 	%rhs, %r619, 6;
	add.u32 	%r622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 21;
	shr.b32 	%rhs, %r619, 11;
	add.u32 	%r623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r619, 7;
	shr.b32 	%rhs, %r619, 25;
	add.u32 	%r624, %lhs, %rhs;
	}
	xor.b32  	%r625, %r623, %r624;
	xor.b32  	%r626, %r625, %r622;
	xor.b32  	%r627, %r589, %r564;
	and.b32  	%r628, %r619, %r627;
	xor.b32  	%r629, %r628, %r564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 15;
	shr.b32 	%rhs, %r575, 17;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 13;
	shr.b32 	%rhs, %r575, 19;
	add.u32 	%r631, %lhs, %rhs;
	}
	shr.u32 	%r632, %r575, 10;
	xor.b32  	%r633, %r631, %r632;
	xor.b32  	%r634, %r633, %r630;
	add.s32 	%r635, %r634, %r533;
	add.s32 	%r636, %r635, %r629;
	add.s32 	%r637, %r636, %r626;
	add.s32 	%r638, %r637, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 30;
	shr.b32 	%rhs, %r621, 2;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 19;
	shr.b32 	%rhs, %r621, 13;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r621, 10;
	shr.b32 	%rhs, %r621, 22;
	add.u32 	%r641, %lhs, %rhs;
	}
	xor.b32  	%r642, %r640, %r641;
	xor.b32  	%r643, %r642, %r639;
	and.b32  	%r644, %r621, %r591;
	or.b32  	%r645, %r621, %r591;
	and.b32  	%r646, %r645, %r566;
	or.b32  	%r647, %r646, %r644;
	add.s32 	%r648, %r638, %r535;
	add.s32 	%r649, %r643, %r647;
	add.s32 	%r650, %r649, %r638;
	.loc 2 118 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 26;
	shr.b32 	%rhs, %r648, 6;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 21;
	shr.b32 	%rhs, %r648, 11;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 7;
	shr.b32 	%rhs, %r648, 25;
	add.u32 	%r653, %lhs, %rhs;
	}
	xor.b32  	%r654, %r652, %r653;
	xor.b32  	%r655, %r654, %r651;
	xor.b32  	%r656, %r619, %r589;
	and.b32  	%r657, %r648, %r656;
	xor.b32  	%r658, %r657, %r589;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 15;
	shr.b32 	%rhs, %r605, 17;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 13;
	shr.b32 	%rhs, %r605, 19;
	add.u32 	%r660, %lhs, %rhs;
	}
	shr.u32 	%r661, %r605, 10;
	xor.b32  	%r662, %r660, %r661;
	xor.b32  	%r663, %r662, %r659;
	add.s32 	%r664, %r663, 640;
	add.s32 	%r665, %r663, %r564;
	add.s32 	%r666, %r665, %r658;
	add.s32 	%r667, %r666, %r655;
	add.s32 	%r668, %r667, 1555082332;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 30;
	shr.b32 	%rhs, %r650, 2;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 19;
	shr.b32 	%rhs, %r650, 13;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 10;
	shr.b32 	%rhs, %r650, 22;
	add.u32 	%r671, %lhs, %rhs;
	}
	xor.b32  	%r672, %r670, %r671;
	xor.b32  	%r673, %r672, %r669;
	and.b32  	%r674, %r650, %r621;
	or.b32  	%r675, %r650, %r621;
	and.b32  	%r676, %r675, %r591;
	or.b32  	%r677, %r676, %r674;
	add.s32 	%r678, %r668, %r566;
	add.s32 	%r679, %r673, %r677;
	add.s32 	%r680, %r679, %r668;
	.loc 2 119 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 26;
	shr.b32 	%rhs, %r678, 6;
	add.u32 	%r681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 21;
	shr.b32 	%rhs, %r678, 11;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 7;
	shr.b32 	%rhs, %r678, 25;
	add.u32 	%r683, %lhs, %rhs;
	}
	xor.b32  	%r684, %r682, %r683;
	xor.b32  	%r685, %r684, %r681;
	xor.b32  	%r686, %r648, %r619;
	and.b32  	%r687, %r678, %r686;
	xor.b32  	%r688, %r687, %r619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 15;
	shr.b32 	%rhs, %r634, 17;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 13;
	shr.b32 	%rhs, %r634, 19;
	add.u32 	%r690, %lhs, %rhs;
	}
	shr.u32 	%r691, %r634, 10;
	xor.b32  	%r692, %r690, %r691;
	xor.b32  	%r693, %r692, %r689;
	add.s32 	%r694, %r693, %r21;
	add.s32 	%r695, %r694, %r589;
	add.s32 	%r696, %r695, %r688;
	add.s32 	%r697, %r696, %r685;
	add.s32 	%r698, %r697, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 30;
	shr.b32 	%rhs, %r680, 2;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 19;
	shr.b32 	%rhs, %r680, 13;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 10;
	shr.b32 	%rhs, %r680, 22;
	add.u32 	%r701, %lhs, %rhs;
	}
	xor.b32  	%r702, %r700, %r701;
	xor.b32  	%r703, %r702, %r699;
	and.b32  	%r704, %r680, %r650;
	or.b32  	%r705, %r680, %r650;
	and.b32  	%r706, %r705, %r621;
	or.b32  	%r707, %r706, %r704;
	add.s32 	%r708, %r698, %r591;
	add.s32 	%r709, %r703, %r707;
	add.s32 	%r710, %r709, %r698;
	.loc 2 120 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 26;
	shr.b32 	%rhs, %r708, 6;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 21;
	shr.b32 	%rhs, %r708, 11;
	add.u32 	%r712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 7;
	shr.b32 	%rhs, %r708, 25;
	add.u32 	%r713, %lhs, %rhs;
	}
	xor.b32  	%r714, %r712, %r713;
	xor.b32  	%r715, %r714, %r711;
	xor.b32  	%r716, %r678, %r648;
	and.b32  	%r717, %r708, %r716;
	xor.b32  	%r718, %r717, %r648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 15;
	shr.b32 	%rhs, %r664, 17;
	add.u32 	%r719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 13;
	shr.b32 	%rhs, %r664, 19;
	add.u32 	%r720, %lhs, %rhs;
	}
	shr.u32 	%r721, %r664, 10;
	xor.b32  	%r722, %r720, %r721;
	xor.b32  	%r723, %r722, %r719;
	add.s32 	%r724, %r723, %r22;
	add.s32 	%r725, %r724, %r619;
	add.s32 	%r726, %r725, %r718;
	add.s32 	%r727, %r726, %r715;
	add.s32 	%r728, %r727, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 30;
	shr.b32 	%rhs, %r710, 2;
	add.u32 	%r729, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 19;
	shr.b32 	%rhs, %r710, 13;
	add.u32 	%r730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r710, 10;
	shr.b32 	%rhs, %r710, 22;
	add.u32 	%r731, %lhs, %rhs;
	}
	xor.b32  	%r732, %r730, %r731;
	xor.b32  	%r733, %r732, %r729;
	and.b32  	%r734, %r710, %r680;
	or.b32  	%r735, %r710, %r680;
	and.b32  	%r736, %r735, %r650;
	or.b32  	%r737, %r736, %r734;
	add.s32 	%r738, %r728, %r621;
	add.s32 	%r739, %r733, %r737;
	add.s32 	%r740, %r739, %r728;
	.loc 2 121 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 26;
	shr.b32 	%rhs, %r738, 6;
	add.u32 	%r741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 21;
	shr.b32 	%rhs, %r738, 11;
	add.u32 	%r742, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 7;
	shr.b32 	%rhs, %r738, 25;
	add.u32 	%r743, %lhs, %rhs;
	}
	xor.b32  	%r744, %r742, %r743;
	xor.b32  	%r745, %r744, %r741;
	xor.b32  	%r746, %r708, %r678;
	and.b32  	%r747, %r738, %r746;
	xor.b32  	%r748, %r747, %r678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 15;
	shr.b32 	%rhs, %r694, 17;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 13;
	shr.b32 	%rhs, %r694, 19;
	add.u32 	%r750, %lhs, %rhs;
	}
	shr.u32 	%r751, %r694, 10;
	xor.b32  	%r752, %r750, %r751;
	xor.b32  	%r753, %r752, %r749;
	add.s32 	%r754, %r753, %r550;
	add.s32 	%r755, %r754, %r648;
	add.s32 	%r756, %r755, %r748;
	add.s32 	%r757, %r756, %r745;
	add.s32 	%r758, %r757, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 30;
	shr.b32 	%rhs, %r740, 2;
	add.u32 	%r759, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 19;
	shr.b32 	%rhs, %r740, 13;
	add.u32 	%r760, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 10;
	shr.b32 	%rhs, %r740, 22;
	add.u32 	%r761, %lhs, %rhs;
	}
	xor.b32  	%r762, %r760, %r761;
	xor.b32  	%r763, %r762, %r759;
	and.b32  	%r764, %r740, %r710;
	or.b32  	%r765, %r740, %r710;
	and.b32  	%r766, %r765, %r680;
	or.b32  	%r767, %r766, %r764;
	add.s32 	%r768, %r758, %r650;
	add.s32 	%r769, %r763, %r767;
	add.s32 	%r770, %r769, %r758;
	.loc 2 122 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 26;
	shr.b32 	%rhs, %r768, 6;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 21;
	shr.b32 	%rhs, %r768, 11;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 7;
	shr.b32 	%rhs, %r768, 25;
	add.u32 	%r773, %lhs, %rhs;
	}
	xor.b32  	%r774, %r772, %r773;
	xor.b32  	%r775, %r774, %r771;
	xor.b32  	%r776, %r738, %r708;
	and.b32  	%r777, %r768, %r776;
	xor.b32  	%r778, %r777, %r708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 15;
	shr.b32 	%rhs, %r724, 17;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 13;
	shr.b32 	%rhs, %r724, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	shr.u32 	%r781, %r724, 10;
	xor.b32  	%r782, %r780, %r781;
	xor.b32  	%r783, %r782, %r779;
	add.s32 	%r784, %r575, %r783;
	add.s32 	%r785, %r784, %r678;
	add.s32 	%r786, %r785, %r778;
	add.s32 	%r787, %r786, %r775;
	add.s32 	%r788, %r787, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 30;
	shr.b32 	%rhs, %r770, 2;
	add.u32 	%r789, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 19;
	shr.b32 	%rhs, %r770, 13;
	add.u32 	%r790, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 10;
	shr.b32 	%rhs, %r770, 22;
	add.u32 	%r791, %lhs, %rhs;
	}
	xor.b32  	%r792, %r790, %r791;
	xor.b32  	%r793, %r792, %r789;
	and.b32  	%r794, %r770, %r740;
	or.b32  	%r795, %r770, %r740;
	and.b32  	%r796, %r795, %r710;
	or.b32  	%r797, %r796, %r794;
	add.s32 	%r798, %r788, %r680;
	add.s32 	%r799, %r793, %r797;
	add.s32 	%r800, %r799, %r788;
	.loc 2 123 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 26;
	shr.b32 	%rhs, %r798, 6;
	add.u32 	%r801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 21;
	shr.b32 	%rhs, %r798, 11;
	add.u32 	%r802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 7;
	shr.b32 	%rhs, %r798, 25;
	add.u32 	%r803, %lhs, %rhs;
	}
	xor.b32  	%r804, %r802, %r803;
	xor.b32  	%r805, %r804, %r801;
	xor.b32  	%r806, %r768, %r738;
	and.b32  	%r807, %r798, %r806;
	xor.b32  	%r808, %r807, %r738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 15;
	shr.b32 	%rhs, %r754, 17;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 13;
	shr.b32 	%rhs, %r754, 19;
	add.u32 	%r810, %lhs, %rhs;
	}
	shr.u32 	%r811, %r754, 10;
	xor.b32  	%r812, %r810, %r811;
	xor.b32  	%r813, %r812, %r809;
	add.s32 	%r814, %r813, %r605;
	add.s32 	%r815, %r814, %r708;
	add.s32 	%r816, %r815, %r808;
	add.s32 	%r817, %r816, %r805;
	add.s32 	%r818, %r817, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 30;
	shr.b32 	%rhs, %r800, 2;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 19;
	shr.b32 	%rhs, %r800, 13;
	add.u32 	%r820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 10;
	shr.b32 	%rhs, %r800, 22;
	add.u32 	%r821, %lhs, %rhs;
	}
	xor.b32  	%r822, %r820, %r821;
	xor.b32  	%r823, %r822, %r819;
	and.b32  	%r824, %r800, %r770;
	or.b32  	%r825, %r800, %r770;
	and.b32  	%r826, %r825, %r740;
	or.b32  	%r827, %r826, %r824;
	add.s32 	%r828, %r818, %r710;
	add.s32 	%r829, %r823, %r827;
	add.s32 	%r830, %r829, %r818;
	.loc 2 124 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 26;
	shr.b32 	%rhs, %r828, 6;
	add.u32 	%r831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 21;
	shr.b32 	%rhs, %r828, 11;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 7;
	shr.b32 	%rhs, %r828, 25;
	add.u32 	%r833, %lhs, %rhs;
	}
	xor.b32  	%r834, %r832, %r833;
	xor.b32  	%r835, %r834, %r831;
	xor.b32  	%r836, %r798, %r768;
	and.b32  	%r837, %r828, %r836;
	xor.b32  	%r838, %r837, %r768;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 15;
	shr.b32 	%rhs, %r784, 17;
	add.u32 	%r839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 13;
	shr.b32 	%rhs, %r784, 19;
	add.u32 	%r840, %lhs, %rhs;
	}
	shr.u32 	%r841, %r784, 10;
	xor.b32  	%r842, %r840, %r841;
	xor.b32  	%r843, %r842, %r839;
	add.s32 	%r844, %r843, %r634;
	add.s32 	%r845, %r844, %r738;
	add.s32 	%r846, %r845, %r838;
	add.s32 	%r847, %r846, %r835;
	add.s32 	%r848, %r847, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 30;
	shr.b32 	%rhs, %r830, 2;
	add.u32 	%r849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 19;
	shr.b32 	%rhs, %r830, 13;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 10;
	shr.b32 	%rhs, %r830, 22;
	add.u32 	%r851, %lhs, %rhs;
	}
	xor.b32  	%r852, %r850, %r851;
	xor.b32  	%r853, %r852, %r849;
	and.b32  	%r854, %r830, %r800;
	or.b32  	%r855, %r830, %r800;
	and.b32  	%r856, %r855, %r770;
	or.b32  	%r857, %r856, %r854;
	add.s32 	%r858, %r848, %r740;
	add.s32 	%r859, %r853, %r857;
	add.s32 	%r860, %r859, %r848;
	.loc 2 125 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 26;
	shr.b32 	%rhs, %r858, 6;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 21;
	shr.b32 	%rhs, %r858, 11;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 7;
	shr.b32 	%rhs, %r858, 25;
	add.u32 	%r863, %lhs, %rhs;
	}
	xor.b32  	%r864, %r862, %r863;
	xor.b32  	%r865, %r864, %r861;
	xor.b32  	%r866, %r828, %r798;
	and.b32  	%r867, %r858, %r866;
	xor.b32  	%r868, %r867, %r798;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 15;
	shr.b32 	%rhs, %r814, 17;
	add.u32 	%r869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 13;
	shr.b32 	%rhs, %r814, 19;
	add.u32 	%r870, %lhs, %rhs;
	}
	shr.u32 	%r871, %r814, 10;
	xor.b32  	%r872, %r870, %r871;
	xor.b32  	%r873, %r872, %r869;
	add.s32 	%r874, %r873, %r664;
	add.s32 	%r875, %r874, %r768;
	add.s32 	%r876, %r875, %r868;
	add.s32 	%r877, %r876, %r865;
	add.s32 	%r878, %r877, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 30;
	shr.b32 	%rhs, %r860, 2;
	add.u32 	%r879, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 19;
	shr.b32 	%rhs, %r860, 13;
	add.u32 	%r880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 10;
	shr.b32 	%rhs, %r860, 22;
	add.u32 	%r881, %lhs, %rhs;
	}
	xor.b32  	%r882, %r880, %r881;
	xor.b32  	%r883, %r882, %r879;
	and.b32  	%r884, %r860, %r830;
	or.b32  	%r885, %r860, %r830;
	and.b32  	%r886, %r885, %r800;
	or.b32  	%r887, %r886, %r884;
	add.s32 	%r888, %r878, %r770;
	add.s32 	%r889, %r883, %r887;
	add.s32 	%r890, %r889, %r878;
	.loc 2 126 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 26;
	shr.b32 	%rhs, %r888, 6;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 21;
	shr.b32 	%rhs, %r888, 11;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 7;
	shr.b32 	%rhs, %r888, 25;
	add.u32 	%r893, %lhs, %rhs;
	}
	xor.b32  	%r894, %r892, %r893;
	xor.b32  	%r895, %r894, %r891;
	xor.b32  	%r896, %r858, %r828;
	and.b32  	%r897, %r888, %r896;
	xor.b32  	%r898, %r897, %r828;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 15;
	shr.b32 	%rhs, %r844, 17;
	add.u32 	%r899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 13;
	shr.b32 	%rhs, %r844, 19;
	add.u32 	%r900, %lhs, %rhs;
	}
	shr.u32 	%r901, %r844, 10;
	xor.b32  	%r902, %r900, %r901;
	xor.b32  	%r903, %r902, %r899;
	add.s32 	%r904, %r694, %r903;
	add.s32 	%r905, %r904, 10485845;
	add.s32 	%r906, %r904, %r798;
	add.s32 	%r907, %r906, %r898;
	add.s32 	%r908, %r907, %r895;
	add.s32 	%r909, %r908, 124412838;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 30;
	shr.b32 	%rhs, %r890, 2;
	add.u32 	%r910, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 19;
	shr.b32 	%rhs, %r890, 13;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 10;
	shr.b32 	%rhs, %r890, 22;
	add.u32 	%r912, %lhs, %rhs;
	}
	xor.b32  	%r913, %r911, %r912;
	xor.b32  	%r914, %r913, %r910;
	and.b32  	%r915, %r890, %r860;
	or.b32  	%r916, %r890, %r860;
	and.b32  	%r917, %r916, %r830;
	or.b32  	%r918, %r917, %r915;
	add.s32 	%r919, %r909, %r800;
	add.s32 	%r920, %r914, %r918;
	add.s32 	%r921, %r920, %r909;
	.loc 2 127 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 26;
	shr.b32 	%rhs, %r919, 6;
	add.u32 	%r922, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 21;
	shr.b32 	%rhs, %r919, 11;
	add.u32 	%r923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r919, 7;
	shr.b32 	%rhs, %r919, 25;
	add.u32 	%r924, %lhs, %rhs;
	}
	xor.b32  	%r925, %r923, %r924;
	xor.b32  	%r926, %r925, %r922;
	xor.b32  	%r927, %r888, %r858;
	and.b32  	%r928, %r919, %r927;
	xor.b32  	%r929, %r928, %r858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 15;
	shr.b32 	%rhs, %r874, 17;
	add.u32 	%r930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 13;
	shr.b32 	%rhs, %r874, 19;
	add.u32 	%r931, %lhs, %rhs;
	}
	shr.u32 	%r932, %r874, 10;
	xor.b32  	%r933, %r931, %r932;
	xor.b32  	%r934, %r933, %r930;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 14;
	shr.b32 	%rhs, %r21, 18;
	add.u32 	%r935, %lhs, %rhs;
	}
	xor.b32  	%r937, %r935, %r166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r21, 25;
	shr.b32 	%rhs, %r21, 7;
	add.u32 	%r938, %lhs, %rhs;
	}
	xor.b32  	%r939, %r937, %r938;
	add.s32 	%r940, %r939, %r724;
	add.s32 	%r941, %r940, %r934;
	add.s32 	%r942, %r941, 640;
	add.s32 	%r943, %r942, %r828;
	add.s32 	%r944, %r943, %r929;
	add.s32 	%r945, %r944, %r926;
	add.s32 	%r946, %r945, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 30;
	shr.b32 	%rhs, %r921, 2;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 19;
	shr.b32 	%rhs, %r921, 13;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r921, 10;
	shr.b32 	%rhs, %r921, 22;
	add.u32 	%r949, %lhs, %rhs;
	}
	xor.b32  	%r950, %r948, %r949;
	xor.b32  	%r951, %r950, %r947;
	and.b32  	%r952, %r921, %r890;
	or.b32  	%r953, %r921, %r890;
	and.b32  	%r954, %r953, %r860;
	or.b32  	%r955, %r954, %r952;
	add.s32 	%r956, %r946, %r830;
	add.s32 	%r957, %r951, %r955;
	add.s32 	%r958, %r957, %r946;
	.loc 2 128 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 26;
	shr.b32 	%rhs, %r956, 6;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 21;
	shr.b32 	%rhs, %r956, 11;
	add.u32 	%r960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 7;
	shr.b32 	%rhs, %r956, 25;
	add.u32 	%r961, %lhs, %rhs;
	}
	xor.b32  	%r962, %r960, %r961;
	xor.b32  	%r963, %r962, %r959;
	xor.b32  	%r964, %r919, %r888;
	and.b32  	%r965, %r956, %r964;
	xor.b32  	%r966, %r965, %r888;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 15;
	shr.b32 	%rhs, %r905, 17;
	add.u32 	%r967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 13;
	shr.b32 	%rhs, %r905, 19;
	add.u32 	%r968, %lhs, %rhs;
	}
	shr.u32 	%r969, %r905, 10;
	xor.b32  	%r970, %r968, %r969;
	xor.b32  	%r971, %r970, %r967;
	add.s32 	%r972, %r24, %r754;
	add.s32 	%r973, %r972, %r971;
	add.s32 	%r974, %r973, %r858;
	add.s32 	%r975, %r974, %r966;
	add.s32 	%r976, %r975, %r963;
	add.s32 	%r977, %r976, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 30;
	shr.b32 	%rhs, %r958, 2;
	add.u32 	%r978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 19;
	shr.b32 	%rhs, %r958, 13;
	add.u32 	%r979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r958, 10;
	shr.b32 	%rhs, %r958, 22;
	add.u32 	%r980, %lhs, %rhs;
	}
	xor.b32  	%r981, %r979, %r980;
	xor.b32  	%r982, %r981, %r978;
	and.b32  	%r983, %r958, %r921;
	or.b32  	%r984, %r958, %r921;
	and.b32  	%r985, %r984, %r890;
	or.b32  	%r986, %r985, %r983;
	add.s32 	%r987, %r977, %r860;
	add.s32 	%r988, %r982, %r986;
	add.s32 	%r989, %r988, %r977;
	.loc 2 129 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 26;
	shr.b32 	%rhs, %r987, 6;
	add.u32 	%r990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 21;
	shr.b32 	%rhs, %r987, 11;
	add.u32 	%r991, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r987, 7;
	shr.b32 	%rhs, %r987, 25;
	add.u32 	%r992, %lhs, %rhs;
	}
	xor.b32  	%r993, %r991, %r992;
	xor.b32  	%r994, %r993, %r990;
	xor.b32  	%r995, %r956, %r919;
	and.b32  	%r996, %r987, %r995;
	xor.b32  	%r997, %r996, %r919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 15;
	shr.b32 	%rhs, %r942, 17;
	add.u32 	%r998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 13;
	shr.b32 	%rhs, %r942, 19;
	add.u32 	%r999, %lhs, %rhs;
	}
	shr.u32 	%r1000, %r942, 10;
	xor.b32  	%r1001, %r999, %r1000;
	xor.b32  	%r1002, %r1001, %r998;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 25;
	shr.b32 	%rhs, %r550, 7;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 14;
	shr.b32 	%rhs, %r550, 18;
	add.u32 	%r1004, %lhs, %rhs;
	}
	shr.u32 	%r1005, %r550, 3;
	xor.b32  	%r1006, %r1004, %r1005;
	xor.b32  	%r1007, %r1006, %r1003;
	add.s32 	%r1008, %r1007, %r22;
	add.s32 	%r1009, %r1008, %r784;
	add.s32 	%r1010, %r1009, %r1002;
	add.s32 	%r1011, %r1010, %r888;
	add.s32 	%r1012, %r1011, %r997;
	add.s32 	%r1013, %r1012, %r994;
	add.s32 	%r1014, %r1013, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 30;
	shr.b32 	%rhs, %r989, 2;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 19;
	shr.b32 	%rhs, %r989, 13;
	add.u32 	%r1016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r989, 10;
	shr.b32 	%rhs, %r989, 22;
	add.u32 	%r1017, %lhs, %rhs;
	}
	xor.b32  	%r1018, %r1016, %r1017;
	xor.b32  	%r1019, %r1018, %r1015;
	and.b32  	%r1020, %r989, %r958;
	or.b32  	%r1021, %r989, %r958;
	and.b32  	%r1022, %r1021, %r921;
	or.b32  	%r1023, %r1022, %r1020;
	add.s32 	%r1024, %r1014, %r890;
	add.s32 	%r1025, %r1019, %r1023;
	add.s32 	%r1026, %r1025, %r1014;
	.loc 2 130 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 26;
	shr.b32 	%rhs, %r1024, 6;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 21;
	shr.b32 	%rhs, %r1024, 11;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 7;
	shr.b32 	%rhs, %r1024, 25;
	add.u32 	%r1029, %lhs, %rhs;
	}
	xor.b32  	%r1030, %r1028, %r1029;
	xor.b32  	%r1031, %r1030, %r1027;
	xor.b32  	%r1032, %r987, %r956;
	and.b32  	%r1033, %r1024, %r1032;
	xor.b32  	%r1034, %r1033, %r956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 15;
	shr.b32 	%rhs, %r973, 17;
	add.u32 	%r1035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 13;
	shr.b32 	%rhs, %r973, 19;
	add.u32 	%r1036, %lhs, %rhs;
	}
	shr.u32 	%r1037, %r973, 10;
	xor.b32  	%r1038, %r1036, %r1037;
	xor.b32  	%r1039, %r1038, %r1035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 25;
	shr.b32 	%rhs, %r575, 7;
	add.u32 	%r1040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r575, 14;
	shr.b32 	%rhs, %r575, 18;
	add.u32 	%r1041, %lhs, %rhs;
	}
	shr.u32 	%r1042, %r575, 3;
	xor.b32  	%r1043, %r1041, %r1042;
	xor.b32  	%r1044, %r1043, %r1040;
	add.s32 	%r1045, %r1044, %r550;
	add.s32 	%r1046, %r1045, %r814;
	add.s32 	%r1047, %r1046, %r1039;
	add.s32 	%r1048, %r1047, %r919;
	add.s32 	%r1049, %r1048, %r1034;
	add.s32 	%r1050, %r1049, %r1031;
	add.s32 	%r1051, %r1050, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 30;
	shr.b32 	%rhs, %r1026, 2;
	add.u32 	%r1052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 19;
	shr.b32 	%rhs, %r1026, 13;
	add.u32 	%r1053, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 10;
	shr.b32 	%rhs, %r1026, 22;
	add.u32 	%r1054, %lhs, %rhs;
	}
	xor.b32  	%r1055, %r1053, %r1054;
	xor.b32  	%r1056, %r1055, %r1052;
	and.b32  	%r1057, %r1026, %r989;
	or.b32  	%r1058, %r1026, %r989;
	and.b32  	%r1059, %r1058, %r958;
	or.b32  	%r1060, %r1059, %r1057;
	add.s32 	%r1061, %r1051, %r921;
	add.s32 	%r1062, %r1056, %r1060;
	add.s32 	%r1063, %r1062, %r1051;
	.loc 2 131 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 26;
	shr.b32 	%rhs, %r1061, 6;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 21;
	shr.b32 	%rhs, %r1061, 11;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 7;
	shr.b32 	%rhs, %r1061, 25;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r1065, %r1066;
	xor.b32  	%r1068, %r1067, %r1064;
	xor.b32  	%r1069, %r1024, %r987;
	and.b32  	%r1070, %r1061, %r1069;
	xor.b32  	%r1071, %r1070, %r987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 15;
	shr.b32 	%rhs, %r1010, 17;
	add.u32 	%r1072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 13;
	shr.b32 	%rhs, %r1010, 19;
	add.u32 	%r1073, %lhs, %rhs;
	}
	shr.u32 	%r1074, %r1010, 10;
	xor.b32  	%r1075, %r1073, %r1074;
	xor.b32  	%r1076, %r1075, %r1072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 25;
	shr.b32 	%rhs, %r605, 7;
	add.u32 	%r1077, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 14;
	shr.b32 	%rhs, %r605, 18;
	add.u32 	%r1078, %lhs, %rhs;
	}
	shr.u32 	%r1079, %r605, 3;
	xor.b32  	%r1080, %r1078, %r1079;
	xor.b32  	%r1081, %r1080, %r1077;
	add.s32 	%r1082, %r844, %r1081;
	add.s32 	%r1083, %r1082, %r1076;
	add.s32 	%r1084, %r575, %r1083;
	add.s32 	%r1085, %r1084, %r956;
	add.s32 	%r1086, %r1085, %r1071;
	add.s32 	%r1087, %r1086, %r1068;
	add.s32 	%r1088, %r1087, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 30;
	shr.b32 	%rhs, %r1063, 2;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 19;
	shr.b32 	%rhs, %r1063, 13;
	add.u32 	%r1090, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 10;
	shr.b32 	%rhs, %r1063, 22;
	add.u32 	%r1091, %lhs, %rhs;
	}
	xor.b32  	%r1092, %r1090, %r1091;
	xor.b32  	%r1093, %r1092, %r1089;
	and.b32  	%r1094, %r1063, %r1026;
	or.b32  	%r1095, %r1063, %r1026;
	and.b32  	%r1096, %r1095, %r989;
	or.b32  	%r1097, %r1096, %r1094;
	add.s32 	%r1098, %r1088, %r958;
	add.s32 	%r1099, %r1093, %r1097;
	add.s32 	%r1100, %r1099, %r1088;
	.loc 2 132 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 26;
	shr.b32 	%rhs, %r1098, 6;
	add.u32 	%r1101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 21;
	shr.b32 	%rhs, %r1098, 11;
	add.u32 	%r1102, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 7;
	shr.b32 	%rhs, %r1098, 25;
	add.u32 	%r1103, %lhs, %rhs;
	}
	xor.b32  	%r1104, %r1102, %r1103;
	xor.b32  	%r1105, %r1104, %r1101;
	xor.b32  	%r1106, %r1061, %r1024;
	and.b32  	%r1107, %r1098, %r1106;
	xor.b32  	%r1108, %r1107, %r1024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 15;
	shr.b32 	%rhs, %r1047, 17;
	add.u32 	%r1109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 13;
	shr.b32 	%rhs, %r1047, 19;
	add.u32 	%r1110, %lhs, %rhs;
	}
	shr.u32 	%r1111, %r1047, 10;
	xor.b32  	%r1112, %r1110, %r1111;
	xor.b32  	%r1113, %r1112, %r1109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 25;
	shr.b32 	%rhs, %r634, 7;
	add.u32 	%r1114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r634, 14;
	shr.b32 	%rhs, %r634, 18;
	add.u32 	%r1115, %lhs, %rhs;
	}
	shr.u32 	%r1116, %r634, 3;
	xor.b32  	%r1117, %r1115, %r1116;
	xor.b32  	%r1118, %r1117, %r1114;
	add.s32 	%r1119, %r1118, %r605;
	add.s32 	%r1120, %r1119, %r874;
	add.s32 	%r1121, %r1120, %r1113;
	add.s32 	%r1122, %r1121, %r987;
	add.s32 	%r1123, %r1122, %r1108;
	add.s32 	%r1124, %r1123, %r1105;
	add.s32 	%r1125, %r1124, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 30;
	shr.b32 	%rhs, %r1100, 2;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 19;
	shr.b32 	%rhs, %r1100, 13;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 10;
	shr.b32 	%rhs, %r1100, 22;
	add.u32 	%r1128, %lhs, %rhs;
	}
	xor.b32  	%r1129, %r1127, %r1128;
	xor.b32  	%r1130, %r1129, %r1126;
	and.b32  	%r1131, %r1100, %r1063;
	or.b32  	%r1132, %r1100, %r1063;
	and.b32  	%r1133, %r1132, %r1026;
	or.b32  	%r1134, %r1133, %r1131;
	add.s32 	%r1135, %r1125, %r989;
	add.s32 	%r1136, %r1130, %r1134;
	add.s32 	%r1137, %r1136, %r1125;
	.loc 2 133 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 26;
	shr.b32 	%rhs, %r1135, 6;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 21;
	shr.b32 	%rhs, %r1135, 11;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 7;
	shr.b32 	%rhs, %r1135, 25;
	add.u32 	%r1140, %lhs, %rhs;
	}
	xor.b32  	%r1141, %r1139, %r1140;
	xor.b32  	%r1142, %r1141, %r1138;
	xor.b32  	%r1143, %r1098, %r1061;
	and.b32  	%r1144, %r1135, %r1143;
	xor.b32  	%r1145, %r1144, %r1061;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 15;
	shr.b32 	%rhs, %r1084, 17;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 13;
	shr.b32 	%rhs, %r1084, 19;
	add.u32 	%r1147, %lhs, %rhs;
	}
	shr.u32 	%r1148, %r1084, 10;
	xor.b32  	%r1149, %r1147, %r1148;
	xor.b32  	%r1150, %r1149, %r1146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 25;
	shr.b32 	%rhs, %r664, 7;
	add.u32 	%r1151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 14;
	shr.b32 	%rhs, %r664, 18;
	add.u32 	%r1152, %lhs, %rhs;
	}
	shr.u32 	%r1153, %r664, 3;
	xor.b32  	%r1154, %r1152, %r1153;
	xor.b32  	%r1155, %r1154, %r1151;
	add.s32 	%r1156, %r1155, %r634;
	add.s32 	%r1157, %r1156, %r905;
	add.s32 	%r1158, %r1157, %r1150;
	add.s32 	%r1159, %r1158, %r1024;
	add.s32 	%r1160, %r1159, %r1145;
	add.s32 	%r1161, %r1160, %r1142;
	add.s32 	%r1162, %r1161, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 30;
	shr.b32 	%rhs, %r1137, 2;
	add.u32 	%r1163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 19;
	shr.b32 	%rhs, %r1137, 13;
	add.u32 	%r1164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 10;
	shr.b32 	%rhs, %r1137, 22;
	add.u32 	%r1165, %lhs, %rhs;
	}
	xor.b32  	%r1166, %r1164, %r1165;
	xor.b32  	%r1167, %r1166, %r1163;
	and.b32  	%r1168, %r1137, %r1100;
	or.b32  	%r1169, %r1137, %r1100;
	and.b32  	%r1170, %r1169, %r1063;
	or.b32  	%r1171, %r1170, %r1168;
	add.s32 	%r1172, %r1162, %r1026;
	add.s32 	%r1173, %r1167, %r1171;
	add.s32 	%r1174, %r1173, %r1162;
	.loc 2 134 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 26;
	shr.b32 	%rhs, %r1172, 6;
	add.u32 	%r1175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 21;
	shr.b32 	%rhs, %r1172, 11;
	add.u32 	%r1176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 7;
	shr.b32 	%rhs, %r1172, 25;
	add.u32 	%r1177, %lhs, %rhs;
	}
	xor.b32  	%r1178, %r1176, %r1177;
	xor.b32  	%r1179, %r1178, %r1175;
	xor.b32  	%r1180, %r1135, %r1098;
	and.b32  	%r1181, %r1172, %r1180;
	xor.b32  	%r1182, %r1181, %r1098;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 15;
	shr.b32 	%rhs, %r1121, 17;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 13;
	shr.b32 	%rhs, %r1121, 19;
	add.u32 	%r1184, %lhs, %rhs;
	}
	shr.u32 	%r1185, %r1121, 10;
	xor.b32  	%r1186, %r1184, %r1185;
	xor.b32  	%r1187, %r1186, %r1183;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 25;
	shr.b32 	%rhs, %r694, 7;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 14;
	shr.b32 	%rhs, %r694, 18;
	add.u32 	%r1189, %lhs, %rhs;
	}
	shr.u32 	%r1190, %r694, 3;
	xor.b32  	%r1191, %r1189, %r1190;
	xor.b32  	%r1192, %r1191, %r1188;
	add.s32 	%r1193, %r1192, %r664;
	add.s32 	%r1194, %r1193, %r942;
	add.s32 	%r1195, %r1194, %r1187;
	add.s32 	%r1196, %r1195, %r1061;
	add.s32 	%r1197, %r1196, %r1182;
	add.s32 	%r1198, %r1197, %r1179;
	add.s32 	%r1199, %r1198, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 30;
	shr.b32 	%rhs, %r1174, 2;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 19;
	shr.b32 	%rhs, %r1174, 13;
	add.u32 	%r1201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 10;
	shr.b32 	%rhs, %r1174, 22;
	add.u32 	%r1202, %lhs, %rhs;
	}
	xor.b32  	%r1203, %r1201, %r1202;
	xor.b32  	%r1204, %r1203, %r1200;
	and.b32  	%r1205, %r1174, %r1137;
	or.b32  	%r1206, %r1174, %r1137;
	and.b32  	%r1207, %r1206, %r1100;
	or.b32  	%r1208, %r1207, %r1205;
	add.s32 	%r1209, %r1199, %r1063;
	add.s32 	%r1210, %r1204, %r1208;
	add.s32 	%r1211, %r1210, %r1199;
	.loc 2 135 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 26;
	shr.b32 	%rhs, %r1209, 6;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 21;
	shr.b32 	%rhs, %r1209, 11;
	add.u32 	%r1213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1209, 7;
	shr.b32 	%rhs, %r1209, 25;
	add.u32 	%r1214, %lhs, %rhs;
	}
	xor.b32  	%r1215, %r1213, %r1214;
	xor.b32  	%r1216, %r1215, %r1212;
	xor.b32  	%r1217, %r1172, %r1135;
	and.b32  	%r1218, %r1209, %r1217;
	xor.b32  	%r1219, %r1218, %r1135;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 15;
	shr.b32 	%rhs, %r1158, 17;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 13;
	shr.b32 	%rhs, %r1158, 19;
	add.u32 	%r1221, %lhs, %rhs;
	}
	shr.u32 	%r1222, %r1158, 10;
	xor.b32  	%r1223, %r1221, %r1222;
	xor.b32  	%r1224, %r1223, %r1220;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 25;
	shr.b32 	%rhs, %r724, 7;
	add.u32 	%r1225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 14;
	shr.b32 	%rhs, %r724, 18;
	add.u32 	%r1226, %lhs, %rhs;
	}
	shr.u32 	%r1227, %r724, 3;
	xor.b32  	%r1228, %r1226, %r1227;
	xor.b32  	%r1229, %r1228, %r1225;
	add.s32 	%r1230, %r1229, %r694;
	add.s32 	%r1231, %r1230, %r973;
	add.s32 	%r1232, %r1231, %r1224;
	add.s32 	%r1233, %r1232, %r1098;
	add.s32 	%r1234, %r1233, %r1219;
	add.s32 	%r1235, %r1234, %r1216;
	add.s32 	%r1236, %r1235, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 30;
	shr.b32 	%rhs, %r1211, 2;
	add.u32 	%r1237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 19;
	shr.b32 	%rhs, %r1211, 13;
	add.u32 	%r1238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1211, 10;
	shr.b32 	%rhs, %r1211, 22;
	add.u32 	%r1239, %lhs, %rhs;
	}
	xor.b32  	%r1240, %r1238, %r1239;
	xor.b32  	%r1241, %r1240, %r1237;
	and.b32  	%r1242, %r1211, %r1174;
	or.b32  	%r1243, %r1211, %r1174;
	and.b32  	%r1244, %r1243, %r1137;
	or.b32  	%r1245, %r1244, %r1242;
	add.s32 	%r1246, %r1236, %r1100;
	add.s32 	%r1247, %r1241, %r1245;
	add.s32 	%r1248, %r1247, %r1236;
	.loc 2 136 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 26;
	shr.b32 	%rhs, %r1246, 6;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 21;
	shr.b32 	%rhs, %r1246, 11;
	add.u32 	%r1250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 7;
	shr.b32 	%rhs, %r1246, 25;
	add.u32 	%r1251, %lhs, %rhs;
	}
	xor.b32  	%r1252, %r1250, %r1251;
	xor.b32  	%r1253, %r1252, %r1249;
	xor.b32  	%r1254, %r1209, %r1172;
	and.b32  	%r1255, %r1246, %r1254;
	xor.b32  	%r1256, %r1255, %r1172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 15;
	shr.b32 	%rhs, %r1195, 17;
	add.u32 	%r1257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 13;
	shr.b32 	%rhs, %r1195, 19;
	add.u32 	%r1258, %lhs, %rhs;
	}
	shr.u32 	%r1259, %r1195, 10;
	xor.b32  	%r1260, %r1258, %r1259;
	xor.b32  	%r1261, %r1260, %r1257;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 25;
	shr.b32 	%rhs, %r754, 7;
	add.u32 	%r1262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r754, 14;
	shr.b32 	%rhs, %r754, 18;
	add.u32 	%r1263, %lhs, %rhs;
	}
	shr.u32 	%r1264, %r754, 3;
	xor.b32  	%r1265, %r1263, %r1264;
	xor.b32  	%r1266, %r1265, %r1262;
	add.s32 	%r1267, %r1266, %r724;
	add.s32 	%r1268, %r1267, %r1010;
	add.s32 	%r1269, %r1268, %r1261;
	add.s32 	%r1270, %r1269, %r1135;
	add.s32 	%r1271, %r1270, %r1256;
	add.s32 	%r1272, %r1271, %r1253;
	add.s32 	%r1273, %r1272, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 30;
	shr.b32 	%rhs, %r1248, 2;
	add.u32 	%r1274, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 19;
	shr.b32 	%rhs, %r1248, 13;
	add.u32 	%r1275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 10;
	shr.b32 	%rhs, %r1248, 22;
	add.u32 	%r1276, %lhs, %rhs;
	}
	xor.b32  	%r1277, %r1275, %r1276;
	xor.b32  	%r1278, %r1277, %r1274;
	and.b32  	%r1279, %r1248, %r1211;
	or.b32  	%r1280, %r1248, %r1211;
	and.b32  	%r1281, %r1280, %r1174;
	or.b32  	%r1282, %r1281, %r1279;
	add.s32 	%r1283, %r1273, %r1137;
	add.s32 	%r1284, %r1278, %r1282;
	add.s32 	%r1285, %r1284, %r1273;
	.loc 2 137 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 26;
	shr.b32 	%rhs, %r1283, 6;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 21;
	shr.b32 	%rhs, %r1283, 11;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 7;
	shr.b32 	%rhs, %r1283, 25;
	add.u32 	%r1288, %lhs, %rhs;
	}
	xor.b32  	%r1289, %r1287, %r1288;
	xor.b32  	%r1290, %r1289, %r1286;
	xor.b32  	%r1291, %r1246, %r1209;
	and.b32  	%r1292, %r1283, %r1291;
	xor.b32  	%r1293, %r1292, %r1209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 15;
	shr.b32 	%rhs, %r1232, 17;
	add.u32 	%r1294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 13;
	shr.b32 	%rhs, %r1232, 19;
	add.u32 	%r1295, %lhs, %rhs;
	}
	shr.u32 	%r1296, %r1232, 10;
	xor.b32  	%r1297, %r1295, %r1296;
	xor.b32  	%r1298, %r1297, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 25;
	shr.b32 	%rhs, %r784, 7;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r784, 14;
	shr.b32 	%rhs, %r784, 18;
	add.u32 	%r1300, %lhs, %rhs;
	}
	shr.u32 	%r1301, %r784, 3;
	xor.b32  	%r1302, %r1300, %r1301;
	xor.b32  	%r1303, %r1302, %r1299;
	add.s32 	%r1304, %r1303, %r754;
	add.s32 	%r1305, %r1304, %r1047;
	add.s32 	%r1306, %r1305, %r1298;
	add.s32 	%r1307, %r1306, %r1172;
	add.s32 	%r1308, %r1307, %r1293;
	add.s32 	%r1309, %r1308, %r1290;
	add.s32 	%r1310, %r1309, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 30;
	shr.b32 	%rhs, %r1285, 2;
	add.u32 	%r1311, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 19;
	shr.b32 	%rhs, %r1285, 13;
	add.u32 	%r1312, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 10;
	shr.b32 	%rhs, %r1285, 22;
	add.u32 	%r1313, %lhs, %rhs;
	}
	xor.b32  	%r1314, %r1312, %r1313;
	xor.b32  	%r1315, %r1314, %r1311;
	and.b32  	%r1316, %r1285, %r1248;
	or.b32  	%r1317, %r1285, %r1248;
	and.b32  	%r1318, %r1317, %r1211;
	or.b32  	%r1319, %r1318, %r1316;
	add.s32 	%r1320, %r1310, %r1174;
	add.s32 	%r1321, %r1315, %r1319;
	add.s32 	%r1322, %r1321, %r1310;
	.loc 2 138 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 26;
	shr.b32 	%rhs, %r1320, 6;
	add.u32 	%r1323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 21;
	shr.b32 	%rhs, %r1320, 11;
	add.u32 	%r1324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1320, 7;
	shr.b32 	%rhs, %r1320, 25;
	add.u32 	%r1325, %lhs, %rhs;
	}
	xor.b32  	%r1326, %r1324, %r1325;
	xor.b32  	%r1327, %r1326, %r1323;
	xor.b32  	%r1328, %r1283, %r1246;
	and.b32  	%r1329, %r1320, %r1328;
	xor.b32  	%r1330, %r1329, %r1246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 15;
	shr.b32 	%rhs, %r1269, 17;
	add.u32 	%r1331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 13;
	shr.b32 	%rhs, %r1269, 19;
	add.u32 	%r1332, %lhs, %rhs;
	}
	shr.u32 	%r1333, %r1269, 10;
	xor.b32  	%r1334, %r1332, %r1333;
	xor.b32  	%r1335, %r1334, %r1331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 25;
	shr.b32 	%rhs, %r814, 7;
	add.u32 	%r1336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r814, 14;
	shr.b32 	%rhs, %r814, 18;
	add.u32 	%r1337, %lhs, %rhs;
	}
	shr.u32 	%r1338, %r814, 3;
	xor.b32  	%r1339, %r1337, %r1338;
	xor.b32  	%r1340, %r1339, %r1336;
	add.s32 	%r1341, %r1083, %r783;
	add.s32 	%r1342, %r1341, %r1340;
	add.s32 	%r1343, %r1342, %r1335;
	add.s32 	%r1344, %r4122, %r1343;
	add.s32 	%r1345, %r1344, %r1209;
	add.s32 	%r1346, %r1345, %r1330;
	add.s32 	%r1347, %r1346, %r1327;
	add.s32 	%r1348, %r1347, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 30;
	shr.b32 	%rhs, %r1322, 2;
	add.u32 	%r1349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 19;
	shr.b32 	%rhs, %r1322, 13;
	add.u32 	%r1350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 10;
	shr.b32 	%rhs, %r1322, 22;
	add.u32 	%r1351, %lhs, %rhs;
	}
	xor.b32  	%r1352, %r1350, %r1351;
	xor.b32  	%r1353, %r1352, %r1349;
	and.b32  	%r1354, %r1322, %r1285;
	or.b32  	%r1355, %r1322, %r1285;
	and.b32  	%r1356, %r1355, %r1248;
	or.b32  	%r1357, %r1356, %r1354;
	add.s32 	%r1358, %r1348, %r1211;
	add.s32 	%r1359, %r1353, %r1357;
	add.s32 	%r1360, %r1359, %r1348;
	.loc 2 139 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 26;
	shr.b32 	%rhs, %r1358, 6;
	add.u32 	%r1361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 21;
	shr.b32 	%rhs, %r1358, 11;
	add.u32 	%r1362, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 7;
	shr.b32 	%rhs, %r1358, 25;
	add.u32 	%r1363, %lhs, %rhs;
	}
	xor.b32  	%r1364, %r1362, %r1363;
	xor.b32  	%r1365, %r1364, %r1361;
	xor.b32  	%r1366, %r1320, %r1283;
	and.b32  	%r1367, %r1358, %r1366;
	xor.b32  	%r1368, %r1367, %r1283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 15;
	shr.b32 	%rhs, %r1306, 17;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 13;
	shr.b32 	%rhs, %r1306, 19;
	add.u32 	%r1370, %lhs, %rhs;
	}
	shr.u32 	%r1371, %r1306, 10;
	xor.b32  	%r1372, %r1370, %r1371;
	xor.b32  	%r1373, %r1372, %r1369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 25;
	shr.b32 	%rhs, %r844, 7;
	add.u32 	%r1374, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r844, 14;
	shr.b32 	%rhs, %r844, 18;
	add.u32 	%r1375, %lhs, %rhs;
	}
	shr.u32 	%r1376, %r844, 3;
	xor.b32  	%r1377, %r1375, %r1376;
	xor.b32  	%r1378, %r1377, %r1374;
	add.s32 	%r1379, %r1378, %r814;
	add.s32 	%r1380, %r1379, %r1121;
	add.s32 	%r1381, %r1380, %r1373;
	add.s32 	%r1382, %r1381, %r1246;
	add.s32 	%r1383, %r1382, %r1368;
	add.s32 	%r1384, %r1383, %r1365;
	add.s32 	%r1385, %r1384, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 30;
	shr.b32 	%rhs, %r1360, 2;
	add.u32 	%r1386, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 19;
	shr.b32 	%rhs, %r1360, 13;
	add.u32 	%r1387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 10;
	shr.b32 	%rhs, %r1360, 22;
	add.u32 	%r1388, %lhs, %rhs;
	}
	xor.b32  	%r1389, %r1387, %r1388;
	xor.b32  	%r1390, %r1389, %r1386;
	and.b32  	%r1391, %r1360, %r1322;
	or.b32  	%r1392, %r1360, %r1322;
	and.b32  	%r1393, %r1392, %r1285;
	or.b32  	%r1394, %r1393, %r1391;
	add.s32 	%r1395, %r1385, %r1248;
	add.s32 	%r1396, %r1390, %r1394;
	add.s32 	%r1397, %r1396, %r1385;
	.loc 2 140 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 26;
	shr.b32 	%rhs, %r1395, 6;
	add.u32 	%r1398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 21;
	shr.b32 	%rhs, %r1395, 11;
	add.u32 	%r1399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 7;
	shr.b32 	%rhs, %r1395, 25;
	add.u32 	%r1400, %lhs, %rhs;
	}
	xor.b32  	%r1401, %r1399, %r1400;
	xor.b32  	%r1402, %r1401, %r1398;
	xor.b32  	%r1403, %r1358, %r1320;
	and.b32  	%r1404, %r1395, %r1403;
	xor.b32  	%r1405, %r1404, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 15;
	shr.b32 	%rhs, %r1344, 17;
	add.u32 	%r1406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 13;
	shr.b32 	%rhs, %r1344, 19;
	add.u32 	%r1407, %lhs, %rhs;
	}
	shr.u32 	%r1408, %r1344, 10;
	xor.b32  	%r1409, %r1407, %r1408;
	xor.b32  	%r1410, %r1409, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 25;
	shr.b32 	%rhs, %r874, 7;
	add.u32 	%r1411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 14;
	shr.b32 	%rhs, %r874, 18;
	add.u32 	%r1412, %lhs, %rhs;
	}
	shr.u32 	%r1413, %r874, 3;
	xor.b32  	%r1414, %r1412, %r1413;
	xor.b32  	%r1415, %r1414, %r1411;
	add.s32 	%r1416, %r1415, %r844;
	add.s32 	%r1417, %r1416, %r1158;
	add.s32 	%r1418, %r1417, %r1410;
	add.s32 	%r1419, %r1418, %r1283;
	add.s32 	%r1420, %r1419, %r1405;
	add.s32 	%r1421, %r1420, %r1402;
	add.s32 	%r1422, %r1421, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 30;
	shr.b32 	%rhs, %r1397, 2;
	add.u32 	%r1423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 19;
	shr.b32 	%rhs, %r1397, 13;
	add.u32 	%r1424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 10;
	shr.b32 	%rhs, %r1397, 22;
	add.u32 	%r1425, %lhs, %rhs;
	}
	xor.b32  	%r1426, %r1424, %r1425;
	xor.b32  	%r1427, %r1426, %r1423;
	and.b32  	%r1428, %r1397, %r1360;
	or.b32  	%r1429, %r1397, %r1360;
	and.b32  	%r1430, %r1429, %r1322;
	or.b32  	%r1431, %r1430, %r1428;
	add.s32 	%r1432, %r1422, %r1285;
	add.s32 	%r1433, %r1427, %r1431;
	add.s32 	%r1434, %r1433, %r1422;
	.loc 2 141 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 26;
	shr.b32 	%rhs, %r1432, 6;
	add.u32 	%r1435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 21;
	shr.b32 	%rhs, %r1432, 11;
	add.u32 	%r1436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1432, 7;
	shr.b32 	%rhs, %r1432, 25;
	add.u32 	%r1437, %lhs, %rhs;
	}
	xor.b32  	%r1438, %r1436, %r1437;
	xor.b32  	%r1439, %r1438, %r1435;
	xor.b32  	%r1440, %r1395, %r1358;
	and.b32  	%r1441, %r1432, %r1440;
	xor.b32  	%r1442, %r1441, %r1358;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 15;
	shr.b32 	%rhs, %r1381, 17;
	add.u32 	%r1443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 13;
	shr.b32 	%rhs, %r1381, 19;
	add.u32 	%r1444, %lhs, %rhs;
	}
	shr.u32 	%r1445, %r1381, 10;
	xor.b32  	%r1446, %r1444, %r1445;
	xor.b32  	%r1447, %r1446, %r1443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 25;
	shr.b32 	%rhs, %r905, 7;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r905, 14;
	shr.b32 	%rhs, %r905, 18;
	add.u32 	%r1449, %lhs, %rhs;
	}
	shr.u32 	%r1450, %r905, 3;
	xor.b32  	%r1451, %r1449, %r1450;
	xor.b32  	%r1452, %r1451, %r1448;
	add.s32 	%r1453, %r1452, %r874;
	add.s32 	%r1454, %r1453, %r1195;
	add.s32 	%r1455, %r1454, %r1447;
	add.s32 	%r1456, %r1455, %r1320;
	add.s32 	%r1457, %r1456, %r1442;
	add.s32 	%r1458, %r1457, %r1439;
	add.s32 	%r1459, %r1458, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 30;
	shr.b32 	%rhs, %r1434, 2;
	add.u32 	%r1460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 19;
	shr.b32 	%rhs, %r1434, 13;
	add.u32 	%r1461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 10;
	shr.b32 	%rhs, %r1434, 22;
	add.u32 	%r1462, %lhs, %rhs;
	}
	xor.b32  	%r1463, %r1461, %r1462;
	xor.b32  	%r1464, %r1463, %r1460;
	and.b32  	%r1465, %r1434, %r1397;
	or.b32  	%r1466, %r1434, %r1397;
	and.b32  	%r1467, %r1466, %r1360;
	or.b32  	%r1468, %r1467, %r1465;
	add.s32 	%r1469, %r1459, %r1322;
	add.s32 	%r1470, %r1464, %r1468;
	add.s32 	%r1471, %r1470, %r1459;
	.loc 2 142 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 26;
	shr.b32 	%rhs, %r1469, 6;
	add.u32 	%r1472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 21;
	shr.b32 	%rhs, %r1469, 11;
	add.u32 	%r1473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1469, 7;
	shr.b32 	%rhs, %r1469, 25;
	add.u32 	%r1474, %lhs, %rhs;
	}
	xor.b32  	%r1475, %r1473, %r1474;
	xor.b32  	%r1476, %r1475, %r1472;
	xor.b32  	%r1477, %r1432, %r1395;
	and.b32  	%r1478, %r1469, %r1477;
	xor.b32  	%r1479, %r1478, %r1395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 15;
	shr.b32 	%rhs, %r1418, 17;
	add.u32 	%r1480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 13;
	shr.b32 	%rhs, %r1418, 19;
	add.u32 	%r1481, %lhs, %rhs;
	}
	shr.u32 	%r1482, %r1418, 10;
	xor.b32  	%r1483, %r1481, %r1482;
	xor.b32  	%r1484, %r1483, %r1480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 25;
	shr.b32 	%rhs, %r942, 7;
	add.u32 	%r1485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 14;
	shr.b32 	%rhs, %r942, 18;
	add.u32 	%r1486, %lhs, %rhs;
	}
	shr.u32 	%r1487, %r942, 3;
	xor.b32  	%r1488, %r1486, %r1487;
	xor.b32  	%r1489, %r1488, %r1485;
	add.s32 	%r1490, %r1489, %r905;
	add.s32 	%r1491, %r1490, %r1232;
	add.s32 	%r1492, %r1491, %r1484;
	add.s32 	%r1493, %r1492, %r1358;
	add.s32 	%r1494, %r1493, %r1479;
	add.s32 	%r1495, %r1494, %r1476;
	add.s32 	%r1496, %r1495, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 30;
	shr.b32 	%rhs, %r1471, 2;
	add.u32 	%r1497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 19;
	shr.b32 	%rhs, %r1471, 13;
	add.u32 	%r1498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1471, 10;
	shr.b32 	%rhs, %r1471, 22;
	add.u32 	%r1499, %lhs, %rhs;
	}
	xor.b32  	%r1500, %r1498, %r1499;
	xor.b32  	%r1501, %r1500, %r1497;
	and.b32  	%r1502, %r1471, %r1434;
	or.b32  	%r1503, %r1471, %r1434;
	and.b32  	%r1504, %r1503, %r1397;
	or.b32  	%r1505, %r1504, %r1502;
	add.s32 	%r1506, %r1496, %r1360;
	add.s32 	%r1507, %r1501, %r1505;
	add.s32 	%r1508, %r1507, %r1496;
	.loc 2 143 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 26;
	shr.b32 	%rhs, %r1506, 6;
	add.u32 	%r1509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 21;
	shr.b32 	%rhs, %r1506, 11;
	add.u32 	%r1510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1506, 7;
	shr.b32 	%rhs, %r1506, 25;
	add.u32 	%r1511, %lhs, %rhs;
	}
	xor.b32  	%r1512, %r1510, %r1511;
	xor.b32  	%r1513, %r1512, %r1509;
	xor.b32  	%r1514, %r1469, %r1432;
	and.b32  	%r1515, %r1506, %r1514;
	xor.b32  	%r1516, %r1515, %r1432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 15;
	shr.b32 	%rhs, %r1455, 17;
	add.u32 	%r1517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 13;
	shr.b32 	%rhs, %r1455, 19;
	add.u32 	%r1518, %lhs, %rhs;
	}
	shr.u32 	%r1519, %r1455, 10;
	xor.b32  	%r1520, %r1518, %r1519;
	xor.b32  	%r1521, %r1520, %r1517;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 25;
	shr.b32 	%rhs, %r973, 7;
	add.u32 	%r1522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 14;
	shr.b32 	%rhs, %r973, 18;
	add.u32 	%r1523, %lhs, %rhs;
	}
	shr.u32 	%r1524, %r973, 3;
	xor.b32  	%r1525, %r1523, %r1524;
	xor.b32  	%r1526, %r1525, %r1522;
	add.s32 	%r1527, %r1526, %r942;
	add.s32 	%r1528, %r1527, %r1269;
	add.s32 	%r1529, %r1528, %r1521;
	add.s32 	%r1530, %r1529, %r1395;
	add.s32 	%r1531, %r1530, %r1516;
	add.s32 	%r1532, %r1531, %r1513;
	add.s32 	%r1533, %r1532, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 30;
	shr.b32 	%rhs, %r1508, 2;
	add.u32 	%r1534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 19;
	shr.b32 	%rhs, %r1508, 13;
	add.u32 	%r1535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1508, 10;
	shr.b32 	%rhs, %r1508, 22;
	add.u32 	%r1536, %lhs, %rhs;
	}
	xor.b32  	%r1537, %r1535, %r1536;
	xor.b32  	%r1538, %r1537, %r1534;
	and.b32  	%r1539, %r1508, %r1471;
	or.b32  	%r1540, %r1508, %r1471;
	and.b32  	%r1541, %r1540, %r1434;
	or.b32  	%r1542, %r1541, %r1539;
	add.s32 	%r1543, %r1533, %r1397;
	add.s32 	%r1544, %r1538, %r1542;
	add.s32 	%r1545, %r1544, %r1533;
	.loc 2 144 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 26;
	shr.b32 	%rhs, %r1543, 6;
	add.u32 	%r1546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 21;
	shr.b32 	%rhs, %r1543, 11;
	add.u32 	%r1547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1543, 7;
	shr.b32 	%rhs, %r1543, 25;
	add.u32 	%r1548, %lhs, %rhs;
	}
	xor.b32  	%r1549, %r1547, %r1548;
	xor.b32  	%r1550, %r1549, %r1546;
	xor.b32  	%r1551, %r1506, %r1469;
	and.b32  	%r1552, %r1543, %r1551;
	xor.b32  	%r1553, %r1552, %r1469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 15;
	shr.b32 	%rhs, %r1492, 17;
	add.u32 	%r1554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 13;
	shr.b32 	%rhs, %r1492, 19;
	add.u32 	%r1555, %lhs, %rhs;
	}
	shr.u32 	%r1556, %r1492, 10;
	xor.b32  	%r1557, %r1555, %r1556;
	xor.b32  	%r1558, %r1557, %r1554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 25;
	shr.b32 	%rhs, %r1010, 7;
	add.u32 	%r1559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 14;
	shr.b32 	%rhs, %r1010, 18;
	add.u32 	%r1560, %lhs, %rhs;
	}
	shr.u32 	%r1561, %r1010, 3;
	xor.b32  	%r1562, %r1560, %r1561;
	xor.b32  	%r1563, %r1562, %r1559;
	add.s32 	%r1564, %r1563, %r973;
	add.s32 	%r1565, %r1564, %r1306;
	add.s32 	%r1566, %r1565, %r1558;
	add.s32 	%r1567, %r1566, %r1432;
	add.s32 	%r1568, %r1567, %r1553;
	add.s32 	%r1569, %r1568, %r1550;
	add.s32 	%r1570, %r1569, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1545, 30;
	shr.b32 	%rhs, %r1545, 2;
	add.u32 	%r1571, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1545, 19;
	shr.b32 	%rhs, %r1545, 13;
	add.u32 	%r1572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1545, 10;
	shr.b32 	%rhs, %r1545, 22;
	add.u32 	%r1573, %lhs, %rhs;
	}
	xor.b32  	%r1574, %r1572, %r1573;
	xor.b32  	%r1575, %r1574, %r1571;
	and.b32  	%r1576, %r1545, %r1508;
	or.b32  	%r1577, %r1545, %r1508;
	and.b32  	%r1578, %r1577, %r1471;
	or.b32  	%r1579, %r1578, %r1576;
	add.s32 	%r1580, %r1570, %r1434;
	add.s32 	%r1581, %r1575, %r1579;
	add.s32 	%r1582, %r1581, %r1570;
	.loc 2 145 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 26;
	shr.b32 	%rhs, %r1580, 6;
	add.u32 	%r1583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 21;
	shr.b32 	%rhs, %r1580, 11;
	add.u32 	%r1584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1580, 7;
	shr.b32 	%rhs, %r1580, 25;
	add.u32 	%r1585, %lhs, %rhs;
	}
	xor.b32  	%r1586, %r1584, %r1585;
	xor.b32  	%r1587, %r1586, %r1583;
	xor.b32  	%r1588, %r1543, %r1506;
	and.b32  	%r1589, %r1580, %r1588;
	xor.b32  	%r1590, %r1589, %r1506;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 15;
	shr.b32 	%rhs, %r1529, 17;
	add.u32 	%r1591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 13;
	shr.b32 	%rhs, %r1529, 19;
	add.u32 	%r1592, %lhs, %rhs;
	}
	shr.u32 	%r1593, %r1529, 10;
	xor.b32  	%r1594, %r1592, %r1593;
	xor.b32  	%r1595, %r1594, %r1591;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 25;
	shr.b32 	%rhs, %r1047, 7;
	add.u32 	%r1596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 14;
	shr.b32 	%rhs, %r1047, 18;
	add.u32 	%r1597, %lhs, %rhs;
	}
	shr.u32 	%r1598, %r1047, 3;
	xor.b32  	%r1599, %r1597, %r1598;
	xor.b32  	%r1600, %r1599, %r1596;
	add.s32 	%r1601, %r1083, %r1335;
	add.s32 	%r1602, %r1601, %r1340;
	add.s32 	%r1603, %r1602, %r1007;
	add.s32 	%r1604, %r1603, %r1002;
	add.s32 	%r1605, %r1604, %r1600;
	add.s32 	%r1606, %r1605, %r1595;
	shl.b32 	%r1607, %r783, 1;
	add.s32 	%r1608, %r1606, %r1607;
	add.s32 	%r1609, %r31, %r4123;
	add.s32 	%r1610, %r1609, %r1608;
	add.s32 	%r1611, %r1610, %r1469;
	add.s32 	%r1612, %r1611, %r1590;
	add.s32 	%r1613, %r1612, %r1587;
	add.s32 	%r1614, %r1613, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 30;
	shr.b32 	%rhs, %r1582, 2;
	add.u32 	%r1615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 19;
	shr.b32 	%rhs, %r1582, 13;
	add.u32 	%r1616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1582, 10;
	shr.b32 	%rhs, %r1582, 22;
	add.u32 	%r1617, %lhs, %rhs;
	}
	xor.b32  	%r1618, %r1616, %r1617;
	xor.b32  	%r1619, %r1618, %r1615;
	and.b32  	%r1620, %r1582, %r1545;
	or.b32  	%r1621, %r1582, %r1545;
	and.b32  	%r1622, %r1621, %r1508;
	or.b32  	%r1623, %r1622, %r1620;
	add.s32 	%r1624, %r1614, %r1471;
	add.s32 	%r1625, %r1619, %r1623;
	add.s32 	%r1626, %r1625, %r1614;
	.loc 2 146 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 26;
	shr.b32 	%rhs, %r1624, 6;
	add.u32 	%r1627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 21;
	shr.b32 	%rhs, %r1624, 11;
	add.u32 	%r1628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1624, 7;
	shr.b32 	%rhs, %r1624, 25;
	add.u32 	%r1629, %lhs, %rhs;
	}
	xor.b32  	%r1630, %r1628, %r1629;
	xor.b32  	%r1631, %r1630, %r1627;
	xor.b32  	%r1632, %r1580, %r1543;
	and.b32  	%r1633, %r1624, %r1632;
	xor.b32  	%r1634, %r1633, %r1543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 15;
	shr.b32 	%rhs, %r1566, 17;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 13;
	shr.b32 	%rhs, %r1566, 19;
	add.u32 	%r1636, %lhs, %rhs;
	}
	shr.u32 	%r1637, %r1566, 10;
	xor.b32  	%r1638, %r1636, %r1637;
	xor.b32  	%r1639, %r1638, %r1635;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 25;
	shr.b32 	%rhs, %r1084, 7;
	add.u32 	%r1640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 14;
	shr.b32 	%rhs, %r1084, 18;
	add.u32 	%r1641, %lhs, %rhs;
	}
	shr.u32 	%r1642, %r1084, 3;
	xor.b32  	%r1643, %r1641, %r1642;
	xor.b32  	%r1644, %r1643, %r1640;
	add.s32 	%r1645, %r1644, %r1047;
	add.s32 	%r1646, %r1645, %r1381;
	add.s32 	%r1647, %r1646, %r1639;
	add.s32 	%r1648, %r1647, %r1506;
	add.s32 	%r1649, %r1648, %r1634;
	add.s32 	%r1650, %r1649, %r1631;
	add.s32 	%r1651, %r1650, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 30;
	shr.b32 	%rhs, %r1626, 2;
	add.u32 	%r1652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 19;
	shr.b32 	%rhs, %r1626, 13;
	add.u32 	%r1653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1626, 10;
	shr.b32 	%rhs, %r1626, 22;
	add.u32 	%r1654, %lhs, %rhs;
	}
	xor.b32  	%r1655, %r1653, %r1654;
	xor.b32  	%r1656, %r1655, %r1652;
	and.b32  	%r1657, %r1626, %r1582;
	or.b32  	%r1658, %r1626, %r1582;
	and.b32  	%r1659, %r1658, %r1545;
	or.b32  	%r1660, %r1659, %r1657;
	add.s32 	%r1661, %r1651, %r1508;
	add.s32 	%r1662, %r1656, %r1660;
	add.s32 	%r1663, %r1662, %r1651;
	.loc 2 147 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 26;
	shr.b32 	%rhs, %r1661, 6;
	add.u32 	%r1664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 21;
	shr.b32 	%rhs, %r1661, 11;
	add.u32 	%r1665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1661, 7;
	shr.b32 	%rhs, %r1661, 25;
	add.u32 	%r1666, %lhs, %rhs;
	}
	xor.b32  	%r1667, %r1665, %r1666;
	xor.b32  	%r1668, %r1667, %r1664;
	xor.b32  	%r1669, %r1624, %r1580;
	and.b32  	%r1670, %r1661, %r1669;
	xor.b32  	%r1671, %r1670, %r1580;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 15;
	shr.b32 	%rhs, %r1610, 17;
	add.u32 	%r1672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1610, 13;
	shr.b32 	%rhs, %r1610, 19;
	add.u32 	%r1673, %lhs, %rhs;
	}
	shr.u32 	%r1674, %r1610, 10;
	xor.b32  	%r1675, %r1673, %r1674;
	xor.b32  	%r1676, %r1675, %r1672;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 25;
	shr.b32 	%rhs, %r1121, 7;
	add.u32 	%r1677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 14;
	shr.b32 	%rhs, %r1121, 18;
	add.u32 	%r1678, %lhs, %rhs;
	}
	shr.u32 	%r1679, %r1121, 3;
	xor.b32  	%r1680, %r1678, %r1679;
	xor.b32  	%r1681, %r1680, %r1677;
	add.s32 	%r1682, %r1076, %r1081;
	add.s32 	%r1683, %r1682, %r1155;
	add.s32 	%r1684, %r1683, %r693;
	add.s32 	%r1685, %r1684, %r903;
	add.s32 	%r1686, %r1685, %r1150;
	add.s32 	%r1687, %r1686, %r1415;
	add.s32 	%r1688, %r1687, %r1410;
	add.s32 	%r1689, %r1688, %r1681;
	add.s32 	%r1690, %r1689, %r1676;
	mad.lo.s32 	%r1691, %r634, 3, %r1690;
	shl.b32 	%r1692, %r843, 1;
	add.s32 	%r1693, %r1691, %r1692;
	add.s32 	%r1694, %r27, %r4124;
	add.s32 	%r1695, %r1694, %r1693;
	add.s32 	%r1696, %r1695, %r1543;
	add.s32 	%r1697, %r1696, %r1671;
	add.s32 	%r1698, %r1697, %r1668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 30;
	shr.b32 	%rhs, %r1663, 2;
	add.u32 	%r1699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 19;
	shr.b32 	%rhs, %r1663, 13;
	add.u32 	%r1700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1663, 10;
	shr.b32 	%rhs, %r1663, 22;
	add.u32 	%r1701, %lhs, %rhs;
	}
	xor.b32  	%r1702, %r1700, %r1701;
	xor.b32  	%r1703, %r1702, %r1699;
	and.b32  	%r1704, %r1663, %r1626;
	or.b32  	%r1705, %r1663, %r1626;
	and.b32  	%r1706, %r1705, %r1582;
	or.b32  	%r1707, %r1706, %r1704;
	add.s32 	%r1708, %r1698, %r1545;
	add.s32 	%r1709, %r1703, %r1707;
	add.s32 	%r1710, %r1709, %r1698;
	.loc 2 148 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 26;
	shr.b32 	%rhs, %r1708, 6;
	add.u32 	%r1711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 21;
	shr.b32 	%rhs, %r1708, 11;
	add.u32 	%r1712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1708, 7;
	shr.b32 	%rhs, %r1708, 25;
	add.u32 	%r1713, %lhs, %rhs;
	}
	xor.b32  	%r1714, %r1712, %r1713;
	xor.b32  	%r1715, %r1714, %r1711;
	xor.b32  	%r1716, %r1661, %r1624;
	and.b32  	%r1717, %r1708, %r1716;
	xor.b32  	%r1718, %r1717, %r1624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 15;
	shr.b32 	%rhs, %r1647, 17;
	add.u32 	%r1719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1647, 13;
	shr.b32 	%rhs, %r1647, 19;
	add.u32 	%r1720, %lhs, %rhs;
	}
	shr.u32 	%r1721, %r1647, 10;
	xor.b32  	%r1722, %r1720, %r1721;
	xor.b32  	%r1723, %r1722, %r1719;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 25;
	shr.b32 	%rhs, %r1158, 7;
	add.u32 	%r1724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 14;
	shr.b32 	%rhs, %r1158, 18;
	add.u32 	%r1725, %lhs, %rhs;
	}
	shr.u32 	%r1726, %r1158, 3;
	xor.b32  	%r1727, %r1725, %r1726;
	xor.b32  	%r1728, %r1727, %r1724;
	add.s32 	%r1729, %r1728, %r1121;
	add.s32 	%r1730, %r1729, %r1455;
	add.s32 	%r1731, %r1730, %r1723;
	add.s32 	%r1732, %r1731, %r1580;
	add.s32 	%r1733, %r1732, %r1718;
	add.s32 	%r1734, %r1733, %r1715;
	add.s32 	%r1735, %r1734, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 30;
	shr.b32 	%rhs, %r1710, 2;
	add.u32 	%r1736, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 19;
	shr.b32 	%rhs, %r1710, 13;
	add.u32 	%r1737, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1710, 10;
	shr.b32 	%rhs, %r1710, 22;
	add.u32 	%r1738, %lhs, %rhs;
	}
	xor.b32  	%r1739, %r1737, %r1738;
	xor.b32  	%r1740, %r1739, %r1736;
	and.b32  	%r1741, %r1710, %r1663;
	or.b32  	%r1742, %r1710, %r1663;
	and.b32  	%r1743, %r1742, %r1626;
	or.b32  	%r1744, %r1743, %r1741;
	add.s32 	%r1745, %r1735, %r1582;
	add.s32 	%r1746, %r1740, %r1744;
	add.s32 	%r1747, %r1746, %r1735;
	.loc 2 149 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1745, 26;
	shr.b32 	%rhs, %r1745, 6;
	add.u32 	%r1748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1745, 21;
	shr.b32 	%rhs, %r1745, 11;
	add.u32 	%r1749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1745, 7;
	shr.b32 	%rhs, %r1745, 25;
	add.u32 	%r1750, %lhs, %rhs;
	}
	xor.b32  	%r1751, %r1749, %r1750;
	xor.b32  	%r1752, %r1751, %r1748;
	xor.b32  	%r1753, %r1708, %r1661;
	and.b32  	%r1754, %r1745, %r1753;
	xor.b32  	%r1755, %r1754, %r1661;
	add.s32 	%r1756, %r1695, -883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 15;
	shr.b32 	%rhs, %r1756, 17;
	add.u32 	%r1757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1756, 13;
	shr.b32 	%rhs, %r1756, 19;
	add.u32 	%r1758, %lhs, %rhs;
	}
	shr.u32 	%r1759, %r1756, 10;
	xor.b32  	%r1760, %r1758, %r1759;
	xor.b32  	%r1761, %r1760, %r1757;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 25;
	shr.b32 	%rhs, %r1195, 7;
	add.u32 	%r1762, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 14;
	shr.b32 	%rhs, %r1195, 18;
	add.u32 	%r1763, %lhs, %rhs;
	}
	shr.u32 	%r1764, %r1195, 3;
	xor.b32  	%r1765, %r1763, %r1764;
	xor.b32  	%r1766, %r1765, %r1762;
	add.s32 	%r1767, %r1766, %r1158;
	add.s32 	%r1768, %r1767, %r1492;
	add.s32 	%r1769, %r1768, %r1761;
	add.s32 	%r1770, %r1769, %r1624;
	add.s32 	%r1771, %r1770, %r1755;
	add.s32 	%r1772, %r1771, %r1752;
	add.s32 	%r1773, %r1772, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 30;
	shr.b32 	%rhs, %r1747, 2;
	add.u32 	%r1774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 19;
	shr.b32 	%rhs, %r1747, 13;
	add.u32 	%r1775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1747, 10;
	shr.b32 	%rhs, %r1747, 22;
	add.u32 	%r1776, %lhs, %rhs;
	}
	xor.b32  	%r1777, %r1775, %r1776;
	xor.b32  	%r1778, %r1777, %r1774;
	and.b32  	%r1779, %r1747, %r1710;
	or.b32  	%r1780, %r1747, %r1710;
	and.b32  	%r1781, %r1780, %r1663;
	or.b32  	%r1782, %r1781, %r1779;
	add.s32 	%r1783, %r1773, %r1626;
	add.s32 	%r1784, %r1778, %r1782;
	add.s32 	%r1785, %r1784, %r1773;
	.loc 2 150 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 26;
	shr.b32 	%rhs, %r1783, 6;
	add.u32 	%r1786, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 21;
	shr.b32 	%rhs, %r1783, 11;
	add.u32 	%r1787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1783, 7;
	shr.b32 	%rhs, %r1783, 25;
	add.u32 	%r1788, %lhs, %rhs;
	}
	xor.b32  	%r1789, %r1787, %r1788;
	xor.b32  	%r1790, %r1789, %r1786;
	xor.b32  	%r1791, %r1745, %r1708;
	and.b32  	%r1792, %r1783, %r1791;
	xor.b32  	%r1793, %r1792, %r1708;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1731, 15;
	shr.b32 	%rhs, %r1731, 17;
	add.u32 	%r1794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1731, 13;
	shr.b32 	%rhs, %r1731, 19;
	add.u32 	%r1795, %lhs, %rhs;
	}
	shr.u32 	%r1796, %r1731, 10;
	xor.b32  	%r1797, %r1795, %r1796;
	xor.b32  	%r1798, %r1797, %r1794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 25;
	shr.b32 	%rhs, %r1232, 7;
	add.u32 	%r1799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 14;
	shr.b32 	%rhs, %r1232, 18;
	add.u32 	%r1800, %lhs, %rhs;
	}
	shr.u32 	%r1801, %r1232, 3;
	xor.b32  	%r1802, %r1800, %r1801;
	xor.b32  	%r1803, %r1802, %r1799;
	add.s32 	%r1804, %r1803, %r1195;
	add.s32 	%r1805, %r1804, %r1529;
	add.s32 	%r1806, %r1805, %r1798;
	add.s32 	%r1807, %r1806, %r1661;
	add.s32 	%r1808, %r1807, %r1793;
	add.s32 	%r1809, %r1808, %r1790;
	add.s32 	%r1810, %r1809, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 30;
	shr.b32 	%rhs, %r1785, 2;
	add.u32 	%r1811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 19;
	shr.b32 	%rhs, %r1785, 13;
	add.u32 	%r1812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1785, 10;
	shr.b32 	%rhs, %r1785, 22;
	add.u32 	%r1813, %lhs, %rhs;
	}
	xor.b32  	%r1814, %r1812, %r1813;
	xor.b32  	%r1815, %r1814, %r1811;
	and.b32  	%r1816, %r1785, %r1747;
	or.b32  	%r1817, %r1785, %r1747;
	and.b32  	%r1818, %r1817, %r1710;
	or.b32  	%r1819, %r1818, %r1816;
	add.s32 	%r1820, %r1810, %r1663;
	add.s32 	%r1821, %r1815, %r1819;
	add.s32 	%r1822, %r1821, %r1810;
	.loc 2 151 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 26;
	shr.b32 	%rhs, %r1820, 6;
	add.u32 	%r1823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 21;
	shr.b32 	%rhs, %r1820, 11;
	add.u32 	%r1824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1820, 7;
	shr.b32 	%rhs, %r1820, 25;
	add.u32 	%r1825, %lhs, %rhs;
	}
	xor.b32  	%r1826, %r1824, %r1825;
	xor.b32  	%r1827, %r1826, %r1823;
	xor.b32  	%r1828, %r1783, %r1745;
	and.b32  	%r1829, %r1820, %r1828;
	xor.b32  	%r1830, %r1829, %r1745;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 15;
	shr.b32 	%rhs, %r1769, 17;
	add.u32 	%r1831, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1769, 13;
	shr.b32 	%rhs, %r1769, 19;
	add.u32 	%r1832, %lhs, %rhs;
	}
	shr.u32 	%r1833, %r1769, 10;
	xor.b32  	%r1834, %r1832, %r1833;
	xor.b32  	%r1835, %r1834, %r1831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 25;
	shr.b32 	%rhs, %r1269, 7;
	add.u32 	%r1836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1269, 14;
	shr.b32 	%rhs, %r1269, 18;
	add.u32 	%r1837, %lhs, %rhs;
	}
	shr.u32 	%r1838, %r1269, 3;
	xor.b32  	%r1839, %r1837, %r1838;
	xor.b32  	%r1840, %r1839, %r1836;
	add.s32 	%r1841, %r1840, %r1232;
	add.s32 	%r1842, %r1841, %r1566;
	add.s32 	%r1843, %r1842, %r1835;
	add.s32 	%r1844, %r1843, %r1708;
	add.s32 	%r1845, %r1844, %r1830;
	add.s32 	%r1846, %r1845, %r1827;
	add.s32 	%r1847, %r1846, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1822, 30;
	shr.b32 	%rhs, %r1822, 2;
	add.u32 	%r1848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1822, 19;
	shr.b32 	%rhs, %r1822, 13;
	add.u32 	%r1849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1822, 10;
	shr.b32 	%rhs, %r1822, 22;
	add.u32 	%r1850, %lhs, %rhs;
	}
	xor.b32  	%r1851, %r1849, %r1850;
	xor.b32  	%r1852, %r1851, %r1848;
	and.b32  	%r1853, %r1822, %r1785;
	or.b32  	%r1854, %r1822, %r1785;
	and.b32  	%r1855, %r1854, %r1747;
	or.b32  	%r1856, %r1855, %r1853;
	add.s32 	%r1857, %r1847, %r1710;
	add.s32 	%r1858, %r1852, %r1856;
	add.s32 	%r1859, %r1858, %r1847;
	.loc 2 152 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1857, 26;
	shr.b32 	%rhs, %r1857, 6;
	add.u32 	%r1860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1857, 21;
	shr.b32 	%rhs, %r1857, 11;
	add.u32 	%r1861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1857, 7;
	shr.b32 	%rhs, %r1857, 25;
	add.u32 	%r1862, %lhs, %rhs;
	}
	xor.b32  	%r1863, %r1861, %r1862;
	xor.b32  	%r1864, %r1863, %r1860;
	xor.b32  	%r1865, %r1820, %r1783;
	and.b32  	%r1866, %r1857, %r1865;
	xor.b32  	%r1867, %r1866, %r1783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 15;
	shr.b32 	%rhs, %r1806, 17;
	add.u32 	%r1868, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 13;
	shr.b32 	%rhs, %r1806, 19;
	add.u32 	%r1869, %lhs, %rhs;
	}
	shr.u32 	%r1870, %r1806, 10;
	xor.b32  	%r1871, %r1869, %r1870;
	xor.b32  	%r1872, %r1871, %r1868;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 25;
	shr.b32 	%rhs, %r1306, 7;
	add.u32 	%r1873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 14;
	shr.b32 	%rhs, %r1306, 18;
	add.u32 	%r1874, %lhs, %rhs;
	}
	shr.u32 	%r1875, %r1306, 3;
	xor.b32  	%r1876, %r1874, %r1875;
	xor.b32  	%r1877, %r1876, %r1873;
	add.s32 	%r1878, %r723, %r1266;
	add.s32 	%r1879, %r1878, %r1261;
	add.s32 	%r1880, %r1879, %r843;
	add.s32 	%r1881, %r1880, %r634;
	add.s32 	%r1882, %r1881, %r1081;
	add.s32 	%r1883, %r1882, %r1076;
	add.s32 	%r1884, %r1883, %r1335;
	add.s32 	%r1885, %r1884, %r1340;
	add.s32 	%r1886, %r1885, %r1600;
	add.s32 	%r1887, %r1886, %r1595;
	add.s32 	%r1888, %r1887, %r1877;
	add.s32 	%r1889, %r1888, %r1872;
	mad.lo.s32 	%r1890, %r783, 3, %r1889;
	add.s32 	%r1891, %r1007, %r1002;
	shl.b32 	%r1892, %r1891, 1;
	add.s32 	%r1893, %r1890, %r1892;
	add.s32 	%r1894, %r4120, %r1893;
	add.s32 	%r1895, %r1894, %r1745;
	add.s32 	%r1896, %r1895, %r1867;
	add.s32 	%r1897, %r1896, %r1864;
	add.s32 	%r1898, %r1897, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 30;
	shr.b32 	%rhs, %r1859, 2;
	add.u32 	%r1899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 19;
	shr.b32 	%rhs, %r1859, 13;
	add.u32 	%r1900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 10;
	shr.b32 	%rhs, %r1859, 22;
	add.u32 	%r1901, %lhs, %rhs;
	}
	xor.b32  	%r1902, %r1900, %r1901;
	xor.b32  	%r1903, %r1902, %r1899;
	and.b32  	%r1904, %r1859, %r1822;
	or.b32  	%r1905, %r1859, %r1822;
	and.b32  	%r1906, %r1905, %r1785;
	or.b32  	%r1907, %r1906, %r1904;
	add.s32 	%r1908, %r1898, %r1747;
	add.s32 	%r1909, %r1903, %r1907;
	add.s32 	%r1910, %r1909, %r1898;
	.loc 2 153 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1908, 26;
	shr.b32 	%rhs, %r1908, 6;
	add.u32 	%r1911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1908, 21;
	shr.b32 	%rhs, %r1908, 11;
	add.u32 	%r1912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1908, 7;
	shr.b32 	%rhs, %r1908, 25;
	add.u32 	%r1913, %lhs, %rhs;
	}
	xor.b32  	%r1914, %r1912, %r1913;
	xor.b32  	%r1915, %r1914, %r1911;
	xor.b32  	%r1916, %r1857, %r1820;
	and.b32  	%r1917, %r1908, %r1916;
	xor.b32  	%r1918, %r1917, %r1820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 15;
	shr.b32 	%rhs, %r1843, 17;
	add.u32 	%r1919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1843, 13;
	shr.b32 	%rhs, %r1843, 19;
	add.u32 	%r1920, %lhs, %rhs;
	}
	shr.u32 	%r1921, %r1843, 10;
	xor.b32  	%r1922, %r1920, %r1921;
	xor.b32  	%r1923, %r1922, %r1919;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 25;
	shr.b32 	%rhs, %r1344, 7;
	add.u32 	%r1924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 14;
	shr.b32 	%rhs, %r1344, 18;
	add.u32 	%r1925, %lhs, %rhs;
	}
	shr.u32 	%r1926, %r1344, 3;
	xor.b32  	%r1927, %r1925, %r1926;
	xor.b32  	%r1928, %r1927, %r1924;
	add.s32 	%r1929, %r1928, %r1306;
	add.s32 	%r1930, %r1929, %r1647;
	add.s32 	%r1931, %r1930, %r1923;
	add.s32 	%r1932, %r1931, %r1783;
	add.s32 	%r1933, %r1932, %r1918;
	add.s32 	%r1934, %r1933, %r1915;
	add.s32 	%r1935, %r1934, 2024104815;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 30;
	shr.b32 	%rhs, %r1910, 2;
	add.u32 	%r1936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 19;
	shr.b32 	%rhs, %r1910, 13;
	add.u32 	%r1937, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1910, 10;
	shr.b32 	%rhs, %r1910, 22;
	add.u32 	%r1938, %lhs, %rhs;
	}
	xor.b32  	%r1939, %r1937, %r1938;
	xor.b32  	%r1940, %r1939, %r1936;
	and.b32  	%r1941, %r1910, %r1859;
	or.b32  	%r1942, %r1910, %r1859;
	and.b32  	%r1943, %r1942, %r1822;
	or.b32  	%r1944, %r1943, %r1941;
	add.s32 	%r1945, %r1935, %r1785;
	add.s32 	%r1946, %r1940, %r1944;
	add.s32 	%r1947, %r1946, %r1935;
	.loc 2 154 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1945, 26;
	shr.b32 	%rhs, %r1945, 6;
	add.u32 	%r1948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1945, 21;
	shr.b32 	%rhs, %r1945, 11;
	add.u32 	%r1949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1945, 7;
	shr.b32 	%rhs, %r1945, 25;
	add.u32 	%r1950, %lhs, %rhs;
	}
	xor.b32  	%r1951, %r1949, %r1950;
	xor.b32  	%r1952, %r1951, %r1948;
	xor.b32  	%r1953, %r1908, %r1857;
	and.b32  	%r1954, %r1945, %r1953;
	xor.b32  	%r1955, %r1954, %r1857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1894, 15;
	shr.b32 	%rhs, %r1894, 17;
	add.u32 	%r1956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1894, 13;
	shr.b32 	%rhs, %r1894, 19;
	add.u32 	%r1957, %lhs, %rhs;
	}
	shr.u32 	%r1958, %r1894, 10;
	xor.b32  	%r1959, %r1957, %r1958;
	xor.b32  	%r1960, %r1959, %r1956;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 25;
	shr.b32 	%rhs, %r1381, 7;
	add.u32 	%r1961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1381, 14;
	shr.b32 	%rhs, %r1381, 18;
	add.u32 	%r1962, %lhs, %rhs;
	}
	shr.u32 	%r1963, %r1381, 3;
	xor.b32  	%r1964, %r1962, %r1963;
	xor.b32  	%r1965, %r1964, %r1961;
	add.s32 	%r1966, %r783, %r1340;
	add.s32 	%r1967, %r1966, %r1335;
	add.s32 	%r1968, %r1967, %r1155;
	add.s32 	%r1969, %r1968, %r693;
	add.s32 	%r1970, %r1969, %r903;
	add.s32 	%r1971, %r1970, %r1150;
	add.s32 	%r1972, %r1971, %r1415;
	add.s32 	%r1973, %r1972, %r1410;
	add.s32 	%r1974, %r1973, %r1681;
	add.s32 	%r1975, %r1974, %r1676;
	add.s32 	%r1976, %r1975, %r1965;
	add.s32 	%r1977, %r1976, %r1960;
	shl.b32 	%r1978, %r634, 2;
	add.s32 	%r1979, %r1977, %r1978;
	mad.lo.s32 	%r1980, %r843, 3, %r1979;
	shl.b32 	%r1981, %r1682, 1;
	add.s32 	%r1982, %r1980, %r1981;
	add.s32 	%r1983, %r26, %r4123;
	add.s32 	%r1984, %r1983, %r1982;
	add.s32 	%r1985, %r1984, %r1820;
	add.s32 	%r1986, %r1985, %r1955;
	add.s32 	%r1987, %r1986, %r1952;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 30;
	shr.b32 	%rhs, %r1947, 2;
	add.u32 	%r1988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 19;
	shr.b32 	%rhs, %r1947, 13;
	add.u32 	%r1989, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1947, 10;
	shr.b32 	%rhs, %r1947, 22;
	add.u32 	%r1990, %lhs, %rhs;
	}
	xor.b32  	%r1991, %r1989, %r1990;
	xor.b32  	%r1992, %r1991, %r1988;
	and.b32  	%r1993, %r1947, %r1910;
	or.b32  	%r1994, %r1947, %r1910;
	and.b32  	%r1995, %r1994, %r1859;
	or.b32  	%r1996, %r1995, %r1993;
	add.s32 	%r1997, %r1987, %r1822;
	add.s32 	%r1998, %r1992, %r1996;
	add.s32 	%r1999, %r1998, %r1987;
	.loc 2 155 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1997, 26;
	shr.b32 	%rhs, %r1997, 6;
	add.u32 	%r2000, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1997, 21;
	shr.b32 	%rhs, %r1997, 11;
	add.u32 	%r2001, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1997, 7;
	shr.b32 	%rhs, %r1997, 25;
	add.u32 	%r2002, %lhs, %rhs;
	}
	xor.b32  	%r2003, %r2001, %r2002;
	xor.b32  	%r2004, %r2003, %r2000;
	xor.b32  	%r2005, %r1945, %r1908;
	and.b32  	%r2006, %r1997, %r2005;
	xor.b32  	%r2007, %r2006, %r1908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 15;
	shr.b32 	%rhs, %r1931, 17;
	add.u32 	%r2008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1931, 13;
	shr.b32 	%rhs, %r1931, 19;
	add.u32 	%r2009, %lhs, %rhs;
	}
	shr.u32 	%r2010, %r1931, 10;
	xor.b32  	%r2011, %r2009, %r2010;
	xor.b32  	%r2012, %r2011, %r2008;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 25;
	shr.b32 	%rhs, %r1418, 7;
	add.u32 	%r2013, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1418, 14;
	shr.b32 	%rhs, %r1418, 18;
	add.u32 	%r2014, %lhs, %rhs;
	}
	shr.u32 	%r2015, %r1418, 3;
	xor.b32  	%r2016, %r2014, %r2015;
	xor.b32  	%r2017, %r2016, %r2013;
	add.s32 	%r2018, %r2017, %r1381;
	add.s32 	%r2019, %r2018, %r1731;
	add.s32 	%r2020, %r2019, %r2012;
	add.s32 	%r2021, %r2020, %r1857;
	add.s32 	%r2022, %r2021, %r2007;
	add.s32 	%r2023, %r2022, %r2004;
	add.s32 	%r2024, %r2023, -1933114872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 30;
	shr.b32 	%rhs, %r1999, 2;
	add.u32 	%r2025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 19;
	shr.b32 	%rhs, %r1999, 13;
	add.u32 	%r2026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1999, 10;
	shr.b32 	%rhs, %r1999, 22;
	add.u32 	%r2027, %lhs, %rhs;
	}
	xor.b32  	%r2028, %r2026, %r2027;
	xor.b32  	%r2029, %r2028, %r2025;
	and.b32  	%r2030, %r1999, %r1947;
	or.b32  	%r2031, %r1999, %r1947;
	and.b32  	%r2032, %r2031, %r1910;
	or.b32  	%r2033, %r2032, %r2030;
	add.s32 	%r2034, %r2024, %r1859;
	add.s32 	%r2035, %r2029, %r2033;
	add.s32 	%r2036, %r2035, %r2024;
	.loc 2 156 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 26;
	shr.b32 	%rhs, %r2034, 6;
	add.u32 	%r2037, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 21;
	shr.b32 	%rhs, %r2034, 11;
	add.u32 	%r2038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 7;
	shr.b32 	%rhs, %r2034, 25;
	add.u32 	%r2039, %lhs, %rhs;
	}
	xor.b32  	%r2040, %r2038, %r2039;
	xor.b32  	%r2041, %r2040, %r2037;
	xor.b32  	%r2042, %r1997, %r1945;
	and.b32  	%r2043, %r2034, %r2042;
	xor.b32  	%r2044, %r2043, %r1945;
	add.s32 	%r2045, %r1984, 2067236844;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 15;
	shr.b32 	%rhs, %r2045, 17;
	add.u32 	%r2046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2045, 13;
	shr.b32 	%rhs, %r2045, 19;
	add.u32 	%r2047, %lhs, %rhs;
	}
	shr.u32 	%r2048, %r2045, 10;
	xor.b32  	%r2049, %r2047, %r2048;
	xor.b32  	%r2050, %r2049, %r2046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 25;
	shr.b32 	%rhs, %r1455, 7;
	add.u32 	%r2051, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1455, 14;
	shr.b32 	%rhs, %r1455, 18;
	add.u32 	%r2052, %lhs, %rhs;
	}
	shr.u32 	%r2053, %r1455, 3;
	xor.b32  	%r2054, %r2052, %r2053;
	xor.b32  	%r2055, %r2054, %r2051;
	add.s32 	%r2056, %r2055, %r1418;
	add.s32 	%r2057, %r2056, %r1769;
	add.s32 	%r2058, %r2057, %r2050;
	add.s32 	%r2059, %r2058, %r1908;
	add.s32 	%r2060, %r2059, %r2044;
	add.s32 	%r2061, %r2060, %r2041;
	add.s32 	%r2062, %r2061, -1866530822;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 30;
	shr.b32 	%rhs, %r2036, 2;
	add.u32 	%r2063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 19;
	shr.b32 	%rhs, %r2036, 13;
	add.u32 	%r2064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2036, 10;
	shr.b32 	%rhs, %r2036, 22;
	add.u32 	%r2065, %lhs, %rhs;
	}
	xor.b32  	%r2066, %r2064, %r2065;
	xor.b32  	%r2067, %r2066, %r2063;
	and.b32  	%r2068, %r2036, %r1999;
	or.b32  	%r2069, %r2036, %r1999;
	and.b32  	%r2070, %r2069, %r1947;
	or.b32  	%r2071, %r2070, %r2068;
	add.s32 	%r2072, %r2062, %r1910;
	add.s32 	%r2073, %r2067, %r2071;
	add.s32 	%r2074, %r2073, %r2062;
	.loc 2 157 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2072, 26;
	shr.b32 	%rhs, %r2072, 6;
	add.u32 	%r2075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2072, 21;
	shr.b32 	%rhs, %r2072, 11;
	add.u32 	%r2076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2072, 7;
	shr.b32 	%rhs, %r2072, 25;
	add.u32 	%r2077, %lhs, %rhs;
	}
	xor.b32  	%r2078, %r2076, %r2077;
	xor.b32  	%r2079, %r2078, %r2075;
	xor.b32  	%r2080, %r2034, %r1997;
	and.b32  	%r2081, %r2072, %r2080;
	xor.b32  	%r2082, %r2081, %r1997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 15;
	shr.b32 	%rhs, %r2020, 17;
	add.u32 	%r2083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2020, 13;
	shr.b32 	%rhs, %r2020, 19;
	add.u32 	%r2084, %lhs, %rhs;
	}
	shr.u32 	%r2085, %r2020, 10;
	xor.b32  	%r2086, %r2084, %r2085;
	xor.b32  	%r2087, %r2086, %r2083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 25;
	shr.b32 	%rhs, %r1492, 7;
	add.u32 	%r2088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1492, 14;
	shr.b32 	%rhs, %r1492, 18;
	add.u32 	%r2089, %lhs, %rhs;
	}
	shr.u32 	%r2090, %r1492, 3;
	xor.b32  	%r2091, %r2089, %r2090;
	xor.b32  	%r2092, %r2091, %r2088;
	add.s32 	%r2093, %r2092, %r1455;
	add.s32 	%r2094, %r2093, %r1806;
	add.s32 	%r2095, %r2094, %r2087;
	add.s32 	%r2096, %r2095, %r1945;
	add.s32 	%r2097, %r2096, %r2082;
	add.s32 	%r2098, %r2097, %r2079;
	add.s32 	%r2099, %r2098, -1538233109;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 30;
	shr.b32 	%rhs, %r2074, 2;
	add.u32 	%r2100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 19;
	shr.b32 	%rhs, %r2074, 13;
	add.u32 	%r2101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 10;
	shr.b32 	%rhs, %r2074, 22;
	add.u32 	%r2102, %lhs, %rhs;
	}
	xor.b32  	%r2103, %r2101, %r2102;
	xor.b32  	%r2104, %r2103, %r2100;
	and.b32  	%r2105, %r2074, %r2036;
	or.b32  	%r2106, %r2074, %r2036;
	and.b32  	%r2107, %r2106, %r1999;
	or.b32  	%r2108, %r2107, %r2105;
	add.s32 	%r2109, %r2099, %r1947;
	add.s32 	%r2110, %r2104, %r2108;
	add.s32 	%r2111, %r2110, %r2099;
	.loc 2 158 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2109, 26;
	shr.b32 	%rhs, %r2109, 6;
	add.u32 	%r2112, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2109, 21;
	shr.b32 	%rhs, %r2109, 11;
	add.u32 	%r2113, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2109, 7;
	shr.b32 	%rhs, %r2109, 25;
	add.u32 	%r2114, %lhs, %rhs;
	}
	xor.b32  	%r2115, %r2113, %r2114;
	xor.b32  	%r2116, %r2115, %r2112;
	xor.b32  	%r2117, %r2072, %r2034;
	and.b32  	%r2118, %r2109, %r2117;
	xor.b32  	%r2119, %r2118, %r2034;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 15;
	shr.b32 	%rhs, %r2058, 17;
	add.u32 	%r2120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2058, 13;
	shr.b32 	%rhs, %r2058, 19;
	add.u32 	%r2121, %lhs, %rhs;
	}
	shr.u32 	%r2122, %r2058, 10;
	xor.b32  	%r2123, %r2121, %r2122;
	xor.b32  	%r2124, %r2123, %r2120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 25;
	shr.b32 	%rhs, %r1529, 7;
	add.u32 	%r2125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1529, 14;
	shr.b32 	%rhs, %r1529, 18;
	add.u32 	%r2126, %lhs, %rhs;
	}
	shr.u32 	%r2127, %r1529, 3;
	xor.b32  	%r2128, %r2126, %r2127;
	xor.b32  	%r2129, %r2128, %r2125;
	add.s32 	%r2130, %r2129, %r1492;
	add.s32 	%r2131, %r2130, %r1843;
	add.s32 	%r2132, %r2131, %r2124;
	add.s32 	%r2133, %r2132, %r1997;
	add.s32 	%r2134, %r2133, %r2119;
	add.s32 	%r2135, %r2134, %r2116;
	add.s32 	%r2136, %r2135, -1090935817;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 30;
	shr.b32 	%rhs, %r2111, 2;
	add.u32 	%r2137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 19;
	shr.b32 	%rhs, %r2111, 13;
	add.u32 	%r2138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2111, 10;
	shr.b32 	%rhs, %r2111, 22;
	add.u32 	%r2139, %lhs, %rhs;
	}
	xor.b32  	%r2140, %r2138, %r2139;
	xor.b32  	%r2141, %r2140, %r2137;
	and.b32  	%r2142, %r2111, %r2074;
	or.b32  	%r2143, %r2111, %r2074;
	and.b32  	%r2144, %r2143, %r2036;
	or.b32  	%r2145, %r2144, %r2142;
	add.s32 	%r2146, %r2136, %r1999;
	add.s32 	%r2147, %r2141, %r2145;
	add.s32 	%r2148, %r2147, %r2136;
	.loc 2 159 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2146, 26;
	shr.b32 	%rhs, %r2146, 6;
	add.u32 	%r2149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2146, 21;
	shr.b32 	%rhs, %r2146, 11;
	add.u32 	%r2150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2146, 7;
	shr.b32 	%rhs, %r2146, 25;
	add.u32 	%r2151, %lhs, %rhs;
	}
	xor.b32  	%r2152, %r2150, %r2151;
	xor.b32  	%r2153, %r2152, %r2149;
	xor.b32  	%r2154, %r2109, %r2072;
	and.b32  	%r2155, %r2146, %r2154;
	xor.b32  	%r2156, %r2155, %r2072;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 15;
	shr.b32 	%rhs, %r2095, 17;
	add.u32 	%r2157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2095, 13;
	shr.b32 	%rhs, %r2095, 19;
	add.u32 	%r2158, %lhs, %rhs;
	}
	shr.u32 	%r2159, %r2095, 10;
	xor.b32  	%r2160, %r2158, %r2159;
	xor.b32  	%r2161, %r2160, %r2157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 25;
	shr.b32 	%rhs, %r1566, 7;
	add.u32 	%r2162, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 14;
	shr.b32 	%rhs, %r1566, 18;
	add.u32 	%r2163, %lhs, %rhs;
	}
	shr.u32 	%r2164, %r1566, 3;
	xor.b32  	%r2165, %r2163, %r2164;
	xor.b32  	%r2166, %r2165, %r2162;
	add.s32 	%r2167, %r1877, %r1872;
	add.s32 	%r2168, %r2167, %r843;
	add.s32 	%r2169, %r2168, %r634;
	add.s32 	%r2170, %r2169, %r1081;
	add.s32 	%r2171, %r2170, %r1076;
	add.s32 	%r2172, %r2171, %r1335;
	add.s32 	%r2173, %r2172, %r1340;
	add.s32 	%r2174, %r2173, %r1600;
	add.s32 	%r2175, %r2174, %r1595;
	add.s32 	%r2176, %r2175, %r934;
	add.s32 	%r2177, %r2176, %r1526;
	add.s32 	%r2178, %r2177, %r1521;
	add.s32 	%r2179, %r2178, %r2166;
	add.s32 	%r2180, %r2179, %r2161;
	shl.b32 	%r2181, %r783, 2;
	add.s32 	%r2182, %r2180, %r2181;
	add.s32 	%r2183, %r723, %r1007;
	add.s32 	%r2184, %r2183, %r1002;
	mad.lo.s32 	%r2185, %r2184, 3, %r2182;
	add.s32 	%r2186, %r1266, %r1261;
	shl.b32 	%r2187, %r2186, 1;
	add.s32 	%r2188, %r2185, %r2187;
	add.s32 	%r2189, %r4121, %r2188;
	add.s32 	%r2190, %r2189, %r2034;
	add.s32 	%r2191, %r2190, %r2156;
	add.s32 	%r2192, %r2191, %r2153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 30;
	shr.b32 	%rhs, %r2148, 2;
	add.u32 	%r2193, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 19;
	shr.b32 	%rhs, %r2148, 13;
	add.u32 	%r2194, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2148, 10;
	shr.b32 	%rhs, %r2148, 22;
	add.u32 	%r2195, %lhs, %rhs;
	}
	xor.b32  	%r2196, %r2194, %r2195;
	xor.b32  	%r2197, %r2196, %r2193;
	and.b32  	%r2198, %r2148, %r2111;
	or.b32  	%r2199, %r2148, %r2111;
	and.b32  	%r2200, %r2199, %r2074;
	or.b32  	%r2201, %r2200, %r2198;
	add.s32 	%r2202, %r2197, %r2201;
	add.s32 	%r2203, %r2202, %r2192;
	.loc 2 163 1
	add.s32 	%r2204, %r2203, %r6;
	.loc 2 164 1
	add.s32 	%r2205, %r7, %r2148;
	.loc 2 165 1
	add.s32 	%r2206, %r8, %r2111;
	.loc 2 166 1
	add.s32 	%r2207, %r9, %r2074;
	.loc 2 159 1
	add.s32 	%r2208, %r2192, %r2036;
	.loc 2 167 1
	add.s32 	%r2209, %r2208, %r10;
	.loc 2 168 1
	add.s32 	%r2210, %r11, %r2146;
	.loc 2 169 1
	add.s32 	%r2211, %r12, %r2109;
	.loc 2 170 1
	add.s32 	%r2212, %r13, %r2072;
	.loc 2 189 1
	add.s32 	%r2213, %r2204, -1731730782;
	add.s32 	%r2214, %r2204, -66549683;
	.loc 2 190 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 26;
	shr.b32 	%rhs, %r2213, 6;
	add.u32 	%r2215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 21;
	shr.b32 	%rhs, %r2213, 11;
	add.u32 	%r2216, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2213, 7;
	shr.b32 	%rhs, %r2213, 25;
	add.u32 	%r2217, %lhs, %rhs;
	}
	xor.b32  	%r2218, %r2216, %r2217;
	xor.b32  	%r2219, %r2218, %r2215;
	and.b32  	%r2220, %r2213, -905233677;
	xor.b32  	%r2221, %r2220, -1694144372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2214, 30;
	shr.b32 	%rhs, %r2214, 2;
	add.u32 	%r2222, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2214, 19;
	shr.b32 	%rhs, %r2214, 13;
	add.u32 	%r2223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2214, 10;
	shr.b32 	%rhs, %r2214, 22;
	add.u32 	%r2224, %lhs, %rhs;
	}
	xor.b32  	%r2225, %r2223, %r2224;
	xor.b32  	%r2226, %r2225, %r2222;
	and.b32  	%r2227, %r2214, -781301534;
	or.b32  	%r2228, %r2227, 704751109;
	add.s32 	%r2229, %r2205, %r2221;
	add.s32 	%r2230, %r2229, %r2219;
	add.s32 	%r2231, %r2230, -852880978;
	add.s32 	%r2232, %r2226, %r2228;
	add.s32 	%r2233, %r2230, %r2232;
	add.s32 	%r2234, %r2233, -1866785220;
	.loc 2 191 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 26;
	shr.b32 	%rhs, %r2231, 6;
	add.u32 	%r2235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 21;
	shr.b32 	%rhs, %r2231, 11;
	add.u32 	%r2236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2231, 7;
	shr.b32 	%rhs, %r2231, 25;
	add.u32 	%r2237, %lhs, %rhs;
	}
	xor.b32  	%r2238, %r2236, %r2237;
	xor.b32  	%r2239, %r2238, %r2235;
	xor.b32  	%r2240, %r2213, 1359893119;
	and.b32  	%r2241, %r2231, %r2240;
	xor.b32  	%r2242, %r2241, 1359893119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 30;
	shr.b32 	%rhs, %r2234, 2;
	add.u32 	%r2243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 19;
	shr.b32 	%rhs, %r2234, 13;
	add.u32 	%r2244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2234, 10;
	shr.b32 	%rhs, %r2234, 22;
	add.u32 	%r2245, %lhs, %rhs;
	}
	xor.b32  	%r2246, %r2244, %r2245;
	xor.b32  	%r2247, %r2246, %r2243;
	and.b32  	%r2248, %r2234, %r2214;
	or.b32  	%r2249, %r2234, %r2214;
	and.b32  	%r2250, %r2249, 1779033703;
	or.b32  	%r2251, %r2250, %r2248;
	add.s32 	%r2252, %r2206, %r2242;
	add.s32 	%r2253, %r2252, %r2239;
	add.s32 	%r2254, %r2253, 204346080;
	add.s32 	%r2255, %r2247, %r2251;
	add.s32 	%r2256, %r2253, %r2255;
	add.s32 	%r2257, %r2256, 1355179099;
	.loc 2 192 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 26;
	shr.b32 	%rhs, %r2254, 6;
	add.u32 	%r2258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 21;
	shr.b32 	%rhs, %r2254, 11;
	add.u32 	%r2259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2254, 7;
	shr.b32 	%rhs, %r2254, 25;
	add.u32 	%r2260, %lhs, %rhs;
	}
	xor.b32  	%r2261, %r2259, %r2260;
	xor.b32  	%r2262, %r2261, %r2258;
	xor.b32  	%r2263, %r2231, %r2213;
	and.b32  	%r2264, %r2254, %r2263;
	xor.b32  	%r2265, %r2264, %r2213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 30;
	shr.b32 	%rhs, %r2257, 2;
	add.u32 	%r2266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 19;
	shr.b32 	%rhs, %r2257, 13;
	add.u32 	%r2267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2257, 10;
	shr.b32 	%rhs, %r2257, 22;
	add.u32 	%r2268, %lhs, %rhs;
	}
	xor.b32  	%r2269, %r2267, %r2268;
	xor.b32  	%r2270, %r2269, %r2266;
	and.b32  	%r2271, %r2257, %r2234;
	or.b32  	%r2272, %r2257, %r2234;
	and.b32  	%r2273, %r2272, %r2214;
	or.b32  	%r2274, %r2273, %r2271;
	add.s32 	%r2275, %r2207, %r2265;
	add.s32 	%r2276, %r2275, %r2262;
	add.s32 	%r2277, %r2276, -1529998197;
	add.s32 	%r2278, %r2270, %r2274;
	add.s32 	%r2279, %r2276, %r2278;
	add.s32 	%r2280, %r2279, 985935396;
	.loc 2 193 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 26;
	shr.b32 	%rhs, %r2277, 6;
	add.u32 	%r2281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 21;
	shr.b32 	%rhs, %r2277, 11;
	add.u32 	%r2282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2277, 7;
	shr.b32 	%rhs, %r2277, 25;
	add.u32 	%r2283, %lhs, %rhs;
	}
	xor.b32  	%r2284, %r2282, %r2283;
	xor.b32  	%r2285, %r2284, %r2281;
	xor.b32  	%r2286, %r2254, %r2231;
	and.b32  	%r2287, %r2277, %r2286;
	xor.b32  	%r2288, %r2287, %r2231;
	add.s32 	%r2289, %r2204, %r2209;
	add.s32 	%r2290, %r2289, %r2288;
	add.s32 	%r2291, %r2290, %r2285;
	add.s32 	%r2292, %r2291, -769743619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 30;
	shr.b32 	%rhs, %r2280, 2;
	add.u32 	%r2293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 19;
	shr.b32 	%rhs, %r2280, 13;
	add.u32 	%r2294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2280, 10;
	shr.b32 	%rhs, %r2280, 22;
	add.u32 	%r2295, %lhs, %rhs;
	}
	xor.b32  	%r2296, %r2294, %r2295;
	xor.b32  	%r2297, %r2296, %r2293;
	and.b32  	%r2298, %r2280, %r2257;
	or.b32  	%r2299, %r2280, %r2257;
	and.b32  	%r2300, %r2299, %r2234;
	or.b32  	%r2301, %r2300, %r2298;
	add.s32 	%r2302, %r2292, %r2214;
	add.s32 	%r2303, %r2297, %r2301;
	add.s32 	%r2304, %r2303, %r2292;
	.loc 2 194 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2302, 26;
	shr.b32 	%rhs, %r2302, 6;
	add.u32 	%r2305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2302, 21;
	shr.b32 	%rhs, %r2302, 11;
	add.u32 	%r2306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2302, 7;
	shr.b32 	%rhs, %r2302, 25;
	add.u32 	%r2307, %lhs, %rhs;
	}
	xor.b32  	%r2308, %r2306, %r2307;
	xor.b32  	%r2309, %r2308, %r2305;
	xor.b32  	%r2310, %r2277, %r2254;
	and.b32  	%r2311, %r2302, %r2310;
	xor.b32  	%r2312, %r2311, %r2254;
	add.s32 	%r2313, %r2210, %r2231;
	add.s32 	%r2314, %r2313, %r2312;
	add.s32 	%r2315, %r2314, %r2309;
	add.s32 	%r2316, %r2315, 1508970993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 30;
	shr.b32 	%rhs, %r2304, 2;
	add.u32 	%r2317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 19;
	shr.b32 	%rhs, %r2304, 13;
	add.u32 	%r2318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2304, 10;
	shr.b32 	%rhs, %r2304, 22;
	add.u32 	%r2319, %lhs, %rhs;
	}
	xor.b32  	%r2320, %r2318, %r2319;
	xor.b32  	%r2321, %r2320, %r2317;
	and.b32  	%r2322, %r2304, %r2280;
	or.b32  	%r2323, %r2304, %r2280;
	and.b32  	%r2324, %r2323, %r2257;
	or.b32  	%r2325, %r2324, %r2322;
	add.s32 	%r2326, %r2316, %r2234;
	add.s32 	%r2327, %r2321, %r2325;
	add.s32 	%r2328, %r2327, %r2316;
	.loc 2 195 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 26;
	shr.b32 	%rhs, %r2326, 6;
	add.u32 	%r2329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 21;
	shr.b32 	%rhs, %r2326, 11;
	add.u32 	%r2330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2326, 7;
	shr.b32 	%rhs, %r2326, 25;
	add.u32 	%r2331, %lhs, %rhs;
	}
	xor.b32  	%r2332, %r2330, %r2331;
	xor.b32  	%r2333, %r2332, %r2329;
	xor.b32  	%r2334, %r2302, %r2277;
	and.b32  	%r2335, %r2326, %r2334;
	xor.b32  	%r2336, %r2335, %r2277;
	add.s32 	%r2337, %r2211, %r2254;
	add.s32 	%r2338, %r2337, %r2336;
	add.s32 	%r2339, %r2338, %r2333;
	add.s32 	%r2340, %r2339, -1841331548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 30;
	shr.b32 	%rhs, %r2328, 2;
	add.u32 	%r2341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 19;
	shr.b32 	%rhs, %r2328, 13;
	add.u32 	%r2342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2328, 10;
	shr.b32 	%rhs, %r2328, 22;
	add.u32 	%r2343, %lhs, %rhs;
	}
	xor.b32  	%r2344, %r2342, %r2343;
	xor.b32  	%r2345, %r2344, %r2341;
	and.b32  	%r2346, %r2328, %r2304;
	or.b32  	%r2347, %r2328, %r2304;
	and.b32  	%r2348, %r2347, %r2280;
	or.b32  	%r2349, %r2348, %r2346;
	add.s32 	%r2350, %r2340, %r2257;
	add.s32 	%r2351, %r2345, %r2349;
	add.s32 	%r2352, %r2351, %r2340;
	.loc 2 196 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2350, 26;
	shr.b32 	%rhs, %r2350, 6;
	add.u32 	%r2353, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2350, 21;
	shr.b32 	%rhs, %r2350, 11;
	add.u32 	%r2354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2350, 7;
	shr.b32 	%rhs, %r2350, 25;
	add.u32 	%r2355, %lhs, %rhs;
	}
	xor.b32  	%r2356, %r2354, %r2355;
	xor.b32  	%r2357, %r2356, %r2353;
	xor.b32  	%r2358, %r2326, %r2302;
	and.b32  	%r2359, %r2350, %r2358;
	xor.b32  	%r2360, %r2359, %r2302;
	add.s32 	%r2361, %r2212, %r2277;
	add.s32 	%r2362, %r2361, %r2360;
	add.s32 	%r2363, %r2362, %r2357;
	add.s32 	%r2364, %r2363, -1424204075;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 30;
	shr.b32 	%rhs, %r2352, 2;
	add.u32 	%r2365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 19;
	shr.b32 	%rhs, %r2352, 13;
	add.u32 	%r2366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2352, 10;
	shr.b32 	%rhs, %r2352, 22;
	add.u32 	%r2367, %lhs, %rhs;
	}
	xor.b32  	%r2368, %r2366, %r2367;
	xor.b32  	%r2369, %r2368, %r2365;
	and.b32  	%r2370, %r2352, %r2328;
	or.b32  	%r2371, %r2352, %r2328;
	and.b32  	%r2372, %r2371, %r2304;
	or.b32  	%r2373, %r2372, %r2370;
	add.s32 	%r2374, %r2364, %r2280;
	add.s32 	%r2375, %r2369, %r2373;
	add.s32 	%r2376, %r2375, %r2364;
	.loc 2 197 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2374, 26;
	shr.b32 	%rhs, %r2374, 6;
	add.u32 	%r2377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2374, 21;
	shr.b32 	%rhs, %r2374, 11;
	add.u32 	%r2378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2374, 7;
	shr.b32 	%rhs, %r2374, 25;
	add.u32 	%r2379, %lhs, %rhs;
	}
	xor.b32  	%r2380, %r2378, %r2379;
	xor.b32  	%r2381, %r2380, %r2377;
	xor.b32  	%r2382, %r2350, %r2326;
	and.b32  	%r2383, %r2374, %r2382;
	xor.b32  	%r2384, %r2383, %r2326;
	add.s32 	%r2385, %r2302, %r2384;
	add.s32 	%r2386, %r2385, %r2381;
	add.s32 	%r2387, %r2386, 1476897432;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 30;
	shr.b32 	%rhs, %r2376, 2;
	add.u32 	%r2388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 19;
	shr.b32 	%rhs, %r2376, 13;
	add.u32 	%r2389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2376, 10;
	shr.b32 	%rhs, %r2376, 22;
	add.u32 	%r2390, %lhs, %rhs;
	}
	xor.b32  	%r2391, %r2389, %r2390;
	xor.b32  	%r2392, %r2391, %r2388;
	and.b32  	%r2393, %r2376, %r2352;
	or.b32  	%r2394, %r2376, %r2352;
	and.b32  	%r2395, %r2394, %r2328;
	or.b32  	%r2396, %r2395, %r2393;
	add.s32 	%r2397, %r2387, %r2304;
	add.s32 	%r2398, %r2392, %r2396;
	add.s32 	%r2399, %r2398, %r2387;
	.loc 2 198 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 26;
	shr.b32 	%rhs, %r2397, 6;
	add.u32 	%r2400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 21;
	shr.b32 	%rhs, %r2397, 11;
	add.u32 	%r2401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2397, 7;
	shr.b32 	%rhs, %r2397, 25;
	add.u32 	%r2402, %lhs, %rhs;
	}
	xor.b32  	%r2403, %r2401, %r2402;
	xor.b32  	%r2404, %r2403, %r2400;
	xor.b32  	%r2405, %r2374, %r2350;
	and.b32  	%r2406, %r2397, %r2405;
	xor.b32  	%r2407, %r2406, %r2350;
	add.s32 	%r2408, %r2326, %r2407;
	add.s32 	%r2409, %r2408, %r2404;
	add.s32 	%r2410, %r2409, 310598401;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2399, 30;
	shr.b32 	%rhs, %r2399, 2;
	add.u32 	%r2411, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2399, 19;
	shr.b32 	%rhs, %r2399, 13;
	add.u32 	%r2412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2399, 10;
	shr.b32 	%rhs, %r2399, 22;
	add.u32 	%r2413, %lhs, %rhs;
	}
	xor.b32  	%r2414, %r2412, %r2413;
	xor.b32  	%r2415, %r2414, %r2411;
	and.b32  	%r2416, %r2399, %r2376;
	or.b32  	%r2417, %r2399, %r2376;
	and.b32  	%r2418, %r2417, %r2352;
	or.b32  	%r2419, %r2418, %r2416;
	add.s32 	%r2420, %r2410, %r2328;
	add.s32 	%r2421, %r2415, %r2419;
	add.s32 	%r2422, %r2421, %r2410;
	.loc 2 199 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 26;
	shr.b32 	%rhs, %r2420, 6;
	add.u32 	%r2423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 21;
	shr.b32 	%rhs, %r2420, 11;
	add.u32 	%r2424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2420, 7;
	shr.b32 	%rhs, %r2420, 25;
	add.u32 	%r2425, %lhs, %rhs;
	}
	xor.b32  	%r2426, %r2424, %r2425;
	xor.b32  	%r2427, %r2426, %r2423;
	xor.b32  	%r2428, %r2397, %r2374;
	and.b32  	%r2429, %r2420, %r2428;
	xor.b32  	%r2430, %r2429, %r2374;
	add.s32 	%r2431, %r2350, %r2430;
	add.s32 	%r2432, %r2431, %r2427;
	add.s32 	%r2433, %r2432, 607225278;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 30;
	shr.b32 	%rhs, %r2422, 2;
	add.u32 	%r2434, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 19;
	shr.b32 	%rhs, %r2422, 13;
	add.u32 	%r2435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2422, 10;
	shr.b32 	%rhs, %r2422, 22;
	add.u32 	%r2436, %lhs, %rhs;
	}
	xor.b32  	%r2437, %r2435, %r2436;
	xor.b32  	%r2438, %r2437, %r2434;
	and.b32  	%r2439, %r2422, %r2399;
	or.b32  	%r2440, %r2422, %r2399;
	and.b32  	%r2441, %r2440, %r2376;
	or.b32  	%r2442, %r2441, %r2439;
	add.s32 	%r2443, %r2433, %r2352;
	add.s32 	%r2444, %r2438, %r2442;
	add.s32 	%r2445, %r2444, %r2433;
	.loc 2 200 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 26;
	shr.b32 	%rhs, %r2443, 6;
	add.u32 	%r2446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 21;
	shr.b32 	%rhs, %r2443, 11;
	add.u32 	%r2447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 7;
	shr.b32 	%rhs, %r2443, 25;
	add.u32 	%r2448, %lhs, %rhs;
	}
	xor.b32  	%r2449, %r2447, %r2448;
	xor.b32  	%r2450, %r2449, %r2446;
	xor.b32  	%r2451, %r2420, %r2397;
	and.b32  	%r2452, %r2443, %r2451;
	xor.b32  	%r2453, %r2452, %r2397;
	add.s32 	%r2454, %r2374, %r2453;
	add.s32 	%r2455, %r2454, %r2450;
	add.s32 	%r2456, %r2455, 1426881987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 30;
	shr.b32 	%rhs, %r2445, 2;
	add.u32 	%r2457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 19;
	shr.b32 	%rhs, %r2445, 13;
	add.u32 	%r2458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2445, 10;
	shr.b32 	%rhs, %r2445, 22;
	add.u32 	%r2459, %lhs, %rhs;
	}
	xor.b32  	%r2460, %r2458, %r2459;
	xor.b32  	%r2461, %r2460, %r2457;
	and.b32  	%r2462, %r2445, %r2422;
	or.b32  	%r2463, %r2445, %r2422;
	and.b32  	%r2464, %r2463, %r2399;
	or.b32  	%r2465, %r2464, %r2462;
	add.s32 	%r2466, %r2456, %r2376;
	add.s32 	%r2467, %r2461, %r2465;
	add.s32 	%r2468, %r2467, %r2456;
	.loc 2 201 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2466, 26;
	shr.b32 	%rhs, %r2466, 6;
	add.u32 	%r2469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2466, 21;
	shr.b32 	%rhs, %r2466, 11;
	add.u32 	%r2470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2466, 7;
	shr.b32 	%rhs, %r2466, 25;
	add.u32 	%r2471, %lhs, %rhs;
	}
	xor.b32  	%r2472, %r2470, %r2471;
	xor.b32  	%r2473, %r2472, %r2469;
	xor.b32  	%r2474, %r2443, %r2420;
	and.b32  	%r2475, %r2466, %r2474;
	xor.b32  	%r2476, %r2475, %r2420;
	add.s32 	%r2477, %r2397, %r2476;
	add.s32 	%r2478, %r2477, %r2473;
	add.s32 	%r2479, %r2478, 1925078388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 30;
	shr.b32 	%rhs, %r2468, 2;
	add.u32 	%r2480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 19;
	shr.b32 	%rhs, %r2468, 13;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 10;
	shr.b32 	%rhs, %r2468, 22;
	add.u32 	%r2482, %lhs, %rhs;
	}
	xor.b32  	%r2483, %r2481, %r2482;
	xor.b32  	%r2484, %r2483, %r2480;
	and.b32  	%r2485, %r2468, %r2445;
	or.b32  	%r2486, %r2468, %r2445;
	and.b32  	%r2487, %r2486, %r2422;
	or.b32  	%r2488, %r2487, %r2485;
	add.s32 	%r2489, %r2479, %r2399;
	add.s32 	%r2490, %r2484, %r2488;
	add.s32 	%r2491, %r2490, %r2479;
	.loc 2 202 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 26;
	shr.b32 	%rhs, %r2489, 6;
	add.u32 	%r2492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 21;
	shr.b32 	%rhs, %r2489, 11;
	add.u32 	%r2493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2489, 7;
	shr.b32 	%rhs, %r2489, 25;
	add.u32 	%r2494, %lhs, %rhs;
	}
	xor.b32  	%r2495, %r2493, %r2494;
	xor.b32  	%r2496, %r2495, %r2492;
	xor.b32  	%r2497, %r2466, %r2443;
	and.b32  	%r2498, %r2489, %r2497;
	xor.b32  	%r2499, %r2498, %r2443;
	add.s32 	%r2500, %r2420, %r2499;
	add.s32 	%r2501, %r2500, %r2496;
	add.s32 	%r2502, %r2501, -2132889090;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 30;
	shr.b32 	%rhs, %r2491, 2;
	add.u32 	%r2503, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 19;
	shr.b32 	%rhs, %r2491, 13;
	add.u32 	%r2504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2491, 10;
	shr.b32 	%rhs, %r2491, 22;
	add.u32 	%r2505, %lhs, %rhs;
	}
	xor.b32  	%r2506, %r2504, %r2505;
	xor.b32  	%r2507, %r2506, %r2503;
	and.b32  	%r2508, %r2491, %r2468;
	or.b32  	%r2509, %r2491, %r2468;
	and.b32  	%r2510, %r2509, %r2445;
	or.b32  	%r2511, %r2510, %r2508;
	add.s32 	%r2512, %r2502, %r2422;
	add.s32 	%r2513, %r2507, %r2511;
	add.s32 	%r2514, %r2513, %r2502;
	.loc 2 203 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2512, 26;
	shr.b32 	%rhs, %r2512, 6;
	add.u32 	%r2515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2512, 21;
	shr.b32 	%rhs, %r2512, 11;
	add.u32 	%r2516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2512, 7;
	shr.b32 	%rhs, %r2512, 25;
	add.u32 	%r2517, %lhs, %rhs;
	}
	xor.b32  	%r2518, %r2516, %r2517;
	xor.b32  	%r2519, %r2518, %r2515;
	xor.b32  	%r2520, %r2489, %r2466;
	and.b32  	%r2521, %r2512, %r2520;
	xor.b32  	%r2522, %r2521, %r2466;
	add.s32 	%r2523, %r2443, %r2522;
	add.s32 	%r2524, %r2523, %r2519;
	add.s32 	%r2525, %r2524, -1680079193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2514, 30;
	shr.b32 	%rhs, %r2514, 2;
	add.u32 	%r2526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2514, 19;
	shr.b32 	%rhs, %r2514, 13;
	add.u32 	%r2527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2514, 10;
	shr.b32 	%rhs, %r2514, 22;
	add.u32 	%r2528, %lhs, %rhs;
	}
	xor.b32  	%r2529, %r2527, %r2528;
	xor.b32  	%r2530, %r2529, %r2526;
	and.b32  	%r2531, %r2514, %r2491;
	or.b32  	%r2532, %r2514, %r2491;
	and.b32  	%r2533, %r2532, %r2468;
	or.b32  	%r2534, %r2533, %r2531;
	add.s32 	%r2535, %r2525, %r2445;
	add.s32 	%r2536, %r2530, %r2534;
	add.s32 	%r2537, %r2536, %r2525;
	.loc 2 204 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2535, 26;
	shr.b32 	%rhs, %r2535, 6;
	add.u32 	%r2538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2535, 21;
	shr.b32 	%rhs, %r2535, 11;
	add.u32 	%r2539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2535, 7;
	shr.b32 	%rhs, %r2535, 25;
	add.u32 	%r2540, %lhs, %rhs;
	}
	xor.b32  	%r2541, %r2539, %r2540;
	xor.b32  	%r2542, %r2541, %r2538;
	xor.b32  	%r2543, %r2512, %r2489;
	and.b32  	%r2544, %r2535, %r2543;
	xor.b32  	%r2545, %r2544, %r2489;
	add.s32 	%r2546, %r2466, %r2545;
	add.s32 	%r2547, %r2546, %r2542;
	add.s32 	%r2548, %r2547, -1046744460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 30;
	shr.b32 	%rhs, %r2537, 2;
	add.u32 	%r2549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 19;
	shr.b32 	%rhs, %r2537, 13;
	add.u32 	%r2550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 10;
	shr.b32 	%rhs, %r2537, 22;
	add.u32 	%r2551, %lhs, %rhs;
	}
	xor.b32  	%r2552, %r2550, %r2551;
	xor.b32  	%r2553, %r2552, %r2549;
	and.b32  	%r2554, %r2537, %r2514;
	or.b32  	%r2555, %r2537, %r2514;
	and.b32  	%r2556, %r2555, %r2491;
	or.b32  	%r2557, %r2556, %r2554;
	add.s32 	%r2558, %r2548, %r2468;
	add.s32 	%r2559, %r2553, %r2557;
	add.s32 	%r2560, %r2559, %r2548;
	.loc 2 205 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 26;
	shr.b32 	%rhs, %r2558, 6;
	add.u32 	%r2561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 21;
	shr.b32 	%rhs, %r2558, 11;
	add.u32 	%r2562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2558, 7;
	shr.b32 	%rhs, %r2558, 25;
	add.u32 	%r2563, %lhs, %rhs;
	}
	xor.b32  	%r2564, %r2562, %r2563;
	xor.b32  	%r2565, %r2564, %r2561;
	xor.b32  	%r2566, %r2535, %r2512;
	and.b32  	%r2567, %r2558, %r2566;
	xor.b32  	%r2568, %r2567, %r2512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 25;
	shr.b32 	%rhs, %r2205, 7;
	add.u32 	%r2569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2205, 14;
	shr.b32 	%rhs, %r2205, 18;
	add.u32 	%r2570, %lhs, %rhs;
	}
	shr.u32 	%r2571, %r2205, 3;
	xor.b32  	%r2572, %r2570, %r2571;
	xor.b32  	%r2573, %r2572, %r2569;
	add.s32 	%r2574, %r2573, %r2204;
	add.s32 	%r2575, %r2574, %r2489;
	add.s32 	%r2576, %r2575, %r2568;
	add.s32 	%r2577, %r2576, %r2565;
	add.s32 	%r2578, %r2577, -459576895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2560, 30;
	shr.b32 	%rhs, %r2560, 2;
	add.u32 	%r2579, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2560, 19;
	shr.b32 	%rhs, %r2560, 13;
	add.u32 	%r2580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2560, 10;
	shr.b32 	%rhs, %r2560, 22;
	add.u32 	%r2581, %lhs, %rhs;
	}
	xor.b32  	%r2582, %r2580, %r2581;
	xor.b32  	%r2583, %r2582, %r2579;
	and.b32  	%r2584, %r2560, %r2537;
	or.b32  	%r2585, %r2560, %r2537;
	and.b32  	%r2586, %r2585, %r2514;
	or.b32  	%r2587, %r2586, %r2584;
	add.s32 	%r2588, %r2578, %r2491;
	add.s32 	%r2589, %r2583, %r2587;
	add.s32 	%r2590, %r2589, %r2578;
	.loc 2 206 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2588, 26;
	shr.b32 	%rhs, %r2588, 6;
	add.u32 	%r2591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2588, 21;
	shr.b32 	%rhs, %r2588, 11;
	add.u32 	%r2592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2588, 7;
	shr.b32 	%rhs, %r2588, 25;
	add.u32 	%r2593, %lhs, %rhs;
	}
	xor.b32  	%r2594, %r2592, %r2593;
	xor.b32  	%r2595, %r2594, %r2591;
	xor.b32  	%r2596, %r2558, %r2535;
	and.b32  	%r2597, %r2588, %r2596;
	xor.b32  	%r2598, %r2597, %r2535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 25;
	shr.b32 	%rhs, %r2206, 7;
	add.u32 	%r2599, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2206, 14;
	shr.b32 	%rhs, %r2206, 18;
	add.u32 	%r2600, %lhs, %rhs;
	}
	shr.u32 	%r2601, %r2206, 3;
	xor.b32  	%r2602, %r2600, %r2601;
	xor.b32  	%r2603, %r2602, %r2599;
	add.s32 	%r2604, %r2205, %r2603;
	add.s32 	%r2605, %r2604, 10485760;
	add.s32 	%r2606, %r2604, %r2512;
	add.s32 	%r2607, %r2606, %r2598;
	add.s32 	%r2608, %r2607, %r2595;
	add.s32 	%r2609, %r2608, -262256762;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 30;
	shr.b32 	%rhs, %r2590, 2;
	add.u32 	%r2610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 19;
	shr.b32 	%rhs, %r2590, 13;
	add.u32 	%r2611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2590, 10;
	shr.b32 	%rhs, %r2590, 22;
	add.u32 	%r2612, %lhs, %rhs;
	}
	xor.b32  	%r2613, %r2611, %r2612;
	xor.b32  	%r2614, %r2613, %r2610;
	and.b32  	%r2615, %r2590, %r2560;
	or.b32  	%r2616, %r2590, %r2560;
	and.b32  	%r2617, %r2616, %r2537;
	or.b32  	%r2618, %r2617, %r2615;
	add.s32 	%r2619, %r2609, %r2514;
	add.s32 	%r2620, %r2614, %r2618;
	add.s32 	%r2621, %r2620, %r2609;
	.loc 2 207 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 26;
	shr.b32 	%rhs, %r2619, 6;
	add.u32 	%r2622, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 21;
	shr.b32 	%rhs, %r2619, 11;
	add.u32 	%r2623, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2619, 7;
	shr.b32 	%rhs, %r2619, 25;
	add.u32 	%r2624, %lhs, %rhs;
	}
	xor.b32  	%r2625, %r2623, %r2624;
	xor.b32  	%r2626, %r2625, %r2622;
	xor.b32  	%r2627, %r2588, %r2558;
	and.b32  	%r2628, %r2619, %r2627;
	xor.b32  	%r2629, %r2628, %r2558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 15;
	shr.b32 	%rhs, %r2574, 17;
	add.u32 	%r2630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 13;
	shr.b32 	%rhs, %r2574, 19;
	add.u32 	%r2631, %lhs, %rhs;
	}
	shr.u32 	%r2632, %r2574, 10;
	xor.b32  	%r2633, %r2631, %r2632;
	xor.b32  	%r2634, %r2633, %r2630;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2207, 25;
	shr.b32 	%rhs, %r2207, 7;
	add.u32 	%r2635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2207, 14;
	shr.b32 	%rhs, %r2207, 18;
	add.u32 	%r2636, %lhs, %rhs;
	}
	shr.u32 	%r2637, %r2207, 3;
	xor.b32  	%r2638, %r2636, %r2637;
	xor.b32  	%r2639, %r2638, %r2635;
	add.s32 	%r2640, %r2639, %r2206;
	add.s32 	%r2641, %r2640, %r2634;
	add.s32 	%r2642, %r2641, %r2535;
	add.s32 	%r2643, %r2642, %r2629;
	add.s32 	%r2644, %r2643, %r2626;
	add.s32 	%r2645, %r2644, 264347078;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 30;
	shr.b32 	%rhs, %r2621, 2;
	add.u32 	%r2646, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 19;
	shr.b32 	%rhs, %r2621, 13;
	add.u32 	%r2647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2621, 10;
	shr.b32 	%rhs, %r2621, 22;
	add.u32 	%r2648, %lhs, %rhs;
	}
	xor.b32  	%r2649, %r2647, %r2648;
	xor.b32  	%r2650, %r2649, %r2646;
	and.b32  	%r2651, %r2621, %r2590;
	or.b32  	%r2652, %r2621, %r2590;
	and.b32  	%r2653, %r2652, %r2560;
	or.b32  	%r2654, %r2653, %r2651;
	add.s32 	%r2655, %r2645, %r2537;
	add.s32 	%r2656, %r2650, %r2654;
	add.s32 	%r2657, %r2656, %r2645;
	.loc 2 208 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 26;
	shr.b32 	%rhs, %r2655, 6;
	add.u32 	%r2658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 21;
	shr.b32 	%rhs, %r2655, 11;
	add.u32 	%r2659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2655, 7;
	shr.b32 	%rhs, %r2655, 25;
	add.u32 	%r2660, %lhs, %rhs;
	}
	xor.b32  	%r2661, %r2659, %r2660;
	xor.b32  	%r2662, %r2661, %r2658;
	xor.b32  	%r2663, %r2619, %r2588;
	and.b32  	%r2664, %r2655, %r2663;
	xor.b32  	%r2665, %r2664, %r2588;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 15;
	shr.b32 	%rhs, %r2605, 17;
	add.u32 	%r2666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 13;
	shr.b32 	%rhs, %r2605, 19;
	add.u32 	%r2667, %lhs, %rhs;
	}
	shr.u32 	%r2668, %r2605, 10;
	xor.b32  	%r2669, %r2667, %r2668;
	xor.b32  	%r2670, %r2669, %r2666;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2209, 25;
	shr.b32 	%rhs, %r2209, 7;
	add.u32 	%r2671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2209, 14;
	shr.b32 	%rhs, %r2209, 18;
	add.u32 	%r2672, %lhs, %rhs;
	}
	shr.u32 	%r2673, %r2209, 3;
	xor.b32  	%r2674, %r2672, %r2673;
	xor.b32  	%r2675, %r2674, %r2671;
	add.s32 	%r2676, %r2675, %r2207;
	add.s32 	%r2677, %r2676, %r2670;
	add.s32 	%r2678, %r2677, %r2558;
	add.s32 	%r2679, %r2678, %r2665;
	add.s32 	%r2680, %r2679, %r2662;
	add.s32 	%r2681, %r2680, 604807628;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 30;
	shr.b32 	%rhs, %r2657, 2;
	add.u32 	%r2682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 19;
	shr.b32 	%rhs, %r2657, 13;
	add.u32 	%r2683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2657, 10;
	shr.b32 	%rhs, %r2657, 22;
	add.u32 	%r2684, %lhs, %rhs;
	}
	xor.b32  	%r2685, %r2683, %r2684;
	xor.b32  	%r2686, %r2685, %r2682;
	and.b32  	%r2687, %r2657, %r2621;
	or.b32  	%r2688, %r2657, %r2621;
	and.b32  	%r2689, %r2688, %r2590;
	or.b32  	%r2690, %r2689, %r2687;
	add.s32 	%r2691, %r2681, %r2560;
	add.s32 	%r2692, %r2686, %r2690;
	add.s32 	%r2693, %r2692, %r2681;
	.loc 2 209 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2691, 26;
	shr.b32 	%rhs, %r2691, 6;
	add.u32 	%r2694, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2691, 21;
	shr.b32 	%rhs, %r2691, 11;
	add.u32 	%r2695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2691, 7;
	shr.b32 	%rhs, %r2691, 25;
	add.u32 	%r2696, %lhs, %rhs;
	}
	xor.b32  	%r2697, %r2695, %r2696;
	xor.b32  	%r2698, %r2697, %r2694;
	xor.b32  	%r2699, %r2655, %r2619;
	and.b32  	%r2700, %r2691, %r2699;
	xor.b32  	%r2701, %r2700, %r2619;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 15;
	shr.b32 	%rhs, %r2641, 17;
	add.u32 	%r2702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 13;
	shr.b32 	%rhs, %r2641, 19;
	add.u32 	%r2703, %lhs, %rhs;
	}
	shr.u32 	%r2704, %r2641, 10;
	xor.b32  	%r2705, %r2703, %r2704;
	xor.b32  	%r2706, %r2705, %r2702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2210, 25;
	shr.b32 	%rhs, %r2210, 7;
	add.u32 	%r2707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2210, 14;
	shr.b32 	%rhs, %r2210, 18;
	add.u32 	%r2708, %lhs, %rhs;
	}
	shr.u32 	%r2709, %r2210, 3;
	xor.b32  	%r2710, %r2708, %r2709;
	xor.b32  	%r2711, %r2710, %r2707;
	add.s32 	%r2712, %r2711, %r2209;
	add.s32 	%r2713, %r2712, %r2706;
	add.s32 	%r2714, %r2713, %r2588;
	add.s32 	%r2715, %r2714, %r2701;
	add.s32 	%r2716, %r2715, %r2698;
	add.s32 	%r2717, %r2716, 770255983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 30;
	shr.b32 	%rhs, %r2693, 2;
	add.u32 	%r2718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 19;
	shr.b32 	%rhs, %r2693, 13;
	add.u32 	%r2719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2693, 10;
	shr.b32 	%rhs, %r2693, 22;
	add.u32 	%r2720, %lhs, %rhs;
	}
	xor.b32  	%r2721, %r2719, %r2720;
	xor.b32  	%r2722, %r2721, %r2718;
	and.b32  	%r2723, %r2693, %r2657;
	or.b32  	%r2724, %r2693, %r2657;
	and.b32  	%r2725, %r2724, %r2621;
	or.b32  	%r2726, %r2725, %r2723;
	add.s32 	%r2727, %r2717, %r2590;
	add.s32 	%r2728, %r2722, %r2726;
	add.s32 	%r2729, %r2728, %r2717;
	.loc 2 210 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 26;
	shr.b32 	%rhs, %r2727, 6;
	add.u32 	%r2730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 21;
	shr.b32 	%rhs, %r2727, 11;
	add.u32 	%r2731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2727, 7;
	shr.b32 	%rhs, %r2727, 25;
	add.u32 	%r2732, %lhs, %rhs;
	}
	xor.b32  	%r2733, %r2731, %r2732;
	xor.b32  	%r2734, %r2733, %r2730;
	xor.b32  	%r2735, %r2691, %r2655;
	and.b32  	%r2736, %r2727, %r2735;
	xor.b32  	%r2737, %r2736, %r2655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 15;
	shr.b32 	%rhs, %r2677, 17;
	add.u32 	%r2738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 13;
	shr.b32 	%rhs, %r2677, 19;
	add.u32 	%r2739, %lhs, %rhs;
	}
	shr.u32 	%r2740, %r2677, 10;
	xor.b32  	%r2741, %r2739, %r2740;
	xor.b32  	%r2742, %r2741, %r2738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2211, 25;
	shr.b32 	%rhs, %r2211, 7;
	add.u32 	%r2743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2211, 14;
	shr.b32 	%rhs, %r2211, 18;
	add.u32 	%r2744, %lhs, %rhs;
	}
	shr.u32 	%r2745, %r2211, 3;
	xor.b32  	%r2746, %r2744, %r2745;
	xor.b32  	%r2747, %r2746, %r2743;
	add.s32 	%r2748, %r2747, %r2210;
	add.s32 	%r2749, %r2748, %r2742;
	add.s32 	%r2750, %r2749, %r2619;
	add.s32 	%r2751, %r2750, %r2737;
	add.s32 	%r2752, %r2751, %r2734;
	add.s32 	%r2753, %r2752, 1249150122;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 30;
	shr.b32 	%rhs, %r2729, 2;
	add.u32 	%r2754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 19;
	shr.b32 	%rhs, %r2729, 13;
	add.u32 	%r2755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2729, 10;
	shr.b32 	%rhs, %r2729, 22;
	add.u32 	%r2756, %lhs, %rhs;
	}
	xor.b32  	%r2757, %r2755, %r2756;
	xor.b32  	%r2758, %r2757, %r2754;
	and.b32  	%r2759, %r2729, %r2693;
	or.b32  	%r2760, %r2729, %r2693;
	and.b32  	%r2761, %r2760, %r2657;
	or.b32  	%r2762, %r2761, %r2759;
	add.s32 	%r2763, %r2753, %r2621;
	add.s32 	%r2764, %r2758, %r2762;
	add.s32 	%r2765, %r2764, %r2753;
	.loc 2 211 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2763, 26;
	shr.b32 	%rhs, %r2763, 6;
	add.u32 	%r2766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2763, 21;
	shr.b32 	%rhs, %r2763, 11;
	add.u32 	%r2767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2763, 7;
	shr.b32 	%rhs, %r2763, 25;
	add.u32 	%r2768, %lhs, %rhs;
	}
	xor.b32  	%r2769, %r2767, %r2768;
	xor.b32  	%r2770, %r2769, %r2766;
	xor.b32  	%r2771, %r2727, %r2691;
	and.b32  	%r2772, %r2763, %r2771;
	xor.b32  	%r2773, %r2772, %r2691;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 15;
	shr.b32 	%rhs, %r2713, 17;
	add.u32 	%r2774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 13;
	shr.b32 	%rhs, %r2713, 19;
	add.u32 	%r2775, %lhs, %rhs;
	}
	shr.u32 	%r2776, %r2713, 10;
	xor.b32  	%r2777, %r2775, %r2776;
	xor.b32  	%r2778, %r2777, %r2774;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 25;
	shr.b32 	%rhs, %r2212, 7;
	add.u32 	%r2779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2212, 14;
	shr.b32 	%rhs, %r2212, 18;
	add.u32 	%r2780, %lhs, %rhs;
	}
	shr.u32 	%r2781, %r2212, 3;
	xor.b32  	%r2782, %r2780, %r2781;
	xor.b32  	%r2783, %r2782, %r2779;
	add.s32 	%r2784, %r2211, %r2783;
	add.s32 	%r2785, %r2784, %r2778;
	add.s32 	%r2786, %r2785, 256;
	add.s32 	%r2787, %r2786, %r2655;
	add.s32 	%r2788, %r2787, %r2773;
	add.s32 	%r2789, %r2788, %r2770;
	add.s32 	%r2790, %r2789, 1555081692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 30;
	shr.b32 	%rhs, %r2765, 2;
	add.u32 	%r2791, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 19;
	shr.b32 	%rhs, %r2765, 13;
	add.u32 	%r2792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 10;
	shr.b32 	%rhs, %r2765, 22;
	add.u32 	%r2793, %lhs, %rhs;
	}
	xor.b32  	%r2794, %r2792, %r2793;
	xor.b32  	%r2795, %r2794, %r2791;
	and.b32  	%r2796, %r2765, %r2729;
	or.b32  	%r2797, %r2765, %r2729;
	and.b32  	%r2798, %r2797, %r2693;
	or.b32  	%r2799, %r2798, %r2796;
	add.s32 	%r2800, %r2790, %r2657;
	add.s32 	%r2801, %r2795, %r2799;
	add.s32 	%r2802, %r2801, %r2790;
	.loc 2 212 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 26;
	shr.b32 	%rhs, %r2800, 6;
	add.u32 	%r2803, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 21;
	shr.b32 	%rhs, %r2800, 11;
	add.u32 	%r2804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 7;
	shr.b32 	%rhs, %r2800, 25;
	add.u32 	%r2805, %lhs, %rhs;
	}
	xor.b32  	%r2806, %r2804, %r2805;
	xor.b32  	%r2807, %r2806, %r2803;
	xor.b32  	%r2808, %r2763, %r2727;
	and.b32  	%r2809, %r2800, %r2808;
	xor.b32  	%r2810, %r2809, %r2727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2749, 15;
	shr.b32 	%rhs, %r2749, 17;
	add.u32 	%r2811, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2749, 13;
	shr.b32 	%rhs, %r2749, 19;
	add.u32 	%r2812, %lhs, %rhs;
	}
	shr.u32 	%r2813, %r2749, 10;
	xor.b32  	%r2814, %r2812, %r2813;
	xor.b32  	%r2815, %r2814, %r2811;
	add.s32 	%r2816, %r2574, %r2212;
	add.s32 	%r2817, %r2816, %r2815;
	add.s32 	%r2818, %r2817, 285220864;
	add.s32 	%r2819, %r2818, %r2691;
	add.s32 	%r2820, %r2819, %r2810;
	add.s32 	%r2821, %r2820, %r2807;
	add.s32 	%r2822, %r2821, 1996064986;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 30;
	shr.b32 	%rhs, %r2802, 2;
	add.u32 	%r2823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 19;
	shr.b32 	%rhs, %r2802, 13;
	add.u32 	%r2824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2802, 10;
	shr.b32 	%rhs, %r2802, 22;
	add.u32 	%r2825, %lhs, %rhs;
	}
	xor.b32  	%r2826, %r2824, %r2825;
	xor.b32  	%r2827, %r2826, %r2823;
	and.b32  	%r2828, %r2802, %r2765;
	or.b32  	%r2829, %r2802, %r2765;
	and.b32  	%r2830, %r2829, %r2729;
	or.b32  	%r2831, %r2830, %r2828;
	add.s32 	%r2832, %r2822, %r2693;
	add.s32 	%r2833, %r2827, %r2831;
	add.s32 	%r2834, %r2833, %r2822;
	.loc 2 213 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 26;
	shr.b32 	%rhs, %r2832, 6;
	add.u32 	%r2835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 21;
	shr.b32 	%rhs, %r2832, 11;
	add.u32 	%r2836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2832, 7;
	shr.b32 	%rhs, %r2832, 25;
	add.u32 	%r2837, %lhs, %rhs;
	}
	xor.b32  	%r2838, %r2836, %r2837;
	xor.b32  	%r2839, %r2838, %r2835;
	xor.b32  	%r2840, %r2800, %r2763;
	and.b32  	%r2841, %r2832, %r2840;
	xor.b32  	%r2842, %r2841, %r2763;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2786, 15;
	shr.b32 	%rhs, %r2786, 17;
	add.u32 	%r2843, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2786, 13;
	shr.b32 	%rhs, %r2786, 19;
	add.u32 	%r2844, %lhs, %rhs;
	}
	shr.u32 	%r2845, %r2786, 10;
	xor.b32  	%r2846, %r2844, %r2845;
	xor.b32  	%r2847, %r2846, %r2843;
	add.s32 	%r2848, %r2847, %r2605;
	xor.b32  	%r2849, %r2848, -2147483648;
	add.s32 	%r2850, %r2849, %r2727;
	add.s32 	%r2851, %r2850, %r2842;
	add.s32 	%r2852, %r2851, %r2839;
	add.s32 	%r2853, %r2852, -1740746414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2834, 30;
	shr.b32 	%rhs, %r2834, 2;
	add.u32 	%r2854, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2834, 19;
	shr.b32 	%rhs, %r2834, 13;
	add.u32 	%r2855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2834, 10;
	shr.b32 	%rhs, %r2834, 22;
	add.u32 	%r2856, %lhs, %rhs;
	}
	xor.b32  	%r2857, %r2855, %r2856;
	xor.b32  	%r2858, %r2857, %r2854;
	and.b32  	%r2859, %r2834, %r2802;
	or.b32  	%r2860, %r2834, %r2802;
	and.b32  	%r2861, %r2860, %r2765;
	or.b32  	%r2862, %r2861, %r2859;
	add.s32 	%r2863, %r2853, %r2729;
	add.s32 	%r2864, %r2858, %r2862;
	add.s32 	%r2865, %r2864, %r2853;
	.loc 2 214 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2863, 26;
	shr.b32 	%rhs, %r2863, 6;
	add.u32 	%r2866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2863, 21;
	shr.b32 	%rhs, %r2863, 11;
	add.u32 	%r2867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2863, 7;
	shr.b32 	%rhs, %r2863, 25;
	add.u32 	%r2868, %lhs, %rhs;
	}
	xor.b32  	%r2869, %r2867, %r2868;
	xor.b32  	%r2870, %r2869, %r2866;
	xor.b32  	%r2871, %r2832, %r2800;
	and.b32  	%r2872, %r2863, %r2871;
	xor.b32  	%r2873, %r2872, %r2800;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 15;
	shr.b32 	%rhs, %r2818, 17;
	add.u32 	%r2874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 13;
	shr.b32 	%rhs, %r2818, 19;
	add.u32 	%r2875, %lhs, %rhs;
	}
	shr.u32 	%r2876, %r2818, 10;
	xor.b32  	%r2877, %r2875, %r2876;
	xor.b32  	%r2878, %r2877, %r2874;
	add.s32 	%r2879, %r2878, %r2641;
	add.s32 	%r2880, %r2879, %r2763;
	add.s32 	%r2881, %r2880, %r2873;
	add.s32 	%r2882, %r2881, %r2870;
	add.s32 	%r2883, %r2882, -1473132947;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 30;
	shr.b32 	%rhs, %r2865, 2;
	add.u32 	%r2884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 19;
	shr.b32 	%rhs, %r2865, 13;
	add.u32 	%r2885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 10;
	shr.b32 	%rhs, %r2865, 22;
	add.u32 	%r2886, %lhs, %rhs;
	}
	xor.b32  	%r2887, %r2885, %r2886;
	xor.b32  	%r2888, %r2887, %r2884;
	and.b32  	%r2889, %r2865, %r2834;
	or.b32  	%r2890, %r2865, %r2834;
	and.b32  	%r2891, %r2890, %r2802;
	or.b32  	%r2892, %r2891, %r2889;
	add.s32 	%r2893, %r2883, %r2765;
	add.s32 	%r2894, %r2888, %r2892;
	add.s32 	%r2895, %r2894, %r2883;
	.loc 2 215 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 26;
	shr.b32 	%rhs, %r2893, 6;
	add.u32 	%r2896, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 21;
	shr.b32 	%rhs, %r2893, 11;
	add.u32 	%r2897, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2893, 7;
	shr.b32 	%rhs, %r2893, 25;
	add.u32 	%r2898, %lhs, %rhs;
	}
	xor.b32  	%r2899, %r2897, %r2898;
	xor.b32  	%r2900, %r2899, %r2896;
	xor.b32  	%r2901, %r2863, %r2832;
	and.b32  	%r2902, %r2893, %r2901;
	xor.b32  	%r2903, %r2902, %r2832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 15;
	shr.b32 	%rhs, %r2849, 17;
	add.u32 	%r2904, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 13;
	shr.b32 	%rhs, %r2849, 19;
	add.u32 	%r2905, %lhs, %rhs;
	}
	shr.u32 	%r2906, %r2849, 10;
	xor.b32  	%r2907, %r2905, %r2906;
	xor.b32  	%r2908, %r2907, %r2904;
	add.s32 	%r2909, %r2908, %r2677;
	add.s32 	%r2910, %r2909, %r2800;
	add.s32 	%r2911, %r2910, %r2903;
	add.s32 	%r2912, %r2911, %r2900;
	add.s32 	%r2913, %r2912, -1341970488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 30;
	shr.b32 	%rhs, %r2895, 2;
	add.u32 	%r2914, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 19;
	shr.b32 	%rhs, %r2895, 13;
	add.u32 	%r2915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2895, 10;
	shr.b32 	%rhs, %r2895, 22;
	add.u32 	%r2916, %lhs, %rhs;
	}
	xor.b32  	%r2917, %r2915, %r2916;
	xor.b32  	%r2918, %r2917, %r2914;
	and.b32  	%r2919, %r2895, %r2865;
	or.b32  	%r2920, %r2895, %r2865;
	and.b32  	%r2921, %r2920, %r2834;
	or.b32  	%r2922, %r2921, %r2919;
	add.s32 	%r2923, %r2913, %r2802;
	add.s32 	%r2924, %r2918, %r2922;
	add.s32 	%r2925, %r2924, %r2913;
	.loc 2 216 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 26;
	shr.b32 	%rhs, %r2923, 6;
	add.u32 	%r2926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 21;
	shr.b32 	%rhs, %r2923, 11;
	add.u32 	%r2927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 7;
	shr.b32 	%rhs, %r2923, 25;
	add.u32 	%r2928, %lhs, %rhs;
	}
	xor.b32  	%r2929, %r2927, %r2928;
	xor.b32  	%r2930, %r2929, %r2926;
	xor.b32  	%r2931, %r2893, %r2863;
	and.b32  	%r2932, %r2923, %r2931;
	xor.b32  	%r2933, %r2932, %r2863;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 15;
	shr.b32 	%rhs, %r2879, 17;
	add.u32 	%r2934, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 13;
	shr.b32 	%rhs, %r2879, 19;
	add.u32 	%r2935, %lhs, %rhs;
	}
	shr.u32 	%r2936, %r2879, 10;
	xor.b32  	%r2937, %r2935, %r2936;
	xor.b32  	%r2938, %r2937, %r2934;
	add.s32 	%r2939, %r2938, %r2713;
	add.s32 	%r2940, %r2939, %r2832;
	add.s32 	%r2941, %r2940, %r2933;
	add.s32 	%r2942, %r2941, %r2930;
	add.s32 	%r2943, %r2942, -1084653625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 30;
	shr.b32 	%rhs, %r2925, 2;
	add.u32 	%r2944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 19;
	shr.b32 	%rhs, %r2925, 13;
	add.u32 	%r2945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2925, 10;
	shr.b32 	%rhs, %r2925, 22;
	add.u32 	%r2946, %lhs, %rhs;
	}
	xor.b32  	%r2947, %r2945, %r2946;
	xor.b32  	%r2948, %r2947, %r2944;
	and.b32  	%r2949, %r2925, %r2895;
	or.b32  	%r2950, %r2925, %r2895;
	and.b32  	%r2951, %r2950, %r2865;
	or.b32  	%r2952, %r2951, %r2949;
	add.s32 	%r2953, %r2943, %r2834;
	add.s32 	%r2954, %r2948, %r2952;
	add.s32 	%r2955, %r2954, %r2943;
	.loc 2 217 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2953, 26;
	shr.b32 	%rhs, %r2953, 6;
	add.u32 	%r2956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2953, 21;
	shr.b32 	%rhs, %r2953, 11;
	add.u32 	%r2957, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2953, 7;
	shr.b32 	%rhs, %r2953, 25;
	add.u32 	%r2958, %lhs, %rhs;
	}
	xor.b32  	%r2959, %r2957, %r2958;
	xor.b32  	%r2960, %r2959, %r2956;
	xor.b32  	%r2961, %r2923, %r2893;
	and.b32  	%r2962, %r2953, %r2961;
	xor.b32  	%r2963, %r2962, %r2893;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 15;
	shr.b32 	%rhs, %r2909, 17;
	add.u32 	%r2964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 13;
	shr.b32 	%rhs, %r2909, 19;
	add.u32 	%r2965, %lhs, %rhs;
	}
	shr.u32 	%r2966, %r2909, 10;
	xor.b32  	%r2967, %r2965, %r2966;
	xor.b32  	%r2968, %r2967, %r2964;
	add.s32 	%r2969, %r2968, %r2749;
	add.s32 	%r2970, %r2969, %r2863;
	add.s32 	%r2971, %r2970, %r2963;
	add.s32 	%r2972, %r2971, %r2960;
	add.s32 	%r2973, %r2972, -958395405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 30;
	shr.b32 	%rhs, %r2955, 2;
	add.u32 	%r2974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 19;
	shr.b32 	%rhs, %r2955, 13;
	add.u32 	%r2975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 10;
	shr.b32 	%rhs, %r2955, 22;
	add.u32 	%r2976, %lhs, %rhs;
	}
	xor.b32  	%r2977, %r2975, %r2976;
	xor.b32  	%r2978, %r2977, %r2974;
	and.b32  	%r2979, %r2955, %r2925;
	or.b32  	%r2980, %r2955, %r2925;
	and.b32  	%r2981, %r2980, %r2895;
	or.b32  	%r2982, %r2981, %r2979;
	add.s32 	%r2983, %r2973, %r2865;
	add.s32 	%r2984, %r2978, %r2982;
	add.s32 	%r2985, %r2984, %r2973;
	.loc 2 218 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 26;
	shr.b32 	%rhs, %r2983, 6;
	add.u32 	%r2986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 21;
	shr.b32 	%rhs, %r2983, 11;
	add.u32 	%r2987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2983, 7;
	shr.b32 	%rhs, %r2983, 25;
	add.u32 	%r2988, %lhs, %rhs;
	}
	xor.b32  	%r2989, %r2987, %r2988;
	xor.b32  	%r2990, %r2989, %r2986;
	xor.b32  	%r2991, %r2953, %r2923;
	and.b32  	%r2992, %r2983, %r2991;
	xor.b32  	%r2993, %r2992, %r2923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2939, 15;
	shr.b32 	%rhs, %r2939, 17;
	add.u32 	%r2994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2939, 13;
	shr.b32 	%rhs, %r2939, 19;
	add.u32 	%r2995, %lhs, %rhs;
	}
	shr.u32 	%r2996, %r2939, 10;
	xor.b32  	%r2997, %r2995, %r2996;
	xor.b32  	%r2998, %r2997, %r2994;
	add.s32 	%r2999, %r2998, %r2786;
	add.s32 	%r3000, %r2999, %r2893;
	add.s32 	%r3001, %r3000, %r2993;
	add.s32 	%r3002, %r3001, %r2990;
	add.s32 	%r3003, %r3002, -710438585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 30;
	shr.b32 	%rhs, %r2985, 2;
	add.u32 	%r3004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 19;
	shr.b32 	%rhs, %r2985, 13;
	add.u32 	%r3005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2985, 10;
	shr.b32 	%rhs, %r2985, 22;
	add.u32 	%r3006, %lhs, %rhs;
	}
	xor.b32  	%r3007, %r3005, %r3006;
	xor.b32  	%r3008, %r3007, %r3004;
	and.b32  	%r3009, %r2985, %r2955;
	or.b32  	%r3010, %r2985, %r2955;
	and.b32  	%r3011, %r3010, %r2925;
	or.b32  	%r3012, %r3011, %r3009;
	add.s32 	%r3013, %r3003, %r2895;
	add.s32 	%r3014, %r3008, %r3012;
	add.s32 	%r3015, %r3014, %r3003;
	.loc 2 219 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 26;
	shr.b32 	%rhs, %r3013, 6;
	add.u32 	%r3016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 21;
	shr.b32 	%rhs, %r3013, 11;
	add.u32 	%r3017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3013, 7;
	shr.b32 	%rhs, %r3013, 25;
	add.u32 	%r3018, %lhs, %rhs;
	}
	xor.b32  	%r3019, %r3017, %r3018;
	xor.b32  	%r3020, %r3019, %r3016;
	xor.b32  	%r3021, %r2983, %r2953;
	and.b32  	%r3022, %r3013, %r3021;
	xor.b32  	%r3023, %r3022, %r2953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 15;
	shr.b32 	%rhs, %r2969, 17;
	add.u32 	%r3024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 13;
	shr.b32 	%rhs, %r2969, 19;
	add.u32 	%r3025, %lhs, %rhs;
	}
	shr.u32 	%r3026, %r2969, 10;
	xor.b32  	%r3027, %r3025, %r3026;
	xor.b32  	%r3028, %r3027, %r3024;
	add.s32 	%r3029, %r2818, %r3028;
	add.s32 	%r3030, %r3029, 4194338;
	add.s32 	%r3031, %r3029, %r2923;
	add.s32 	%r3032, %r3031, %r3023;
	add.s32 	%r3033, %r3032, %r3020;
	add.s32 	%r3034, %r3033, 118121331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3015, 30;
	shr.b32 	%rhs, %r3015, 2;
	add.u32 	%r3035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3015, 19;
	shr.b32 	%rhs, %r3015, 13;
	add.u32 	%r3036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3015, 10;
	shr.b32 	%rhs, %r3015, 22;
	add.u32 	%r3037, %lhs, %rhs;
	}
	xor.b32  	%r3038, %r3036, %r3037;
	xor.b32  	%r3039, %r3038, %r3035;
	and.b32  	%r3040, %r3015, %r2985;
	or.b32  	%r3041, %r3015, %r2985;
	and.b32  	%r3042, %r3041, %r2955;
	or.b32  	%r3043, %r3042, %r3040;
	add.s32 	%r3044, %r3034, %r2925;
	add.s32 	%r3045, %r3039, %r3043;
	add.s32 	%r3046, %r3045, %r3034;
	.loc 2 220 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 26;
	shr.b32 	%rhs, %r3044, 6;
	add.u32 	%r3047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 21;
	shr.b32 	%rhs, %r3044, 11;
	add.u32 	%r3048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3044, 7;
	shr.b32 	%rhs, %r3044, 25;
	add.u32 	%r3049, %lhs, %rhs;
	}
	xor.b32  	%r3050, %r3048, %r3049;
	xor.b32  	%r3051, %r3050, %r3047;
	xor.b32  	%r3052, %r3013, %r2983;
	and.b32  	%r3053, %r3044, %r3052;
	xor.b32  	%r3054, %r3053, %r2983;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2999, 15;
	shr.b32 	%rhs, %r2999, 17;
	add.u32 	%r3055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2999, 13;
	shr.b32 	%rhs, %r2999, 19;
	add.u32 	%r3056, %lhs, %rhs;
	}
	shr.u32 	%r3057, %r2999, 10;
	xor.b32  	%r3058, %r3056, %r3057;
	xor.b32  	%r3059, %r3058, %r3055;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 25;
	shr.b32 	%rhs, %r2574, 7;
	add.u32 	%r3060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2574, 14;
	shr.b32 	%rhs, %r2574, 18;
	add.u32 	%r3061, %lhs, %rhs;
	}
	shr.u32 	%r3062, %r2574, 3;
	xor.b32  	%r3063, %r3061, %r3062;
	xor.b32  	%r3064, %r3063, %r3060;
	add.s32 	%r3065, %r3064, %r2849;
	add.s32 	%r3066, %r3065, %r3059;
	add.s32 	%r3067, %r3066, 256;
	add.s32 	%r3068, %r3067, %r2953;
	add.s32 	%r3069, %r3068, %r3054;
	add.s32 	%r3070, %r3069, %r3051;
	add.s32 	%r3071, %r3070, 338241895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3046, 30;
	shr.b32 	%rhs, %r3046, 2;
	add.u32 	%r3072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3046, 19;
	shr.b32 	%rhs, %r3046, 13;
	add.u32 	%r3073, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3046, 10;
	shr.b32 	%rhs, %r3046, 22;
	add.u32 	%r3074, %lhs, %rhs;
	}
	xor.b32  	%r3075, %r3073, %r3074;
	xor.b32  	%r3076, %r3075, %r3072;
	and.b32  	%r3077, %r3046, %r3015;
	or.b32  	%r3078, %r3046, %r3015;
	and.b32  	%r3079, %r3078, %r2985;
	or.b32  	%r3080, %r3079, %r3077;
	add.s32 	%r3081, %r3071, %r2955;
	add.s32 	%r3082, %r3076, %r3080;
	add.s32 	%r3083, %r3082, %r3071;
	.loc 2 221 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 26;
	shr.b32 	%rhs, %r3081, 6;
	add.u32 	%r3084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 21;
	shr.b32 	%rhs, %r3081, 11;
	add.u32 	%r3085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3081, 7;
	shr.b32 	%rhs, %r3081, 25;
	add.u32 	%r3086, %lhs, %rhs;
	}
	xor.b32  	%r3087, %r3085, %r3086;
	xor.b32  	%r3088, %r3087, %r3084;
	xor.b32  	%r3089, %r3044, %r3013;
	and.b32  	%r3090, %r3081, %r3089;
	xor.b32  	%r3091, %r3090, %r3013;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 15;
	shr.b32 	%rhs, %r3030, 17;
	add.u32 	%r3092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 13;
	shr.b32 	%rhs, %r3030, 19;
	add.u32 	%r3093, %lhs, %rhs;
	}
	shr.u32 	%r3094, %r3030, 10;
	xor.b32  	%r3095, %r3093, %r3094;
	xor.b32  	%r3096, %r3095, %r3092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 25;
	shr.b32 	%rhs, %r2605, 7;
	add.u32 	%r3097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2605, 14;
	shr.b32 	%rhs, %r2605, 18;
	add.u32 	%r3098, %lhs, %rhs;
	}
	shr.u32 	%r3099, %r2605, 3;
	xor.b32  	%r3100, %r3098, %r3099;
	xor.b32  	%r3101, %r3100, %r3097;
	add.s32 	%r3102, %r3101, %r2574;
	add.s32 	%r3103, %r3102, %r2879;
	add.s32 	%r3104, %r3103, %r3096;
	add.s32 	%r3105, %r3104, %r2983;
	add.s32 	%r3106, %r3105, %r3091;
	add.s32 	%r3107, %r3106, %r3088;
	add.s32 	%r3108, %r3107, 666307205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3083, 30;
	shr.b32 	%rhs, %r3083, 2;
	add.u32 	%r3109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3083, 19;
	shr.b32 	%rhs, %r3083, 13;
	add.u32 	%r3110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3083, 10;
	shr.b32 	%rhs, %r3083, 22;
	add.u32 	%r3111, %lhs, %rhs;
	}
	xor.b32  	%r3112, %r3110, %r3111;
	xor.b32  	%r3113, %r3112, %r3109;
	and.b32  	%r3114, %r3083, %r3046;
	or.b32  	%r3115, %r3083, %r3046;
	and.b32  	%r3116, %r3115, %r3015;
	or.b32  	%r3117, %r3116, %r3114;
	add.s32 	%r3118, %r3108, %r2985;
	add.s32 	%r3119, %r3113, %r3117;
	add.s32 	%r3120, %r3119, %r3108;
	.loc 2 222 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 26;
	shr.b32 	%rhs, %r3118, 6;
	add.u32 	%r3121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 21;
	shr.b32 	%rhs, %r3118, 11;
	add.u32 	%r3122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3118, 7;
	shr.b32 	%rhs, %r3118, 25;
	add.u32 	%r3123, %lhs, %rhs;
	}
	xor.b32  	%r3124, %r3122, %r3123;
	xor.b32  	%r3125, %r3124, %r3121;
	xor.b32  	%r3126, %r3081, %r3044;
	and.b32  	%r3127, %r3118, %r3126;
	xor.b32  	%r3128, %r3127, %r3044;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 15;
	shr.b32 	%rhs, %r3067, 17;
	add.u32 	%r3129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 13;
	shr.b32 	%rhs, %r3067, 19;
	add.u32 	%r3130, %lhs, %rhs;
	}
	shr.u32 	%r3131, %r3067, 10;
	xor.b32  	%r3132, %r3130, %r3131;
	xor.b32  	%r3133, %r3132, %r3129;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 25;
	shr.b32 	%rhs, %r2641, 7;
	add.u32 	%r3134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2641, 14;
	shr.b32 	%rhs, %r2641, 18;
	add.u32 	%r3135, %lhs, %rhs;
	}
	shr.u32 	%r3136, %r2641, 3;
	xor.b32  	%r3137, %r3135, %r3136;
	xor.b32  	%r3138, %r3137, %r3134;
	add.s32 	%r3139, %r3138, %r2605;
	add.s32 	%r3140, %r3139, %r2909;
	add.s32 	%r3141, %r3140, %r3133;
	add.s32 	%r3142, %r3141, %r3013;
	add.s32 	%r3143, %r3142, %r3128;
	add.s32 	%r3144, %r3143, %r3125;
	add.s32 	%r3145, %r3144, 773529912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 30;
	shr.b32 	%rhs, %r3120, 2;
	add.u32 	%r3146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 19;
	shr.b32 	%rhs, %r3120, 13;
	add.u32 	%r3147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3120, 10;
	shr.b32 	%rhs, %r3120, 22;
	add.u32 	%r3148, %lhs, %rhs;
	}
	xor.b32  	%r3149, %r3147, %r3148;
	xor.b32  	%r3150, %r3149, %r3146;
	and.b32  	%r3151, %r3120, %r3083;
	or.b32  	%r3152, %r3120, %r3083;
	and.b32  	%r3153, %r3152, %r3046;
	or.b32  	%r3154, %r3153, %r3151;
	add.s32 	%r3155, %r3145, %r3015;
	add.s32 	%r3156, %r3150, %r3154;
	add.s32 	%r3157, %r3156, %r3145;
	.loc 2 223 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3155, 26;
	shr.b32 	%rhs, %r3155, 6;
	add.u32 	%r3158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3155, 21;
	shr.b32 	%rhs, %r3155, 11;
	add.u32 	%r3159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3155, 7;
	shr.b32 	%rhs, %r3155, 25;
	add.u32 	%r3160, %lhs, %rhs;
	}
	xor.b32  	%r3161, %r3159, %r3160;
	xor.b32  	%r3162, %r3161, %r3158;
	xor.b32  	%r3163, %r3118, %r3081;
	and.b32  	%r3164, %r3155, %r3163;
	xor.b32  	%r3165, %r3164, %r3081;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 15;
	shr.b32 	%rhs, %r3104, 17;
	add.u32 	%r3166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 13;
	shr.b32 	%rhs, %r3104, 19;
	add.u32 	%r3167, %lhs, %rhs;
	}
	shr.u32 	%r3168, %r3104, 10;
	xor.b32  	%r3169, %r3167, %r3168;
	xor.b32  	%r3170, %r3169, %r3166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 25;
	shr.b32 	%rhs, %r2677, 7;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2677, 14;
	shr.b32 	%rhs, %r2677, 18;
	add.u32 	%r3172, %lhs, %rhs;
	}
	shr.u32 	%r3173, %r2677, 3;
	xor.b32  	%r3174, %r3172, %r3173;
	xor.b32  	%r3175, %r3174, %r3171;
	add.s32 	%r3176, %r3175, %r2641;
	add.s32 	%r3177, %r3176, %r2939;
	add.s32 	%r3178, %r3177, %r3170;
	add.s32 	%r3179, %r3178, %r3044;
	add.s32 	%r3180, %r3179, %r3165;
	add.s32 	%r3181, %r3180, %r3162;
	add.s32 	%r3182, %r3181, 1294757372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3157, 30;
	shr.b32 	%rhs, %r3157, 2;
	add.u32 	%r3183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3157, 19;
	shr.b32 	%rhs, %r3157, 13;
	add.u32 	%r3184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3157, 10;
	shr.b32 	%rhs, %r3157, 22;
	add.u32 	%r3185, %lhs, %rhs;
	}
	xor.b32  	%r3186, %r3184, %r3185;
	xor.b32  	%r3187, %r3186, %r3183;
	and.b32  	%r3188, %r3157, %r3120;
	or.b32  	%r3189, %r3157, %r3120;
	and.b32  	%r3190, %r3189, %r3083;
	or.b32  	%r3191, %r3190, %r3188;
	add.s32 	%r3192, %r3182, %r3046;
	add.s32 	%r3193, %r3187, %r3191;
	add.s32 	%r3194, %r3193, %r3182;
	.loc 2 224 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3192, 26;
	shr.b32 	%rhs, %r3192, 6;
	add.u32 	%r3195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3192, 21;
	shr.b32 	%rhs, %r3192, 11;
	add.u32 	%r3196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3192, 7;
	shr.b32 	%rhs, %r3192, 25;
	add.u32 	%r3197, %lhs, %rhs;
	}
	xor.b32  	%r3198, %r3196, %r3197;
	xor.b32  	%r3199, %r3198, %r3195;
	xor.b32  	%r3200, %r3155, %r3118;
	and.b32  	%r3201, %r3192, %r3200;
	xor.b32  	%r3202, %r3201, %r3118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 15;
	shr.b32 	%rhs, %r3141, 17;
	add.u32 	%r3203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 13;
	shr.b32 	%rhs, %r3141, 19;
	add.u32 	%r3204, %lhs, %rhs;
	}
	shr.u32 	%r3205, %r3141, 10;
	xor.b32  	%r3206, %r3204, %r3205;
	xor.b32  	%r3207, %r3206, %r3203;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 25;
	shr.b32 	%rhs, %r2713, 7;
	add.u32 	%r3208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 14;
	shr.b32 	%rhs, %r2713, 18;
	add.u32 	%r3209, %lhs, %rhs;
	}
	shr.u32 	%r3210, %r2713, 3;
	xor.b32  	%r3211, %r3209, %r3210;
	xor.b32  	%r3212, %r3211, %r3208;
	add.s32 	%r3213, %r3212, %r2677;
	add.s32 	%r3214, %r3213, %r2969;
	add.s32 	%r3215, %r3214, %r3207;
	add.s32 	%r3216, %r3215, %r3081;
	add.s32 	%r3217, %r3216, %r3202;
	add.s32 	%r3218, %r3217, %r3199;
	add.s32 	%r3219, %r3218, 1396182291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 30;
	shr.b32 	%rhs, %r3194, 2;
	add.u32 	%r3220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 19;
	shr.b32 	%rhs, %r3194, 13;
	add.u32 	%r3221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3194, 10;
	shr.b32 	%rhs, %r3194, 22;
	add.u32 	%r3222, %lhs, %rhs;
	}
	xor.b32  	%r3223, %r3221, %r3222;
	xor.b32  	%r3224, %r3223, %r3220;
	and.b32  	%r3225, %r3194, %r3157;
	or.b32  	%r3226, %r3194, %r3157;
	and.b32  	%r3227, %r3226, %r3120;
	or.b32  	%r3228, %r3227, %r3225;
	add.s32 	%r3229, %r3219, %r3083;
	add.s32 	%r3230, %r3224, %r3228;
	add.s32 	%r3231, %r3230, %r3219;
	.loc 2 225 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3229, 26;
	shr.b32 	%rhs, %r3229, 6;
	add.u32 	%r3232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3229, 21;
	shr.b32 	%rhs, %r3229, 11;
	add.u32 	%r3233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3229, 7;
	shr.b32 	%rhs, %r3229, 25;
	add.u32 	%r3234, %lhs, %rhs;
	}
	xor.b32  	%r3235, %r3233, %r3234;
	xor.b32  	%r3236, %r3235, %r3232;
	xor.b32  	%r3237, %r3192, %r3155;
	and.b32  	%r3238, %r3229, %r3237;
	xor.b32  	%r3239, %r3238, %r3155;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 15;
	shr.b32 	%rhs, %r3178, 17;
	add.u32 	%r3240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 13;
	shr.b32 	%rhs, %r3178, 19;
	add.u32 	%r3241, %lhs, %rhs;
	}
	shr.u32 	%r3242, %r3178, 10;
	xor.b32  	%r3243, %r3241, %r3242;
	xor.b32  	%r3244, %r3243, %r3240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2749, 25;
	shr.b32 	%rhs, %r2749, 7;
	add.u32 	%r3245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2749, 14;
	shr.b32 	%rhs, %r2749, 18;
	add.u32 	%r3246, %lhs, %rhs;
	}
	shr.u32 	%r3247, %r2749, 3;
	xor.b32  	%r3248, %r3246, %r3247;
	xor.b32  	%r3249, %r3248, %r3245;
	add.s32 	%r3250, %r3249, %r2713;
	add.s32 	%r3251, %r3250, %r2999;
	add.s32 	%r3252, %r3251, %r3244;
	add.s32 	%r3253, %r3252, %r3118;
	add.s32 	%r3254, %r3253, %r3239;
	add.s32 	%r3255, %r3254, %r3236;
	add.s32 	%r3256, %r3255, 1695183700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 30;
	shr.b32 	%rhs, %r3231, 2;
	add.u32 	%r3257, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 19;
	shr.b32 	%rhs, %r3231, 13;
	add.u32 	%r3258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3231, 10;
	shr.b32 	%rhs, %r3231, 22;
	add.u32 	%r3259, %lhs, %rhs;
	}
	xor.b32  	%r3260, %r3258, %r3259;
	xor.b32  	%r3261, %r3260, %r3257;
	and.b32  	%r3262, %r3231, %r3194;
	or.b32  	%r3263, %r3231, %r3194;
	and.b32  	%r3264, %r3263, %r3157;
	or.b32  	%r3265, %r3264, %r3262;
	add.s32 	%r3266, %r3256, %r3120;
	add.s32 	%r3267, %r3261, %r3265;
	add.s32 	%r3268, %r3267, %r3256;
	.loc 2 226 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 26;
	shr.b32 	%rhs, %r3266, 6;
	add.u32 	%r3269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 21;
	shr.b32 	%rhs, %r3266, 11;
	add.u32 	%r3270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3266, 7;
	shr.b32 	%rhs, %r3266, 25;
	add.u32 	%r3271, %lhs, %rhs;
	}
	xor.b32  	%r3272, %r3270, %r3271;
	xor.b32  	%r3273, %r3272, %r3269;
	xor.b32  	%r3274, %r3229, %r3192;
	and.b32  	%r3275, %r3266, %r3274;
	xor.b32  	%r3276, %r3275, %r3192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 15;
	shr.b32 	%rhs, %r3215, 17;
	add.u32 	%r3277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 13;
	shr.b32 	%rhs, %r3215, 19;
	add.u32 	%r3278, %lhs, %rhs;
	}
	shr.u32 	%r3279, %r3215, 10;
	xor.b32  	%r3280, %r3278, %r3279;
	xor.b32  	%r3281, %r3280, %r3277;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2786, 25;
	shr.b32 	%rhs, %r2786, 7;
	add.u32 	%r3282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2786, 14;
	shr.b32 	%rhs, %r2786, 18;
	add.u32 	%r3283, %lhs, %rhs;
	}
	shr.u32 	%r3284, %r2786, 3;
	xor.b32  	%r3285, %r3283, %r3284;
	xor.b32  	%r3286, %r3285, %r3282;
	add.s32 	%r3287, %r3286, %r2749;
	add.s32 	%r3288, %r3287, %r3030;
	add.s32 	%r3289, %r3288, %r3281;
	add.s32 	%r3290, %r3289, %r3155;
	add.s32 	%r3291, %r3290, %r3276;
	add.s32 	%r3292, %r3291, %r3273;
	add.s32 	%r3293, %r3292, 1986661051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 30;
	shr.b32 	%rhs, %r3268, 2;
	add.u32 	%r3294, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 19;
	shr.b32 	%rhs, %r3268, 13;
	add.u32 	%r3295, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3268, 10;
	shr.b32 	%rhs, %r3268, 22;
	add.u32 	%r3296, %lhs, %rhs;
	}
	xor.b32  	%r3297, %r3295, %r3296;
	xor.b32  	%r3298, %r3297, %r3294;
	and.b32  	%r3299, %r3268, %r3231;
	or.b32  	%r3300, %r3268, %r3231;
	and.b32  	%r3301, %r3300, %r3194;
	or.b32  	%r3302, %r3301, %r3299;
	add.s32 	%r3303, %r3293, %r3157;
	add.s32 	%r3304, %r3298, %r3302;
	add.s32 	%r3305, %r3304, %r3293;
	.loc 2 227 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3303, 26;
	shr.b32 	%rhs, %r3303, 6;
	add.u32 	%r3306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3303, 21;
	shr.b32 	%rhs, %r3303, 11;
	add.u32 	%r3307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3303, 7;
	shr.b32 	%rhs, %r3303, 25;
	add.u32 	%r3308, %lhs, %rhs;
	}
	xor.b32  	%r3309, %r3307, %r3308;
	xor.b32  	%r3310, %r3309, %r3306;
	xor.b32  	%r3311, %r3266, %r3229;
	and.b32  	%r3312, %r3303, %r3311;
	xor.b32  	%r3313, %r3312, %r3229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 15;
	shr.b32 	%rhs, %r3252, 17;
	add.u32 	%r3314, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 13;
	shr.b32 	%rhs, %r3252, 19;
	add.u32 	%r3315, %lhs, %rhs;
	}
	shr.u32 	%r3316, %r3252, 10;
	xor.b32  	%r3317, %r3315, %r3316;
	xor.b32  	%r3318, %r3317, %r3314;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 25;
	shr.b32 	%rhs, %r2818, 7;
	add.u32 	%r3319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2818, 14;
	shr.b32 	%rhs, %r2818, 18;
	add.u32 	%r3320, %lhs, %rhs;
	}
	shr.u32 	%r3321, %r2818, 3;
	xor.b32  	%r3322, %r3320, %r3321;
	xor.b32  	%r3323, %r3322, %r3319;
	add.s32 	%r3324, %r3323, %r2786;
	add.s32 	%r3325, %r3324, %r3067;
	add.s32 	%r3326, %r3325, %r3318;
	add.s32 	%r3327, %r3326, %r3192;
	add.s32 	%r3328, %r3327, %r3313;
	add.s32 	%r3329, %r3328, %r3310;
	add.s32 	%r3330, %r3329, -2117940946;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3305, 30;
	shr.b32 	%rhs, %r3305, 2;
	add.u32 	%r3331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3305, 19;
	shr.b32 	%rhs, %r3305, 13;
	add.u32 	%r3332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3305, 10;
	shr.b32 	%rhs, %r3305, 22;
	add.u32 	%r3333, %lhs, %rhs;
	}
	xor.b32  	%r3334, %r3332, %r3333;
	xor.b32  	%r3335, %r3334, %r3331;
	and.b32  	%r3336, %r3305, %r3268;
	or.b32  	%r3337, %r3305, %r3268;
	and.b32  	%r3338, %r3337, %r3231;
	or.b32  	%r3339, %r3338, %r3336;
	add.s32 	%r3340, %r3330, %r3194;
	add.s32 	%r3341, %r3335, %r3339;
	add.s32 	%r3342, %r3341, %r3330;
	.loc 2 228 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3340, 26;
	shr.b32 	%rhs, %r3340, 6;
	add.u32 	%r3343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3340, 21;
	shr.b32 	%rhs, %r3340, 11;
	add.u32 	%r3344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3340, 7;
	shr.b32 	%rhs, %r3340, 25;
	add.u32 	%r3345, %lhs, %rhs;
	}
	xor.b32  	%r3346, %r3344, %r3345;
	xor.b32  	%r3347, %r3346, %r3343;
	xor.b32  	%r3348, %r3303, %r3266;
	and.b32  	%r3349, %r3340, %r3348;
	xor.b32  	%r3350, %r3349, %r3266;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 15;
	shr.b32 	%rhs, %r3289, 17;
	add.u32 	%r3351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 13;
	shr.b32 	%rhs, %r3289, 19;
	add.u32 	%r3352, %lhs, %rhs;
	}
	shr.u32 	%r3353, %r3289, 10;
	xor.b32  	%r3354, %r3352, %r3353;
	xor.b32  	%r3355, %r3354, %r3351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 25;
	shr.b32 	%rhs, %r2849, 7;
	add.u32 	%r3356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2849, 14;
	shr.b32 	%rhs, %r2849, 18;
	add.u32 	%r3357, %lhs, %rhs;
	}
	shr.u32 	%r3358, %r2849, 3;
	xor.b32  	%r3359, %r3357, %r3358;
	xor.b32  	%r3360, %r3359, %r3356;
	add.s32 	%r3361, %r3360, %r2818;
	add.s32 	%r3362, %r3361, %r3104;
	add.s32 	%r3363, %r3362, %r3355;
	add.s32 	%r3364, %r3363, %r3229;
	add.s32 	%r3365, %r3364, %r3350;
	add.s32 	%r3366, %r3365, %r3347;
	add.s32 	%r3367, %r3366, -1838011259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 30;
	shr.b32 	%rhs, %r3342, 2;
	add.u32 	%r3368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 19;
	shr.b32 	%rhs, %r3342, 13;
	add.u32 	%r3369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3342, 10;
	shr.b32 	%rhs, %r3342, 22;
	add.u32 	%r3370, %lhs, %rhs;
	}
	xor.b32  	%r3371, %r3369, %r3370;
	xor.b32  	%r3372, %r3371, %r3368;
	and.b32  	%r3373, %r3342, %r3305;
	or.b32  	%r3374, %r3342, %r3305;
	and.b32  	%r3375, %r3374, %r3268;
	or.b32  	%r3376, %r3375, %r3373;
	add.s32 	%r3377, %r3367, %r3231;
	add.s32 	%r3378, %r3372, %r3376;
	add.s32 	%r3379, %r3378, %r3367;
	.loc 2 229 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3377, 26;
	shr.b32 	%rhs, %r3377, 6;
	add.u32 	%r3380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3377, 21;
	shr.b32 	%rhs, %r3377, 11;
	add.u32 	%r3381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3377, 7;
	shr.b32 	%rhs, %r3377, 25;
	add.u32 	%r3382, %lhs, %rhs;
	}
	xor.b32  	%r3383, %r3381, %r3382;
	xor.b32  	%r3384, %r3383, %r3380;
	xor.b32  	%r3385, %r3340, %r3303;
	and.b32  	%r3386, %r3377, %r3385;
	xor.b32  	%r3387, %r3386, %r3303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 15;
	shr.b32 	%rhs, %r3326, 17;
	add.u32 	%r3388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 13;
	shr.b32 	%rhs, %r3326, 19;
	add.u32 	%r3389, %lhs, %rhs;
	}
	shr.u32 	%r3390, %r3326, 10;
	xor.b32  	%r3391, %r3389, %r3390;
	xor.b32  	%r3392, %r3391, %r3388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 25;
	shr.b32 	%rhs, %r2879, 7;
	add.u32 	%r3393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 14;
	shr.b32 	%rhs, %r2879, 18;
	add.u32 	%r3394, %lhs, %rhs;
	}
	shr.u32 	%r3395, %r2879, 3;
	xor.b32  	%r3396, %r3394, %r3395;
	xor.b32  	%r3397, %r3396, %r3393;
	add.s32 	%r3398, %r3397, %r2849;
	add.s32 	%r3399, %r3398, %r3141;
	add.s32 	%r3400, %r3399, %r3392;
	add.s32 	%r3401, %r3400, %r3266;
	add.s32 	%r3402, %r3401, %r3387;
	add.s32 	%r3403, %r3402, %r3384;
	add.s32 	%r3404, %r3403, -1564481375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3379, 30;
	shr.b32 	%rhs, %r3379, 2;
	add.u32 	%r3405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3379, 19;
	shr.b32 	%rhs, %r3379, 13;
	add.u32 	%r3406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3379, 10;
	shr.b32 	%rhs, %r3379, 22;
	add.u32 	%r3407, %lhs, %rhs;
	}
	xor.b32  	%r3408, %r3406, %r3407;
	xor.b32  	%r3409, %r3408, %r3405;
	and.b32  	%r3410, %r3379, %r3342;
	or.b32  	%r3411, %r3379, %r3342;
	and.b32  	%r3412, %r3411, %r3305;
	or.b32  	%r3413, %r3412, %r3410;
	add.s32 	%r3414, %r3404, %r3268;
	add.s32 	%r3415, %r3409, %r3413;
	add.s32 	%r3416, %r3415, %r3404;
	.loc 2 230 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 26;
	shr.b32 	%rhs, %r3414, 6;
	add.u32 	%r3417, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 21;
	shr.b32 	%rhs, %r3414, 11;
	add.u32 	%r3418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3414, 7;
	shr.b32 	%rhs, %r3414, 25;
	add.u32 	%r3419, %lhs, %rhs;
	}
	xor.b32  	%r3420, %r3418, %r3419;
	xor.b32  	%r3421, %r3420, %r3417;
	xor.b32  	%r3422, %r3377, %r3340;
	and.b32  	%r3423, %r3414, %r3422;
	xor.b32  	%r3424, %r3423, %r3340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3363, 15;
	shr.b32 	%rhs, %r3363, 17;
	add.u32 	%r3425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3363, 13;
	shr.b32 	%rhs, %r3363, 19;
	add.u32 	%r3426, %lhs, %rhs;
	}
	shr.u32 	%r3427, %r3363, 10;
	xor.b32  	%r3428, %r3426, %r3427;
	xor.b32  	%r3429, %r3428, %r3425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 25;
	shr.b32 	%rhs, %r2909, 7;
	add.u32 	%r3430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2909, 14;
	shr.b32 	%rhs, %r2909, 18;
	add.u32 	%r3431, %lhs, %rhs;
	}
	shr.u32 	%r3432, %r2909, 3;
	xor.b32  	%r3433, %r3431, %r3432;
	xor.b32  	%r3434, %r3433, %r3430;
	add.s32 	%r3435, %r3434, %r2879;
	add.s32 	%r3436, %r3435, %r3178;
	add.s32 	%r3437, %r3436, %r3429;
	add.s32 	%r3438, %r3437, %r3303;
	add.s32 	%r3439, %r3438, %r3424;
	add.s32 	%r3440, %r3439, %r3421;
	add.s32 	%r3441, %r3440, -1474664885;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 30;
	shr.b32 	%rhs, %r3416, 2;
	add.u32 	%r3442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 19;
	shr.b32 	%rhs, %r3416, 13;
	add.u32 	%r3443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3416, 10;
	shr.b32 	%rhs, %r3416, 22;
	add.u32 	%r3444, %lhs, %rhs;
	}
	xor.b32  	%r3445, %r3443, %r3444;
	xor.b32  	%r3446, %r3445, %r3442;
	and.b32  	%r3447, %r3416, %r3379;
	or.b32  	%r3448, %r3416, %r3379;
	and.b32  	%r3449, %r3448, %r3342;
	or.b32  	%r3450, %r3449, %r3447;
	add.s32 	%r3451, %r3441, %r3305;
	add.s32 	%r3452, %r3446, %r3450;
	add.s32 	%r3453, %r3452, %r3441;
	.loc 2 231 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3451, 26;
	shr.b32 	%rhs, %r3451, 6;
	add.u32 	%r3454, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3451, 21;
	shr.b32 	%rhs, %r3451, 11;
	add.u32 	%r3455, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3451, 7;
	shr.b32 	%rhs, %r3451, 25;
	add.u32 	%r3456, %lhs, %rhs;
	}
	xor.b32  	%r3457, %r3455, %r3456;
	xor.b32  	%r3458, %r3457, %r3454;
	xor.b32  	%r3459, %r3414, %r3377;
	and.b32  	%r3460, %r3451, %r3459;
	xor.b32  	%r3461, %r3460, %r3377;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3400, 15;
	shr.b32 	%rhs, %r3400, 17;
	add.u32 	%r3462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3400, 13;
	shr.b32 	%rhs, %r3400, 19;
	add.u32 	%r3463, %lhs, %rhs;
	}
	shr.u32 	%r3464, %r3400, 10;
	xor.b32  	%r3465, %r3463, %r3464;
	xor.b32  	%r3466, %r3465, %r3462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2939, 25;
	shr.b32 	%rhs, %r2939, 7;
	add.u32 	%r3467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2939, 14;
	shr.b32 	%rhs, %r2939, 18;
	add.u32 	%r3468, %lhs, %rhs;
	}
	shr.u32 	%r3469, %r2939, 3;
	xor.b32  	%r3470, %r3468, %r3469;
	xor.b32  	%r3471, %r3470, %r3467;
	add.s32 	%r3472, %r3471, %r2909;
	add.s32 	%r3473, %r3472, %r3215;
	add.s32 	%r3474, %r3473, %r3466;
	add.s32 	%r3475, %r3474, %r3340;
	add.s32 	%r3476, %r3475, %r3461;
	add.s32 	%r3477, %r3476, %r3458;
	add.s32 	%r3478, %r3477, -1035236496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3453, 30;
	shr.b32 	%rhs, %r3453, 2;
	add.u32 	%r3479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3453, 19;
	shr.b32 	%rhs, %r3453, 13;
	add.u32 	%r3480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3453, 10;
	shr.b32 	%rhs, %r3453, 22;
	add.u32 	%r3481, %lhs, %rhs;
	}
	xor.b32  	%r3482, %r3480, %r3481;
	xor.b32  	%r3483, %r3482, %r3479;
	and.b32  	%r3484, %r3453, %r3416;
	or.b32  	%r3485, %r3453, %r3416;
	and.b32  	%r3486, %r3485, %r3379;
	or.b32  	%r3487, %r3486, %r3484;
	add.s32 	%r3488, %r3478, %r3342;
	add.s32 	%r3489, %r3483, %r3487;
	add.s32 	%r3490, %r3489, %r3478;
	.loc 2 232 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3488, 26;
	shr.b32 	%rhs, %r3488, 6;
	add.u32 	%r3491, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3488, 21;
	shr.b32 	%rhs, %r3488, 11;
	add.u32 	%r3492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3488, 7;
	shr.b32 	%rhs, %r3488, 25;
	add.u32 	%r3493, %lhs, %rhs;
	}
	xor.b32  	%r3494, %r3492, %r3493;
	xor.b32  	%r3495, %r3494, %r3491;
	xor.b32  	%r3496, %r3451, %r3414;
	and.b32  	%r3497, %r3488, %r3496;
	xor.b32  	%r3498, %r3497, %r3414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 15;
	shr.b32 	%rhs, %r3437, 17;
	add.u32 	%r3499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 13;
	shr.b32 	%rhs, %r3437, 19;
	add.u32 	%r3500, %lhs, %rhs;
	}
	shr.u32 	%r3501, %r3437, 10;
	xor.b32  	%r3502, %r3500, %r3501;
	xor.b32  	%r3503, %r3502, %r3499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 25;
	shr.b32 	%rhs, %r2969, 7;
	add.u32 	%r3504, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2969, 14;
	shr.b32 	%rhs, %r2969, 18;
	add.u32 	%r3505, %lhs, %rhs;
	}
	shr.u32 	%r3506, %r2969, 3;
	xor.b32  	%r3507, %r3505, %r3506;
	xor.b32  	%r3508, %r3507, %r3504;
	add.s32 	%r3509, %r3508, %r2939;
	add.s32 	%r3510, %r3509, %r3252;
	add.s32 	%r3511, %r3510, %r3503;
	add.s32 	%r3512, %r3511, %r3377;
	add.s32 	%r3513, %r3512, %r3498;
	add.s32 	%r3514, %r3513, %r3495;
	add.s32 	%r3515, %r3514, -949202525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 30;
	shr.b32 	%rhs, %r3490, 2;
	add.u32 	%r3516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 19;
	shr.b32 	%rhs, %r3490, 13;
	add.u32 	%r3517, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3490, 10;
	shr.b32 	%rhs, %r3490, 22;
	add.u32 	%r3518, %lhs, %rhs;
	}
	xor.b32  	%r3519, %r3517, %r3518;
	xor.b32  	%r3520, %r3519, %r3516;
	and.b32  	%r3521, %r3490, %r3453;
	or.b32  	%r3522, %r3490, %r3453;
	and.b32  	%r3523, %r3522, %r3416;
	or.b32  	%r3524, %r3523, %r3521;
	add.s32 	%r3525, %r3515, %r3379;
	add.s32 	%r3526, %r3520, %r3524;
	add.s32 	%r3527, %r3526, %r3515;
	.loc 2 233 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 26;
	shr.b32 	%rhs, %r3525, 6;
	add.u32 	%r3528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 21;
	shr.b32 	%rhs, %r3525, 11;
	add.u32 	%r3529, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3525, 7;
	shr.b32 	%rhs, %r3525, 25;
	add.u32 	%r3530, %lhs, %rhs;
	}
	xor.b32  	%r3531, %r3529, %r3530;
	xor.b32  	%r3532, %r3531, %r3528;
	xor.b32  	%r3533, %r3488, %r3451;
	and.b32  	%r3534, %r3525, %r3533;
	xor.b32  	%r3535, %r3534, %r3451;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3474, 15;
	shr.b32 	%rhs, %r3474, 17;
	add.u32 	%r3536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3474, 13;
	shr.b32 	%rhs, %r3474, 19;
	add.u32 	%r3537, %lhs, %rhs;
	}
	shr.u32 	%r3538, %r3474, 10;
	xor.b32  	%r3539, %r3537, %r3538;
	xor.b32  	%r3540, %r3539, %r3536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2999, 25;
	shr.b32 	%rhs, %r2999, 7;
	add.u32 	%r3541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2999, 14;
	shr.b32 	%rhs, %r2999, 18;
	add.u32 	%r3542, %lhs, %rhs;
	}
	shr.u32 	%r3543, %r2999, 3;
	xor.b32  	%r3544, %r3542, %r3543;
	xor.b32  	%r3545, %r3544, %r3541;
	add.s32 	%r3546, %r3545, %r2969;
	add.s32 	%r3547, %r3546, %r3289;
	add.s32 	%r3548, %r3547, %r3540;
	add.s32 	%r3549, %r3548, %r3414;
	add.s32 	%r3550, %r3549, %r3535;
	add.s32 	%r3551, %r3550, %r3532;
	add.s32 	%r3552, %r3551, -778901479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 30;
	shr.b32 	%rhs, %r3527, 2;
	add.u32 	%r3553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 19;
	shr.b32 	%rhs, %r3527, 13;
	add.u32 	%r3554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3527, 10;
	shr.b32 	%rhs, %r3527, 22;
	add.u32 	%r3555, %lhs, %rhs;
	}
	xor.b32  	%r3556, %r3554, %r3555;
	xor.b32  	%r3557, %r3556, %r3553;
	and.b32  	%r3558, %r3527, %r3490;
	or.b32  	%r3559, %r3527, %r3490;
	and.b32  	%r3560, %r3559, %r3453;
	or.b32  	%r3561, %r3560, %r3558;
	add.s32 	%r3562, %r3552, %r3416;
	add.s32 	%r3563, %r3557, %r3561;
	add.s32 	%r3564, %r3563, %r3552;
	.loc 2 234 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 26;
	shr.b32 	%rhs, %r3562, 6;
	add.u32 	%r3565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 21;
	shr.b32 	%rhs, %r3562, 11;
	add.u32 	%r3566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3562, 7;
	shr.b32 	%rhs, %r3562, 25;
	add.u32 	%r3567, %lhs, %rhs;
	}
	xor.b32  	%r3568, %r3566, %r3567;
	xor.b32  	%r3569, %r3568, %r3565;
	xor.b32  	%r3570, %r3525, %r3488;
	and.b32  	%r3571, %r3562, %r3570;
	xor.b32  	%r3572, %r3571, %r3488;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 15;
	shr.b32 	%rhs, %r3511, 17;
	add.u32 	%r3573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 13;
	shr.b32 	%rhs, %r3511, 19;
	add.u32 	%r3574, %lhs, %rhs;
	}
	shr.u32 	%r3575, %r3511, 10;
	xor.b32  	%r3576, %r3574, %r3575;
	xor.b32  	%r3577, %r3576, %r3573;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 25;
	shr.b32 	%rhs, %r3030, 7;
	add.u32 	%r3578, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3030, 14;
	shr.b32 	%rhs, %r3030, 18;
	add.u32 	%r3579, %lhs, %rhs;
	}
	shr.u32 	%r3580, %r3030, 3;
	xor.b32  	%r3581, %r3579, %r3580;
	xor.b32  	%r3582, %r3581, %r3578;
	add.s32 	%r3583, %r3582, %r2999;
	add.s32 	%r3584, %r3583, %r3326;
	add.s32 	%r3585, %r3584, %r3577;
	add.s32 	%r3586, %r3585, %r3451;
	add.s32 	%r3587, %r3586, %r3572;
	add.s32 	%r3588, %r3587, %r3569;
	add.s32 	%r3589, %r3588, -694614492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 30;
	shr.b32 	%rhs, %r3564, 2;
	add.u32 	%r3590, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 19;
	shr.b32 	%rhs, %r3564, 13;
	add.u32 	%r3591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3564, 10;
	shr.b32 	%rhs, %r3564, 22;
	add.u32 	%r3592, %lhs, %rhs;
	}
	xor.b32  	%r3593, %r3591, %r3592;
	xor.b32  	%r3594, %r3593, %r3590;
	and.b32  	%r3595, %r3564, %r3527;
	or.b32  	%r3596, %r3564, %r3527;
	and.b32  	%r3597, %r3596, %r3490;
	or.b32  	%r3598, %r3597, %r3595;
	add.s32 	%r3599, %r3589, %r3453;
	add.s32 	%r3600, %r3594, %r3598;
	add.s32 	%r3601, %r3600, %r3589;
	.loc 2 235 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 26;
	shr.b32 	%rhs, %r3599, 6;
	add.u32 	%r3602, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 21;
	shr.b32 	%rhs, %r3599, 11;
	add.u32 	%r3603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 7;
	shr.b32 	%rhs, %r3599, 25;
	add.u32 	%r3604, %lhs, %rhs;
	}
	xor.b32  	%r3605, %r3603, %r3604;
	xor.b32  	%r3606, %r3605, %r3602;
	xor.b32  	%r3607, %r3562, %r3525;
	and.b32  	%r3608, %r3599, %r3607;
	xor.b32  	%r3609, %r3608, %r3525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 15;
	shr.b32 	%rhs, %r3548, 17;
	add.u32 	%r3610, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 13;
	shr.b32 	%rhs, %r3548, 19;
	add.u32 	%r3611, %lhs, %rhs;
	}
	shr.u32 	%r3612, %r3548, 10;
	xor.b32  	%r3613, %r3611, %r3612;
	xor.b32  	%r3614, %r3613, %r3610;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 25;
	shr.b32 	%rhs, %r3067, 7;
	add.u32 	%r3615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3067, 14;
	shr.b32 	%rhs, %r3067, 18;
	add.u32 	%r3616, %lhs, %rhs;
	}
	shr.u32 	%r3617, %r3067, 3;
	xor.b32  	%r3618, %r3616, %r3617;
	xor.b32  	%r3619, %r3618, %r3615;
	add.s32 	%r3620, %r3619, %r3030;
	add.s32 	%r3621, %r3620, %r3363;
	add.s32 	%r3622, %r3621, %r3614;
	add.s32 	%r3623, %r3622, %r3488;
	add.s32 	%r3624, %r3623, %r3609;
	add.s32 	%r3625, %r3624, %r3606;
	add.s32 	%r3626, %r3625, -200395387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 30;
	shr.b32 	%rhs, %r3601, 2;
	add.u32 	%r3627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 19;
	shr.b32 	%rhs, %r3601, 13;
	add.u32 	%r3628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3601, 10;
	shr.b32 	%rhs, %r3601, 22;
	add.u32 	%r3629, %lhs, %rhs;
	}
	xor.b32  	%r3630, %r3628, %r3629;
	xor.b32  	%r3631, %r3630, %r3627;
	and.b32  	%r3632, %r3601, %r3564;
	or.b32  	%r3633, %r3601, %r3564;
	and.b32  	%r3634, %r3633, %r3527;
	or.b32  	%r3635, %r3634, %r3632;
	add.s32 	%r3636, %r3626, %r3490;
	add.s32 	%r3637, %r3631, %r3635;
	add.s32 	%r3638, %r3637, %r3626;
	.loc 2 236 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3636, 26;
	shr.b32 	%rhs, %r3636, 6;
	add.u32 	%r3639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3636, 21;
	shr.b32 	%rhs, %r3636, 11;
	add.u32 	%r3640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3636, 7;
	shr.b32 	%rhs, %r3636, 25;
	add.u32 	%r3641, %lhs, %rhs;
	}
	xor.b32  	%r3642, %r3640, %r3641;
	xor.b32  	%r3643, %r3642, %r3639;
	xor.b32  	%r3644, %r3599, %r3562;
	and.b32  	%r3645, %r3636, %r3644;
	xor.b32  	%r3646, %r3645, %r3562;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3585, 15;
	shr.b32 	%rhs, %r3585, 17;
	add.u32 	%r3647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3585, 13;
	shr.b32 	%rhs, %r3585, 19;
	add.u32 	%r3648, %lhs, %rhs;
	}
	shr.u32 	%r3649, %r3585, 10;
	xor.b32  	%r3650, %r3648, %r3649;
	xor.b32  	%r3651, %r3650, %r3647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 25;
	shr.b32 	%rhs, %r3104, 7;
	add.u32 	%r3652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3104, 14;
	shr.b32 	%rhs, %r3104, 18;
	add.u32 	%r3653, %lhs, %rhs;
	}
	shr.u32 	%r3654, %r3104, 3;
	xor.b32  	%r3655, %r3653, %r3654;
	xor.b32  	%r3656, %r3655, %r3652;
	add.s32 	%r3657, %r3656, %r3067;
	add.s32 	%r3658, %r3657, %r3400;
	add.s32 	%r3659, %r3658, %r3651;
	add.s32 	%r3660, %r3659, %r3525;
	add.s32 	%r3661, %r3660, %r3646;
	add.s32 	%r3662, %r3661, %r3643;
	add.s32 	%r3663, %r3662, 275423344;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 30;
	shr.b32 	%rhs, %r3638, 2;
	add.u32 	%r3664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 19;
	shr.b32 	%rhs, %r3638, 13;
	add.u32 	%r3665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 10;
	shr.b32 	%rhs, %r3638, 22;
	add.u32 	%r3666, %lhs, %rhs;
	}
	xor.b32  	%r3667, %r3665, %r3666;
	xor.b32  	%r3668, %r3667, %r3664;
	and.b32  	%r3669, %r3638, %r3601;
	or.b32  	%r3670, %r3638, %r3601;
	and.b32  	%r3671, %r3670, %r3564;
	or.b32  	%r3672, %r3671, %r3669;
	add.s32 	%r3673, %r3663, %r3527;
	add.s32 	%r3674, %r3668, %r3672;
	add.s32 	%r3675, %r3674, %r3663;
	.loc 2 237 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 26;
	shr.b32 	%rhs, %r3673, 6;
	add.u32 	%r3676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 21;
	shr.b32 	%rhs, %r3673, 11;
	add.u32 	%r3677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3673, 7;
	shr.b32 	%rhs, %r3673, 25;
	add.u32 	%r3678, %lhs, %rhs;
	}
	xor.b32  	%r3679, %r3677, %r3678;
	xor.b32  	%r3680, %r3679, %r3676;
	xor.b32  	%r3681, %r3636, %r3599;
	and.b32  	%r3682, %r3673, %r3681;
	xor.b32  	%r3683, %r3682, %r3599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3622, 15;
	shr.b32 	%rhs, %r3622, 17;
	add.u32 	%r3684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3622, 13;
	shr.b32 	%rhs, %r3622, 19;
	add.u32 	%r3685, %lhs, %rhs;
	}
	shr.u32 	%r3686, %r3622, 10;
	xor.b32  	%r3687, %r3685, %r3686;
	xor.b32  	%r3688, %r3687, %r3684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 25;
	shr.b32 	%rhs, %r3141, 7;
	add.u32 	%r3689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3141, 14;
	shr.b32 	%rhs, %r3141, 18;
	add.u32 	%r3690, %lhs, %rhs;
	}
	shr.u32 	%r3691, %r3141, 3;
	xor.b32  	%r3692, %r3690, %r3691;
	xor.b32  	%r3693, %r3692, %r3689;
	add.s32 	%r3694, %r3693, %r3104;
	add.s32 	%r3695, %r3694, %r3437;
	add.s32 	%r3696, %r3695, %r3688;
	add.s32 	%r3697, %r3696, %r3562;
	add.s32 	%r3698, %r3697, %r3683;
	add.s32 	%r3699, %r3698, %r3680;
	add.s32 	%r3700, %r3699, 430227734;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 30;
	shr.b32 	%rhs, %r3675, 2;
	add.u32 	%r3701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 19;
	shr.b32 	%rhs, %r3675, 13;
	add.u32 	%r3702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3675, 10;
	shr.b32 	%rhs, %r3675, 22;
	add.u32 	%r3703, %lhs, %rhs;
	}
	xor.b32  	%r3704, %r3702, %r3703;
	xor.b32  	%r3705, %r3704, %r3701;
	and.b32  	%r3706, %r3675, %r3638;
	or.b32  	%r3707, %r3675, %r3638;
	and.b32  	%r3708, %r3707, %r3601;
	or.b32  	%r3709, %r3708, %r3706;
	add.s32 	%r3710, %r3700, %r3564;
	add.s32 	%r3711, %r3705, %r3709;
	add.s32 	%r3712, %r3711, %r3700;
	.loc 2 238 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3710, 26;
	shr.b32 	%rhs, %r3710, 6;
	add.u32 	%r3713, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3710, 21;
	shr.b32 	%rhs, %r3710, 11;
	add.u32 	%r3714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3710, 7;
	shr.b32 	%rhs, %r3710, 25;
	add.u32 	%r3715, %lhs, %rhs;
	}
	xor.b32  	%r3716, %r3714, %r3715;
	xor.b32  	%r3717, %r3716, %r3713;
	xor.b32  	%r3718, %r3673, %r3636;
	and.b32  	%r3719, %r3710, %r3718;
	xor.b32  	%r3720, %r3719, %r3636;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 15;
	shr.b32 	%rhs, %r3659, 17;
	add.u32 	%r3721, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3659, 13;
	shr.b32 	%rhs, %r3659, 19;
	add.u32 	%r3722, %lhs, %rhs;
	}
	shr.u32 	%r3723, %r3659, 10;
	xor.b32  	%r3724, %r3722, %r3723;
	xor.b32  	%r3725, %r3724, %r3721;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 25;
	shr.b32 	%rhs, %r3178, 7;
	add.u32 	%r3726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3178, 14;
	shr.b32 	%rhs, %r3178, 18;
	add.u32 	%r3727, %lhs, %rhs;
	}
	shr.u32 	%r3728, %r3178, 3;
	xor.b32  	%r3729, %r3727, %r3728;
	xor.b32  	%r3730, %r3729, %r3726;
	add.s32 	%r3731, %r3730, %r3141;
	add.s32 	%r3732, %r3731, %r3474;
	add.s32 	%r3733, %r3732, %r3725;
	add.s32 	%r3734, %r3733, %r3599;
	add.s32 	%r3735, %r3734, %r3720;
	add.s32 	%r3736, %r3735, %r3717;
	add.s32 	%r3737, %r3736, 506948616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3712, 30;
	shr.b32 	%rhs, %r3712, 2;
	add.u32 	%r3738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3712, 19;
	shr.b32 	%rhs, %r3712, 13;
	add.u32 	%r3739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3712, 10;
	shr.b32 	%rhs, %r3712, 22;
	add.u32 	%r3740, %lhs, %rhs;
	}
	xor.b32  	%r3741, %r3739, %r3740;
	xor.b32  	%r3742, %r3741, %r3738;
	and.b32  	%r3743, %r3712, %r3675;
	or.b32  	%r3744, %r3712, %r3675;
	and.b32  	%r3745, %r3744, %r3638;
	or.b32  	%r3746, %r3745, %r3743;
	add.s32 	%r3747, %r3737, %r3601;
	add.s32 	%r3748, %r3742, %r3746;
	add.s32 	%r3749, %r3748, %r3737;
	.loc 2 239 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 26;
	shr.b32 	%rhs, %r3747, 6;
	add.u32 	%r3750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 21;
	shr.b32 	%rhs, %r3747, 11;
	add.u32 	%r3751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3747, 7;
	shr.b32 	%rhs, %r3747, 25;
	add.u32 	%r3752, %lhs, %rhs;
	}
	xor.b32  	%r3753, %r3751, %r3752;
	xor.b32  	%r3754, %r3753, %r3750;
	xor.b32  	%r3755, %r3710, %r3673;
	and.b32  	%r3756, %r3747, %r3755;
	xor.b32  	%r3757, %r3756, %r3673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3696, 15;
	shr.b32 	%rhs, %r3696, 17;
	add.u32 	%r3758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3696, 13;
	shr.b32 	%rhs, %r3696, 19;
	add.u32 	%r3759, %lhs, %rhs;
	}
	shr.u32 	%r3760, %r3696, 10;
	xor.b32  	%r3761, %r3759, %r3760;
	xor.b32  	%r3762, %r3761, %r3758;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 25;
	shr.b32 	%rhs, %r3215, 7;
	add.u32 	%r3763, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3215, 14;
	shr.b32 	%rhs, %r3215, 18;
	add.u32 	%r3764, %lhs, %rhs;
	}
	shr.u32 	%r3765, %r3215, 3;
	xor.b32  	%r3766, %r3764, %r3765;
	xor.b32  	%r3767, %r3766, %r3763;
	add.s32 	%r3768, %r3767, %r3178;
	add.s32 	%r3769, %r3768, %r3511;
	add.s32 	%r3770, %r3769, %r3762;
	add.s32 	%r3771, %r3770, %r3636;
	add.s32 	%r3772, %r3771, %r3757;
	add.s32 	%r3773, %r3772, %r3754;
	add.s32 	%r3774, %r3773, 659060556;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3749, 30;
	shr.b32 	%rhs, %r3749, 2;
	add.u32 	%r3775, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3749, 19;
	shr.b32 	%rhs, %r3749, 13;
	add.u32 	%r3776, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3749, 10;
	shr.b32 	%rhs, %r3749, 22;
	add.u32 	%r3777, %lhs, %rhs;
	}
	xor.b32  	%r3778, %r3776, %r3777;
	xor.b32  	%r3779, %r3778, %r3775;
	and.b32  	%r3780, %r3749, %r3712;
	or.b32  	%r3781, %r3749, %r3712;
	and.b32  	%r3782, %r3781, %r3675;
	or.b32  	%r3783, %r3782, %r3780;
	add.s32 	%r3784, %r3774, %r3638;
	add.s32 	%r3785, %r3779, %r3783;
	add.s32 	%r3786, %r3785, %r3774;
	.loc 2 240 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 26;
	shr.b32 	%rhs, %r3784, 6;
	add.u32 	%r3787, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 21;
	shr.b32 	%rhs, %r3784, 11;
	add.u32 	%r3788, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3784, 7;
	shr.b32 	%rhs, %r3784, 25;
	add.u32 	%r3789, %lhs, %rhs;
	}
	xor.b32  	%r3790, %r3788, %r3789;
	xor.b32  	%r3791, %r3790, %r3787;
	xor.b32  	%r3792, %r3747, %r3710;
	and.b32  	%r3793, %r3784, %r3792;
	xor.b32  	%r3794, %r3793, %r3710;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3733, 15;
	shr.b32 	%rhs, %r3733, 17;
	add.u32 	%r3795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3733, 13;
	shr.b32 	%rhs, %r3733, 19;
	add.u32 	%r3796, %lhs, %rhs;
	}
	shr.u32 	%r3797, %r3733, 10;
	xor.b32  	%r3798, %r3796, %r3797;
	xor.b32  	%r3799, %r3798, %r3795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 25;
	shr.b32 	%rhs, %r3252, 7;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3252, 14;
	shr.b32 	%rhs, %r3252, 18;
	add.u32 	%r3801, %lhs, %rhs;
	}
	shr.u32 	%r3802, %r3252, 3;
	xor.b32  	%r3803, %r3801, %r3802;
	xor.b32  	%r3804, %r3803, %r3800;
	add.s32 	%r3805, %r3804, %r3215;
	add.s32 	%r3806, %r3805, %r3548;
	add.s32 	%r3807, %r3806, %r3799;
	add.s32 	%r3808, %r3807, %r3673;
	add.s32 	%r3809, %r3808, %r3794;
	add.s32 	%r3810, %r3809, %r3791;
	add.s32 	%r3811, %r3810, 883997877;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 30;
	shr.b32 	%rhs, %r3786, 2;
	add.u32 	%r3812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 19;
	shr.b32 	%rhs, %r3786, 13;
	add.u32 	%r3813, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3786, 10;
	shr.b32 	%rhs, %r3786, 22;
	add.u32 	%r3814, %lhs, %rhs;
	}
	xor.b32  	%r3815, %r3813, %r3814;
	xor.b32  	%r3816, %r3815, %r3812;
	and.b32  	%r3817, %r3786, %r3749;
	or.b32  	%r3818, %r3786, %r3749;
	and.b32  	%r3819, %r3818, %r3712;
	or.b32  	%r3820, %r3819, %r3817;
	add.s32 	%r3821, %r3811, %r3675;
	add.s32 	%r3822, %r3816, %r3820;
	add.s32 	%r3823, %r3822, %r3811;
	.loc 2 241 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 26;
	shr.b32 	%rhs, %r3821, 6;
	add.u32 	%r3824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 21;
	shr.b32 	%rhs, %r3821, 11;
	add.u32 	%r3825, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 7;
	shr.b32 	%rhs, %r3821, 25;
	add.u32 	%r3826, %lhs, %rhs;
	}
	xor.b32  	%r3827, %r3825, %r3826;
	xor.b32  	%r3828, %r3827, %r3824;
	xor.b32  	%r3829, %r3784, %r3747;
	and.b32  	%r3830, %r3821, %r3829;
	xor.b32  	%r3831, %r3830, %r3747;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3770, 15;
	shr.b32 	%rhs, %r3770, 17;
	add.u32 	%r3832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3770, 13;
	shr.b32 	%rhs, %r3770, 19;
	add.u32 	%r3833, %lhs, %rhs;
	}
	shr.u32 	%r3834, %r3770, 10;
	xor.b32  	%r3835, %r3833, %r3834;
	xor.b32  	%r3836, %r3835, %r3832;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 25;
	shr.b32 	%rhs, %r3289, 7;
	add.u32 	%r3837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3289, 14;
	shr.b32 	%rhs, %r3289, 18;
	add.u32 	%r3838, %lhs, %rhs;
	}
	shr.u32 	%r3839, %r3289, 3;
	xor.b32  	%r3840, %r3838, %r3839;
	xor.b32  	%r3841, %r3840, %r3837;
	add.s32 	%r3842, %r3841, %r3252;
	add.s32 	%r3843, %r3842, %r3585;
	add.s32 	%r3844, %r3843, %r3836;
	add.s32 	%r3845, %r3844, %r3710;
	add.s32 	%r3846, %r3845, %r3831;
	add.s32 	%r3847, %r3846, %r3828;
	add.s32 	%r3848, %r3847, 958139571;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 30;
	shr.b32 	%rhs, %r3823, 2;
	add.u32 	%r3849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 19;
	shr.b32 	%rhs, %r3823, 13;
	add.u32 	%r3850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3823, 10;
	shr.b32 	%rhs, %r3823, 22;
	add.u32 	%r3851, %lhs, %rhs;
	}
	xor.b32  	%r3852, %r3850, %r3851;
	xor.b32  	%r3853, %r3852, %r3849;
	and.b32  	%r3854, %r3823, %r3786;
	or.b32  	%r3855, %r3823, %r3786;
	and.b32  	%r3856, %r3855, %r3749;
	or.b32  	%r3857, %r3856, %r3854;
	add.s32 	%r3858, %r3848, %r3712;
	add.s32 	%r3859, %r3853, %r3857;
	add.s32 	%r3860, %r3859, %r3848;
	.loc 2 242 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3858, 26;
	shr.b32 	%rhs, %r3858, 6;
	add.u32 	%r3861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3858, 21;
	shr.b32 	%rhs, %r3858, 11;
	add.u32 	%r3862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3858, 7;
	shr.b32 	%rhs, %r3858, 25;
	add.u32 	%r3863, %lhs, %rhs;
	}
	xor.b32  	%r3864, %r3862, %r3863;
	xor.b32  	%r3865, %r3864, %r3861;
	xor.b32  	%r3866, %r3821, %r3784;
	and.b32  	%r3867, %r3858, %r3866;
	xor.b32  	%r3868, %r3867, %r3784;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3807, 15;
	shr.b32 	%rhs, %r3807, 17;
	add.u32 	%r3869, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3807, 13;
	shr.b32 	%rhs, %r3807, 19;
	add.u32 	%r3870, %lhs, %rhs;
	}
	shr.u32 	%r3871, %r3807, 10;
	xor.b32  	%r3872, %r3870, %r3871;
	xor.b32  	%r3873, %r3872, %r3869;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 25;
	shr.b32 	%rhs, %r3326, 7;
	add.u32 	%r3874, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 14;
	shr.b32 	%rhs, %r3326, 18;
	add.u32 	%r3875, %lhs, %rhs;
	}
	shr.u32 	%r3876, %r3326, 3;
	xor.b32  	%r3877, %r3875, %r3876;
	xor.b32  	%r3878, %r3877, %r3874;
	add.s32 	%r3879, %r3878, %r3289;
	add.s32 	%r3880, %r3879, %r3622;
	add.s32 	%r3881, %r3880, %r3873;
	add.s32 	%r3882, %r3881, %r3747;
	add.s32 	%r3883, %r3882, %r3868;
	add.s32 	%r3884, %r3883, %r3865;
	add.s32 	%r3885, %r3884, 1322822218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 30;
	shr.b32 	%rhs, %r3860, 2;
	add.u32 	%r3886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 19;
	shr.b32 	%rhs, %r3860, 13;
	add.u32 	%r3887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 10;
	shr.b32 	%rhs, %r3860, 22;
	add.u32 	%r3888, %lhs, %rhs;
	}
	xor.b32  	%r3889, %r3887, %r3888;
	xor.b32  	%r3890, %r3889, %r3886;
	and.b32  	%r3891, %r3860, %r3823;
	or.b32  	%r3892, %r3860, %r3823;
	and.b32  	%r3893, %r3892, %r3786;
	or.b32  	%r3894, %r3893, %r3891;
	add.s32 	%r3895, %r3885, %r3749;
	add.s32 	%r3896, %r3890, %r3894;
	add.s32 	%r3897, %r3896, %r3885;
	.loc 2 243 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3895, 26;
	shr.b32 	%rhs, %r3895, 6;
	add.u32 	%r3898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3895, 21;
	shr.b32 	%rhs, %r3895, 11;
	add.u32 	%r3899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3895, 7;
	shr.b32 	%rhs, %r3895, 25;
	add.u32 	%r3900, %lhs, %rhs;
	}
	xor.b32  	%r3901, %r3899, %r3900;
	xor.b32  	%r3902, %r3901, %r3898;
	xor.b32  	%r3903, %r3858, %r3821;
	and.b32  	%r3904, %r3895, %r3903;
	xor.b32  	%r3905, %r3904, %r3821;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3844, 15;
	shr.b32 	%rhs, %r3844, 17;
	add.u32 	%r3906, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3844, 13;
	shr.b32 	%rhs, %r3844, 19;
	add.u32 	%r3907, %lhs, %rhs;
	}
	shr.u32 	%r3908, %r3844, 10;
	xor.b32  	%r3909, %r3907, %r3908;
	xor.b32  	%r3910, %r3909, %r3906;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3363, 25;
	shr.b32 	%rhs, %r3363, 7;
	add.u32 	%r3911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3363, 14;
	shr.b32 	%rhs, %r3363, 18;
	add.u32 	%r3912, %lhs, %rhs;
	}
	shr.u32 	%r3913, %r3363, 3;
	xor.b32  	%r3914, %r3912, %r3913;
	xor.b32  	%r3915, %r3914, %r3911;
	add.s32 	%r3916, %r3915, %r3326;
	add.s32 	%r3917, %r3916, %r3659;
	add.s32 	%r3918, %r3917, %r3910;
	add.s32 	%r3919, %r3918, %r3784;
	add.s32 	%r3920, %r3919, %r3905;
	add.s32 	%r3921, %r3920, %r3902;
	add.s32 	%r3922, %r3921, 1537002063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 30;
	shr.b32 	%rhs, %r3897, 2;
	add.u32 	%r3923, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 19;
	shr.b32 	%rhs, %r3897, 13;
	add.u32 	%r3924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3897, 10;
	shr.b32 	%rhs, %r3897, 22;
	add.u32 	%r3925, %lhs, %rhs;
	}
	xor.b32  	%r3926, %r3924, %r3925;
	xor.b32  	%r3927, %r3926, %r3923;
	and.b32  	%r3928, %r3897, %r3860;
	or.b32  	%r3929, %r3897, %r3860;
	and.b32  	%r3930, %r3929, %r3823;
	or.b32  	%r3931, %r3930, %r3928;
	add.s32 	%r3932, %r3922, %r3786;
	add.s32 	%r3933, %r3927, %r3931;
	add.s32 	%r3934, %r3933, %r3922;
	.loc 2 244 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3932, 26;
	shr.b32 	%rhs, %r3932, 6;
	add.u32 	%r3935, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3932, 21;
	shr.b32 	%rhs, %r3932, 11;
	add.u32 	%r3936, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3932, 7;
	shr.b32 	%rhs, %r3932, 25;
	add.u32 	%r3937, %lhs, %rhs;
	}
	xor.b32  	%r3938, %r3936, %r3937;
	xor.b32  	%r3939, %r3938, %r3935;
	xor.b32  	%r3940, %r3895, %r3858;
	and.b32  	%r3941, %r3932, %r3940;
	xor.b32  	%r3942, %r3941, %r3858;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 15;
	shr.b32 	%rhs, %r3881, 17;
	add.u32 	%r3943, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3881, 13;
	shr.b32 	%rhs, %r3881, 19;
	add.u32 	%r3944, %lhs, %rhs;
	}
	shr.u32 	%r3945, %r3881, 10;
	xor.b32  	%r3946, %r3944, %r3945;
	xor.b32  	%r3947, %r3946, %r3943;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3400, 25;
	shr.b32 	%rhs, %r3400, 7;
	add.u32 	%r3948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3400, 14;
	shr.b32 	%rhs, %r3400, 18;
	add.u32 	%r3949, %lhs, %rhs;
	}
	shr.u32 	%r3950, %r3400, 3;
	xor.b32  	%r3951, %r3949, %r3950;
	xor.b32  	%r3952, %r3951, %r3948;
	add.s32 	%r3953, %r3952, %r3363;
	add.s32 	%r3954, %r3953, %r3696;
	add.s32 	%r3955, %r3954, %r3947;
	add.s32 	%r3956, %r3955, %r3821;
	add.s32 	%r3957, %r3956, %r3942;
	add.s32 	%r3958, %r3957, %r3939;
	add.s32 	%r3959, %r3958, 1747873779;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 30;
	shr.b32 	%rhs, %r3934, 2;
	add.u32 	%r3960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 19;
	shr.b32 	%rhs, %r3934, 13;
	add.u32 	%r3961, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3934, 10;
	shr.b32 	%rhs, %r3934, 22;
	add.u32 	%r3962, %lhs, %rhs;
	}
	xor.b32  	%r3963, %r3961, %r3962;
	xor.b32  	%r3964, %r3963, %r3960;
	and.b32  	%r3965, %r3934, %r3897;
	or.b32  	%r3966, %r3934, %r3897;
	and.b32  	%r3967, %r3966, %r3860;
	or.b32  	%r3968, %r3967, %r3965;
	add.s32 	%r3969, %r3959, %r3823;
	add.s32 	%r3970, %r3964, %r3968;
	add.s32 	%r3971, %r3970, %r3959;
	.loc 2 245 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 26;
	shr.b32 	%rhs, %r3969, 6;
	add.u32 	%r3972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 21;
	shr.b32 	%rhs, %r3969, 11;
	add.u32 	%r3973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3969, 7;
	shr.b32 	%rhs, %r3969, 25;
	add.u32 	%r3974, %lhs, %rhs;
	}
	xor.b32  	%r3975, %r3973, %r3974;
	xor.b32  	%r3976, %r3975, %r3972;
	xor.b32  	%r3977, %r3932, %r3895;
	and.b32  	%r3978, %r3969, %r3977;
	xor.b32  	%r3979, %r3978, %r3895;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3918, 15;
	shr.b32 	%rhs, %r3918, 17;
	add.u32 	%r3980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3918, 13;
	shr.b32 	%rhs, %r3918, 19;
	add.u32 	%r3981, %lhs, %rhs;
	}
	shr.u32 	%r3982, %r3918, 10;
	xor.b32  	%r3983, %r3981, %r3982;
	xor.b32  	%r3984, %r3983, %r3980;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 25;
	shr.b32 	%rhs, %r3437, 7;
	add.u32 	%r3985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3437, 14;
	shr.b32 	%rhs, %r3437, 18;
	add.u32 	%r3986, %lhs, %rhs;
	}
	shr.u32 	%r3987, %r3437, 3;
	xor.b32  	%r3988, %r3986, %r3987;
	xor.b32  	%r3989, %r3988, %r3985;
	add.s32 	%r3990, %r3989, %r3400;
	add.s32 	%r3991, %r3990, %r3733;
	add.s32 	%r3992, %r3991, %r3984;
	add.s32 	%r3993, %r3992, %r3858;
	add.s32 	%r3994, %r3993, %r3979;
	add.s32 	%r3995, %r3994, %r3976;
	add.s32 	%r3996, %r3995, 1955562222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3971, 30;
	shr.b32 	%rhs, %r3971, 2;
	add.u32 	%r3997, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3971, 19;
	shr.b32 	%rhs, %r3971, 13;
	add.u32 	%r3998, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3971, 10;
	shr.b32 	%rhs, %r3971, 22;
	add.u32 	%r3999, %lhs, %rhs;
	}
	xor.b32  	%r4000, %r3998, %r3999;
	xor.b32  	%r4001, %r4000, %r3997;
	and.b32  	%r4002, %r3971, %r3934;
	or.b32  	%r4003, %r3971, %r3934;
	and.b32  	%r4004, %r4003, %r3897;
	or.b32  	%r4005, %r4004, %r4002;
	add.s32 	%r4006, %r3996, %r3860;
	.loc 2 246 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4006, 26;
	shr.b32 	%rhs, %r4006, 6;
	add.u32 	%r4007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4006, 21;
	shr.b32 	%rhs, %r4006, 11;
	add.u32 	%r4008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4006, 7;
	shr.b32 	%rhs, %r4006, 25;
	add.u32 	%r4009, %lhs, %rhs;
	}
	xor.b32  	%r4010, %r4008, %r4009;
	xor.b32  	%r4011, %r4010, %r4007;
	xor.b32  	%r4012, %r3969, %r3932;
	and.b32  	%r4013, %r4006, %r4012;
	xor.b32  	%r4014, %r4013, %r3932;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3955, 15;
	shr.b32 	%rhs, %r3955, 17;
	add.u32 	%r4015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3955, 13;
	shr.b32 	%rhs, %r3955, 19;
	add.u32 	%r4016, %lhs, %rhs;
	}
	shr.u32 	%r4017, %r3955, 10;
	xor.b32  	%r4018, %r4016, %r4017;
	xor.b32  	%r4019, %r4018, %r4015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3474, 25;
	shr.b32 	%rhs, %r3474, 7;
	add.u32 	%r4020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3474, 14;
	shr.b32 	%rhs, %r3474, 18;
	add.u32 	%r4021, %lhs, %rhs;
	}
	shr.u32 	%r4022, %r3474, 3;
	xor.b32  	%r4023, %r4021, %r4022;
	xor.b32  	%r4024, %r4023, %r4020;
	add.s32 	%r4025, %r4024, %r3437;
	add.s32 	%r4026, %r4025, %r3770;
	add.s32 	%r4027, %r4026, %r4019;
	add.s32 	%r4028, %r4027, %r3897;
	add.s32 	%r4029, %r4028, %r3895;
	add.s32 	%r4030, %r4029, %r4014;
	add.s32 	%r4031, %r4030, %r4011;
	add.s32 	%r4032, %r4031, 2024104815;
	.loc 2 247 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4032, 26;
	shr.b32 	%rhs, %r4032, 6;
	add.u32 	%r4033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4032, 21;
	shr.b32 	%rhs, %r4032, 11;
	add.u32 	%r4034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4032, 7;
	shr.b32 	%rhs, %r4032, 25;
	add.u32 	%r4035, %lhs, %rhs;
	}
	xor.b32  	%r4036, %r4034, %r4035;
	xor.b32  	%r4037, %r4036, %r4033;
	xor.b32  	%r4038, %r4006, %r3969;
	and.b32  	%r4039, %r4032, %r4038;
	xor.b32  	%r4040, %r4039, %r3969;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3992, 15;
	shr.b32 	%rhs, %r3992, 17;
	add.u32 	%r4041, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3992, 13;
	shr.b32 	%rhs, %r3992, 19;
	add.u32 	%r4042, %lhs, %rhs;
	}
	shr.u32 	%r4043, %r3992, 10;
	xor.b32  	%r4044, %r4042, %r4043;
	xor.b32  	%r4045, %r4044, %r4041;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 25;
	shr.b32 	%rhs, %r3511, 7;
	add.u32 	%r4046, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3511, 14;
	shr.b32 	%rhs, %r3511, 18;
	add.u32 	%r4047, %lhs, %rhs;
	}
	shr.u32 	%r4048, %r3511, 3;
	xor.b32  	%r4049, %r4047, %r4048;
	xor.b32  	%r4050, %r4049, %r4046;
	add.s32 	%r4051, %r4050, %r3474;
	add.s32 	%r4052, %r4051, %r3807;
	add.s32 	%r4053, %r4052, %r4045;
	add.s32 	%r4054, %r4053, %r3934;
	add.s32 	%r4055, %r4054, %r3932;
	add.s32 	%r4056, %r4055, %r4040;
	add.s32 	%r4057, %r4056, %r4037;
	add.s32 	%r4058, %r4057, -2067236844;
	.loc 2 248 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4058, 26;
	shr.b32 	%rhs, %r4058, 6;
	add.u32 	%r4059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4058, 21;
	shr.b32 	%rhs, %r4058, 11;
	add.u32 	%r4060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4058, 7;
	shr.b32 	%rhs, %r4058, 25;
	add.u32 	%r4061, %lhs, %rhs;
	}
	xor.b32  	%r4062, %r4060, %r4061;
	xor.b32  	%r4063, %r4062, %r4059;
	xor.b32  	%r4064, %r4032, %r4006;
	and.b32  	%r4065, %r4058, %r4064;
	xor.b32  	%r4066, %r4065, %r4006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4027, 15;
	shr.b32 	%rhs, %r4027, 17;
	add.u32 	%r4067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4027, 13;
	shr.b32 	%rhs, %r4027, 19;
	add.u32 	%r4068, %lhs, %rhs;
	}
	shr.u32 	%r4069, %r4027, 10;
	xor.b32  	%r4070, %r4068, %r4069;
	xor.b32  	%r4071, %r4070, %r4067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 25;
	shr.b32 	%rhs, %r3548, 7;
	add.u32 	%r4072, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 14;
	shr.b32 	%rhs, %r3548, 18;
	add.u32 	%r4073, %lhs, %rhs;
	}
	shr.u32 	%r4074, %r3548, 3;
	xor.b32  	%r4075, %r4073, %r4074;
	xor.b32  	%r4076, %r4075, %r4072;
	add.s32 	%r4077, %r3511, %r4076;
	add.s32 	%r4078, %r4077, %r3844;
	add.s32 	%r4079, %r4078, %r4071;
	add.s32 	%r4080, %r4079, %r3971;
	add.s32 	%r4081, %r4080, %r3969;
	add.s32 	%r4082, %r4081, %r4066;
	add.s32 	%r4083, %r4082, %r4063;
	add.s32 	%r4084, %r4083, -1933114872;
	.loc 2 249 1
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 26;
	shr.b32 	%rhs, %r4084, 6;
	add.u32 	%r4085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 21;
	shr.b32 	%rhs, %r4084, 11;
	add.u32 	%r4086, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4084, 7;
	shr.b32 	%rhs, %r4084, 25;
	add.u32 	%r4087, %lhs, %rhs;
	}
	xor.b32  	%r4088, %r4086, %r4087;
	xor.b32  	%r4089, %r4088, %r4085;
	xor.b32  	%r4090, %r4058, %r4032;
	and.b32  	%r4091, %r4084, %r4090;
	xor.b32  	%r4092, %r4091, %r4032;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4053, 15;
	shr.b32 	%rhs, %r4053, 17;
	add.u32 	%r4093, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4053, 13;
	shr.b32 	%rhs, %r4053, 19;
	add.u32 	%r4094, %lhs, %rhs;
	}
	shr.u32 	%r4095, %r4053, 10;
	xor.b32  	%r4096, %r4094, %r4095;
	xor.b32  	%r4097, %r4096, %r4093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3585, 25;
	shr.b32 	%rhs, %r3585, 7;
	add.u32 	%r4098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3585, 14;
	shr.b32 	%rhs, %r3585, 18;
	add.u32 	%r4099, %lhs, %rhs;
	}
	shr.u32 	%r4100, %r3585, 3;
	xor.b32  	%r4101, %r4099, %r4100;
	xor.b32  	%r4102, %r4101, %r4098;
	.loc 2 245 1
	add.s32 	%r4103, %r3548, %r4102;
	add.s32 	%r4104, %r4103, %r3881;
	.loc 2 249 1
	add.s32 	%r4105, %r4104, %r4097;
	add.s32 	%r4106, %r4105, %r4005;
	add.s32 	%r4107, %r4106, %r4001;
	add.s32 	%r4108, %r4107, %r3996;
	add.s32 	%r4109, %r4108, %r4006;
	add.s32 	%r4110, %r4109, %r4092;
	add.s32 	%r4111, %r4110, %r4089;
	.loc 2 259 1
	setp.eq.s32 	%p2, %r4111, 325071597;
	selp.b32 	%r4125, %r544, %r4125, %p2;
	.loc 2 61 1
	add.s32 	%r4123, %r4123, 3;
	add.s32 	%r4122, %r4122, 2;
	add.s32 	%r4121, %r4121, 5;
	add.s32 	%r4120, %r4120, 4;
	.loc 2 61 22
	add.s32 	%r4124, %r4124, 1;
	.loc 2 61 1
	setp.lt.u32 	%p3, %r4124, %r49;
	@%p3 bra 	BB0_2;

BB0_3:
	ld.param.u32 	%r4119, [cuda_process_param_1];
	cvta.to.global.u32 	%r4112, %r4119;
	.loc 2 267 1
	shl.b32 	%r4117, %r57, 2;
	add.s32 	%r4118, %r4112, %r4117;
	st.global.u32 	[%r4118], %r4125;
	.loc 2 270 2
	ret;
}


