// Seed: 3569311113
module module_0 (
    input wor id_0,
    output supply0 id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
  assign module_2.type_28 = 0;
endmodule
macromodule module_1 (
    output uwire id_0,
    input  tri   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 #(
    parameter id_47 = 32'd83,
    parameter id_48 = 32'd3
) (
    output tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input wor id_8,
    input supply1 id_9,
    output tri id_10,
    input wand id_11,
    output wor id_12,
    input tri id_13,
    input wire id_14,
    input wand id_15,
    input wand id_16,
    input uwire id_17,
    output wire id_18,
    output tri id_19,
    output uwire id_20,
    output wire id_21,
    input wor id_22,
    inout uwire id_23,
    input wor id_24
    , id_46,
    output wor id_25,
    input uwire id_26,
    output tri0 id_27,
    input wor id_28,
    input wire id_29,
    input uwire id_30,
    input tri0 id_31,
    input supply1 id_32,
    output wand id_33,
    output uwire id_34,
    input tri1 id_35,
    input wire id_36,
    input tri0 id_37,
    input uwire id_38,
    input uwire id_39,
    input uwire id_40,
    output tri id_41,
    input uwire id_42,
    input supply1 id_43,
    output tri id_44
);
  defparam id_47.id_48 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
