// Seed: 4027021912
`define pp_3 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1;
  assign id_3 = 1 - 1;
  logic id_4 = ~id_1;
  type_12(
      id_2 * id_1, id_1 + 1, id_5
  );
  logic id_6;
  reg   id_7 = 1;
  always @(*) begin
    id_4 = id_5;
    id_7 <= 1'b0 & id_1;
    id_6 = 1;
    id_6 = 1;
  end
  logic id_8;
  defparam id_9.id_10 = id_6;
endmodule
