#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 20:43:53 2020
# Process ID: 16632
# Current directory: E:/vivado_project/MD5_EECE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 E:\vivado_project\MD5_EECE\MD5_EECE.xpr
# Log file: E:/vivado_project/MD5_EECE/vivado.log
# Journal file: E:/vivado_project/MD5_EECE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/MD5_EECE/MD5_EECE.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 793.688 ; gain = 202.809
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 899.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 899.539 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 899.539 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 899.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 899.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 899.539 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 900.074 ; gain = 0.535
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 900.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 901.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 901.383 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 902.207 ; gain = 0.824
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1

launch_runs synth_1 -jobs 10
[Fri Jul 31 21:01:33 2020] Launched synth_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Fri Jul 31 21:02:34 2020] Launched impl_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Jul 31 21:03:43 2020] Launched impl_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:153]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 917.336 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 917.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 917.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 917.336 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 917.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2018.3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_iterative
WARNING: [VRFC 10-3676] redeclaration of ansi port 'digest_o' is not allowed [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_iterative.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/md5_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5_operation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspi_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8bb8e3fbd1b43fdb20c88e07b9cf6ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'new_message' [E:/vivado_project/MD5_EECE/MD5_EECE.srcs/sources_1/new/qspi_adder.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.md5_operation
Compiling module xil_defaultlib.md5_iterative
Compiling module xil_defaultlib.qspi_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_project/MD5_EECE/MD5_EECE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 917.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 917.336 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 917.336 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1

launch_runs impl_1 -jobs 10
[Fri Jul 31 21:36:06 2020] Launched synth_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/synth_1/runme.log
[Fri Jul 31 21:36:06 2020] Launched impl_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Jul 31 21:37:33 2020] Launched impl_1...
Run output will be captured here: E:/vivado_project/MD5_EECE/MD5_EECE.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 21:41:01 2020...
