/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az105-173
+ date
Thu May 27 18:32:46 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1622140366
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      May 27 2021 (18:24:42)
Run date:          May 27 2021 (18:32:46+0000)
Run host:          fv-az105-173.wy5h1aom0jgehahef1oyr10hrc.bx.internal.cloudapp.net (pid=100121)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az105-173
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121236KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=683a5298-0302-b544-8cd8-ce570143bfcb, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1047-azure, OSVersion="#49-Ubuntu SMP Thu Apr 22 14:30:37 UTC 2021", HostName=fv-az105-173, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121236KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00377683 sec
      iterations=10000000... time=0.0417664 sec
      iterations=100000000... time=0.294227 sec
      iterations=400000000... time=1.23233 sec
      iterations=400000000... time=0.874477 sec
      result: 2.23554 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00311833 sec
      iterations=10000000... time=0.0311159 sec
      iterations=100000000... time=0.320692 sec
      iterations=300000000... time=0.995466 sec
      iterations=600000000... time=2.01145 sec
      result: 9.54533 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00220022 sec
      iterations=10000000... time=0.0224516 sec
      iterations=100000000... time=0.206595 sec
      iterations=500000000... time=1.07834 sec
      result: 7.4188 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000170101 sec
      iterations=10000... time=0.00169641 sec
      iterations=100000... time=0.0162011 sec
      iterations=1000000... time=0.159906 sec
      iterations=7000000... time=1.11172 sec
      result: 1.58818 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000627504 sec
      iterations=10000... time=0.00596764 sec
      iterations=100000... time=0.0542673 sec
      iterations=1000000... time=0.543472 sec
      iterations=2000000... time=1.08403 sec
      result: 5.42015 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.68e-05 sec
      iterations=1000... time=0.000285702 sec
      iterations=10000... time=0.00290372 sec
      iterations=100000... time=0.0294263 sec
      iterations=1000000... time=0.303679 sec
      iterations=4000000... time=1.27838 sec
      result: 76.8973 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.6e-06 sec
      iterations=10... time=5.15e-05 sec
      iterations=100... time=0.000517203 sec
      iterations=1000... time=0.00811055 sec
      iterations=10000... time=0.0554776 sec
      iterations=100000... time=0.504672 sec
      iterations=200000... time=1.04324 sec
      result: 37.692 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.76e-05 sec
      iterations=100000... time=0.000267702 sec
      iterations=1000000... time=0.00303412 sec
      iterations=10000000... time=0.0313544 sec
      iterations=100000000... time=0.313973 sec
      iterations=400000000... time=1.26725 sec
      result: 0.396014 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2e-05 sec
      iterations=10000... time=0.000162701 sec
      iterations=100000... time=0.00163981 sec
      iterations=1000000... time=0.0169489 sec
      iterations=10000000... time=0.194446 sec
      iterations=60000000... time=1.12858 sec
      result: 2.35121 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6e-06 sec
      iterations=100... time=5.91e-05 sec
      iterations=1000... time=0.000724405 sec
      iterations=10000... time=0.00571504 sec
      iterations=100000... time=0.0689359 sec
      iterations=1000000... time=0.622266 sec
      iterations=2000000... time=1.24167 sec
      result: 39.5855 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.9e-06 sec
      iterations=10... time=8.97e-05 sec
      iterations=100... time=0.000932207 sec
      iterations=1000... time=0.0103539 sec
      iterations=10000... time=0.0998714 sec
      iterations=100000... time=0.973648 sec
      iterations=200000... time=1.96826 sec
      result: 19.9778 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.6e-05 sec
      iterations=10... time=0.000229902 sec
      iterations=100... time=0.00256792 sec
      iterations=1000... time=0.0252124 sec
      iterations=10000... time=0.259425 sec
      iterations=40000... time=1.01648 sec
      result: 0.0679994 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.19e-05 sec
      iterations=10... time=0.000401303 sec
      iterations=100... time=0.00453354 sec
      iterations=1000... time=0.0415603 sec
      iterations=10000... time=0.426537 sec
      iterations=30000... time=1.28688 sec
      result: 0.283639 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00688826 sec
      iterations=10... time=0.065101 sec
      iterations=100... time=0.674444 sec
      iterations=200... time=1.31865 sec
      result: 0.373165 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00313238 sec
      iterations=10000000... time=0.033273 sec
      iterations=100000000... time=0.311808 sec
      iterations=400000000... time=1.29172 sec
      iterations=400000000... time=0.963848 sec
      result: 2.43999 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00304538 sec
      iterations=10000000... time=0.0320684 sec
      iterations=100000000... time=0.349851 sec
      iterations=300000000... time=1.01652 sec
      result: 9.44396 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00218092 sec
      iterations=10000000... time=0.0221295 sec
      iterations=100000000... time=0.216927 sec
      iterations=500000000... time=1.10847 sec
      result: 7.21716 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155301 sec
      iterations=10000... time=0.00161476 sec
      iterations=100000... time=0.0160706 sec
      iterations=1000000... time=0.162497 sec
      iterations=7000000... time=1.12444 sec
      result: 1.60634 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000547854 sec
      iterations=10000... time=0.005588 sec
      iterations=100000... time=0.0574021 sec
      iterations=1000000... time=0.585998 sec
      iterations=2000000... time=1.14094 sec
      result: 5.70472 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.1151e-05 sec
      iterations=1000... time=0.000318854 sec
      iterations=10000... time=0.00293624 sec
      iterations=100000... time=0.0297246 sec
      iterations=1000000... time=0.321886 sec
      iterations=3000000... time=0.955091 sec
      iterations=6000000... time=1.92056 sec
      result: 76.7777 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.29e-05 sec
      iterations=10... time=4.7201e-05 sec
      iterations=100... time=0.000469206 sec
      iterations=1000... time=0.0084864 sec
      iterations=10000... time=0.0530063 sec
      iterations=100000... time=0.555595 sec
      iterations=200000... time=1.09306 sec
      result: 35.9739 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.35e-06 sec
      iterations=10000... time=3.0251e-05 sec
      iterations=100000... time=0.000996262 sec
      iterations=1000000... time=0.00323189 sec
      iterations=10000000... time=0.0326585 sec
      iterations=100000000... time=0.325817 sec
      iterations=300000000... time=0.974792 sec
      iterations=600000000... time=1.97186 sec
      result: 0.410804 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.98e-05 sec
      iterations=10000... time=0.000197801 sec
      iterations=100000... time=0.00208871 sec
      iterations=1000000... time=0.0193807 sec
      iterations=10000000... time=0.196763 sec
      iterations=60000000... time=1.19447 sec
      result: 2.48848 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=3.55e-06 sec
      iterations=100... time=2.9001e-05 sec
      iterations=1000... time=0.000313052 sec
      iterations=10000... time=0.00279587 sec
      iterations=100000... time=0.0315797 sec
      iterations=1000000... time=0.33614 sec
      iterations=3000000... time=1.03129 sec
      result: 71.491 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.3e-06 sec
      iterations=10... time=9.365e-05 sec
      iterations=100... time=0.000936607 sec
      iterations=1000... time=0.0100808 sec
      iterations=10000... time=0.0991011 sec
      iterations=100000... time=0.982743 sec
      iterations=200000... time=2.00077 sec
      result: 19.6532 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.05e-06 sec
      iterations=10... time=3.86505e-05 sec
      iterations=100... time=0.000340102 sec
      iterations=1000... time=0.00285292 sec
      iterations=10000... time=0.0316722 sec
      iterations=100000... time=0.296696 sec
      iterations=400000... time=1.19268 sec
      result: 0.244491 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.575e-05 sec
      iterations=10... time=0.000178001 sec
      iterations=100... time=0.00148901 sec
      iterations=1000... time=0.0139905 sec
      iterations=10000... time=0.145052 sec
      iterations=80000... time=1.18087 sec
      result: 0.395098 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00214887 sec
      iterations=10... time=0.01792 sec
      iterations=100... time=0.176297 sec
      iterations=600... time=1.024 sec
      result: 1.44162 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu May 27 18:33:44 UTC 2021
+ echo Done.
Done.
  Elapsed time: 58.4 s
