;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	MOV -1, <-29
	SUB #0, -33
	SUB #0, -33
	SLT 721, 0
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <332
	SPL 14, 2
	SPL 14, 2
	SPL 41, 690
	SUB 100, 260
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB 100, 9
	SUB 100, 9
	SPL <121, 106
	SUB #0, -33
	DJN 300, 90
	SUB #0, -33
	MOV -1, <-29
	SPL 0, -40
	ADD #72, @270
	DJN 300, 90
	MOV -1, <-29
	SLT #-721, 7
	SLT 721, 0
	DJN <0, #1
	DJN <0, #1
	SUB #72, @200
	ADD #72, @270
	SUB #72, @200
	SUB <12, @12
	SUB 12, @10
	SUB #72, @200
	SLT 10, 20
	CMP -7, <-420
	SPL 0, <332
	DJN @300, 90
	DJN <0, #1
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	SPL 0, <332
	DJN -1, @-20
