build_dir: 6-gen-saif-rtl
build_id: '6'
commands:
- vcd2saif -input inputs/run.vcd -output outputs/run.saif
edges_i:
  run.vcd:
  - f: design.vpd
    step: 5-rtl-sim
edges_o:
  run.saif:
  - f: run.saif
    step: 7-synopsys-dc-synthesis
  - f: run.saif
    step: 20-synopsys-ptpx-rtl
inputs:
- run.vcd
name: gen-saif-rtl
outputs:
- run.saif
source: /home/users/krzanich/mflowgen/steps/synopsys-vcd2saif-convert
