{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 14:41:27 2007 " "Info: Processing started: Mon Jul 30 14:41:27 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddrDecoder -c AddrDecoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AddrDecoder -c AddrDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(255) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(255): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(256) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(256): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(257) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(257): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(260) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(260): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(261) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(261): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(262) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(262): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(263) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(263): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AddrDecoder.v(264) " "Warning (10273): Verilog HDL warning at AddrDecoder.v(264): extended using \"x\" or \"z\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddrDecoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AddrDecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddrDecoder " "Info: Found entity 1: AddrDecoder" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddrDecoder " "Info: Elaborating entity \"AddrDecoder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "nRAM_CS GND " "Warning: Pin \"nRAM_CS\" stuck at GND" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 93 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nRAM_OE GND " "Warning: Pin \"nRAM_OE\" stuck at GND" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 94 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "nRAM_WE GND " "Warning: Pin \"nRAM_WE\" stuck at GND" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 95 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nRESET " "Warning: No output dependent on input pin \"nRESET\"" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 66 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Info: Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Info: Implemented 63 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.map.smsg " "Info: Generated suppressed messages file D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Allocated 137 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 14:41:29 2007 " "Info: Processing ended: Mon Jul 30 14:41:29 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
