{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701893699713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893699718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:14:59 2023 " "Processing started: Wed Dec 06 22:14:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893699718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893699718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderMania -c AdderMania " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893699718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701893700052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701893700052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_16bit " "Found entity 1: FullAdder_16bit" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701893705767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893705767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderMania " "Found entity 1: AdderMania" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701893705769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893705769 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f FullAdder_16bit.v(9) " "Verilog HDL Implicit Net warning at FullAdder_16bit.v(9): created implicit net for \"f\"" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893705769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderMania " "Elaborating entity \"AdderMania\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701893705785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_16bit FullAdder_16bit:u1 " "Elaborating entity \"FullAdder_16bit\" for hierarchy \"FullAdder_16bit:u1\"" {  } { { "carry_select_adder.v" "u1" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893705787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f FullAdder_16bit.v(9) " "Verilog HDL or VHDL warning at FullAdder_16bit.v(9): object \"f\" assigned a value but never read" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701893705787 "|AdderMania|FullAdder_16bit:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 FullAdder_16bit.v(9) " "Verilog HDL assignment warning at FullAdder_16bit.v(9): truncated value with size 16 to match size of target (2)" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701893705787 "|AdderMania|FullAdder_16bit:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum FullAdder_16bit.v(5) " "Output port \"sum\" at FullAdder_16bit.v(5) has no driver" {  } { { "FullAdder_16bit.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/FullAdder_16bit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701893705787 "|AdderMania|FullAdder_16bit:u1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701893706068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[0\] GND " "Pin \"sum\[0\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[1\] GND " "Pin \"sum\[1\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[2\] GND " "Pin \"sum\[2\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[3\] GND " "Pin \"sum\[3\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[4\] GND " "Pin \"sum\[4\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[5\] GND " "Pin \"sum\[5\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[6\] GND " "Pin \"sum\[6\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[7\] GND " "Pin \"sum\[7\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[8\] GND " "Pin \"sum\[8\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[9\] GND " "Pin \"sum\[9\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[10\] GND " "Pin \"sum\[10\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[11\] GND " "Pin \"sum\[11\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[12\] GND " "Pin \"sum\[12\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[13\] GND " "Pin \"sum\[13\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[14\] GND " "Pin \"sum\[14\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[15\] GND " "Pin \"sum\[15\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[16\] GND " "Pin \"sum\[16\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[17\] GND " "Pin \"sum\[17\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[18\] GND " "Pin \"sum\[18\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[19\] GND " "Pin \"sum\[19\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[20\] GND " "Pin \"sum\[20\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[21\] GND " "Pin \"sum\[21\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[22\] GND " "Pin \"sum\[22\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[23\] GND " "Pin \"sum\[23\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[24\] GND " "Pin \"sum\[24\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[25\] GND " "Pin \"sum\[25\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[26\] GND " "Pin \"sum\[26\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[27\] GND " "Pin \"sum\[27\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[28\] GND " "Pin \"sum\[28\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[29\] GND " "Pin \"sum\[29\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[30\] GND " "Pin \"sum\[30\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[31\] GND " "Pin \"sum\[31\]\" is stuck at GND" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701893706074 "|AdderMania|sum[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701893706074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701893706123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701893706317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701893706317 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "54 " "Design contains 54 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "No output dependent on input pin \"a\[8\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "No output dependent on input pin \"a\[9\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "No output dependent on input pin \"a\[10\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "No output dependent on input pin \"a\[11\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "No output dependent on input pin \"a\[12\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "No output dependent on input pin \"a\[13\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "No output dependent on input pin \"a\[14\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "No output dependent on input pin \"a\[15\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[18\] " "No output dependent on input pin \"a\[18\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[19\] " "No output dependent on input pin \"a\[19\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[20\] " "No output dependent on input pin \"a\[20\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[21\] " "No output dependent on input pin \"a\[21\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[22\] " "No output dependent on input pin \"a\[22\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[23\] " "No output dependent on input pin \"a\[23\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[24\] " "No output dependent on input pin \"a\[24\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[25\] " "No output dependent on input pin \"a\[25\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[26\] " "No output dependent on input pin \"a\[26\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[27\] " "No output dependent on input pin \"a\[27\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[28\] " "No output dependent on input pin \"a\[28\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[29\] " "No output dependent on input pin \"a\[29\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[30\] " "No output dependent on input pin \"a\[30\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|a[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "No output dependent on input pin \"b\[8\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "No output dependent on input pin \"b\[9\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "No output dependent on input pin \"b\[10\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "No output dependent on input pin \"b\[11\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "No output dependent on input pin \"b\[12\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "No output dependent on input pin \"b\[13\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "No output dependent on input pin \"b\[14\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "No output dependent on input pin \"b\[15\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[18\] " "No output dependent on input pin \"b\[18\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[19\] " "No output dependent on input pin \"b\[19\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[20\] " "No output dependent on input pin \"b\[20\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[21\] " "No output dependent on input pin \"b\[21\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[22\] " "No output dependent on input pin \"b\[22\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[23\] " "No output dependent on input pin \"b\[23\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[24\] " "No output dependent on input pin \"b\[24\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[25\] " "No output dependent on input pin \"b\[25\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[26\] " "No output dependent on input pin \"b\[26\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[27\] " "No output dependent on input pin \"b\[27\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[28\] " "No output dependent on input pin \"b\[28\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[29\] " "No output dependent on input pin \"b\[29\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[30\] " "No output dependent on input pin \"b\[30\]\"" {  } { { "carry_select_adder.v" "" { Text "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/carry_select_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701893706336 "|AdderMania|b[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701893706336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701893706337 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701893706337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701893706337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701893706337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893706349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:15:06 2023 " "Processing ended: Wed Dec 06 22:15:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893706349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893706349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893706349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701893706349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701893707273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893707276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:15:07 2023 " "Processing started: Wed Dec 06 22:15:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893707276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701893707276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701893707276 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701893707346 ""}
{ "Info" "0" "" "Project  = AdderMania" {  } {  } 0 0 "Project  = AdderMania" 0 0 "Fitter" 0 0 1701893707346 ""}
{ "Info" "0" "" "Revision = AdderMania" {  } {  } 0 0 "Revision = AdderMania" 0 0 "Fitter" 0 0 1701893707346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701893707429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701893707430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AdderMania 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"AdderMania\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701893707434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701893707469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701893707469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701893707736 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701893707749 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701893707885 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701893708031 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701893712770 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893713053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701893713054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701893713054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701893713055 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701893713055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701893713055 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701893713055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701893713055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701893713055 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701893713055 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893713075 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701893716402 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701893716403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1701893716403 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1701893716403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701893716404 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701893716404 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701893716404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701893716405 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701893716451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893718748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701893720258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701893720526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893720526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701893721411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701893723881 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701893723881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701893724016 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701893724016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701893724016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893724022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701893724880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701893724904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701893725139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701893725140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701893725738 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701893727848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/output_files/AdderMania.fit.smsg " "Generated suppressed messages file C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/output_files/AdderMania.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701893728046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7243 " "Peak virtual memory: 7243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893728420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:15:28 2023 " "Processing ended: Wed Dec 06 22:15:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893728420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893728420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893728420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701893728420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701893729300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893729303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:15:29 2023 " "Processing started: Wed Dec 06 22:15:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893729303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701893729303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701893729304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701893729775 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701893733641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893733977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:15:33 2023 " "Processing ended: Wed Dec 06 22:15:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893733977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893733977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893733977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701893733977 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701893734566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701893734888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893734891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:15:34 2023 " "Processing started: Wed Dec 06 22:15:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893734891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701893734891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AdderMania -c AdderMania " "Command: quartus_sta AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701893734892 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701893734964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701893735395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701893735395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893735427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893735427 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC.sdc " "Reading SDC File: 'SDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701893735806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893735808 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701893735808 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701893735808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701893735808 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701893735808 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701893735809 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1701893735814 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701893735815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893735841 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701893735843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701893735863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701893736766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893736831 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701893736831 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701893736831 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701893736831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893736853 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701893736855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701893737007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701893737429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893737464 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701893737464 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701893737464 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701893737464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737499 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701893737501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701893737593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1701893737593 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1701893737593 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1701893737593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701893737609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701893738520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701893738520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5250 " "Peak virtual memory: 5250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893738566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:15:38 2023 " "Processing ended: Wed Dec 06 22:15:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893738566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893738566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893738566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701893738566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701893739430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701893739433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:15:39 2023 " "Processing started: Wed Dec 06 22:15:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701893739433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701893739433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AdderMania -c AdderMania" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701893739433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701893740049 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1701893740080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AdderMania.vo C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/simulation/modelsim/ simulation " "Generated file AdderMania.vo in folder \"C:/Study/3rd Year/1st Term/CMP 25/VLSI/VLSI-Project/phase1 AOZ part/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701893740149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701893740182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:15:40 2023 " "Processing ended: Wed Dec 06 22:15:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701893740182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701893740182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701893740182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701893740182 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701893740808 ""}
