// Seed: 1248174562
module module_0;
  id_2(
      .id_0(id_3),
      .id_1(1),
      .id_2(id_3 + id_3),
      .id_3(1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7({1'd0, 1}),
      .id_8(1),
      .id_9(1),
      .id_10(id_1)
  );
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) begin
    id_4 <= 1 - id_6;
    $display;
  end
  module_0();
endmodule
