
nucleo-H753ZI_TemplateRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009820  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08009ac0  08009ac0  0000aac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009b40  08009b40  0000ab40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009b48  08009b48  0000ab48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009b4c  08009b4c  0000ab4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08009b50  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000064  08009bb4  0000b064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000c4  08009c14  0000b0c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00065790  24000124  08009c74  0000b124  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240658b4  08009c74  0000b8b4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b124  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029061  00000000  00000000  0000b152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004df1  00000000  00000000  000341b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d90  00000000  00000000  00038fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016ee  00000000  00000000  0003ad38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c433  00000000  00000000  0003c426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024f85  00000000  00000000  00078859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001775e6  00000000  00000000  0009d7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00214dc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000080a8  00000000  00000000  00214e08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0021ceb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000124 	.word	0x24000124
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009aa8 	.word	0x08009aa8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000128 	.word	0x24000128
 80002dc:	08009aa8 	.word	0x08009aa8

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80005d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <MX_ETH_Init+0x80>)
 80005d6:	4a1f      	ldr	r2, [pc, #124]	@ (8000654 <MX_ETH_Init+0x84>)
 80005d8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80005da:	4b1f      	ldr	r3, [pc, #124]	@ (8000658 <MX_ETH_Init+0x88>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80005e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000658 <MX_ETH_Init+0x88>)
 80005e2:	2280      	movs	r2, #128	@ 0x80
 80005e4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80005e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000658 <MX_ETH_Init+0x88>)
 80005e8:	22e1      	movs	r2, #225	@ 0xe1
 80005ea:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80005ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000658 <MX_ETH_Init+0x88>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80005f2:	4b19      	ldr	r3, [pc, #100]	@ (8000658 <MX_ETH_Init+0x88>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80005f8:	4b17      	ldr	r3, [pc, #92]	@ (8000658 <MX_ETH_Init+0x88>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80005fe:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <MX_ETH_Init+0x80>)
 8000600:	4a15      	ldr	r2, [pc, #84]	@ (8000658 <MX_ETH_Init+0x88>)
 8000602:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <MX_ETH_Init+0x80>)
 8000606:	2201      	movs	r2, #1
 8000608:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800060a:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <MX_ETH_Init+0x80>)
 800060c:	4a13      	ldr	r2, [pc, #76]	@ (800065c <MX_ETH_Init+0x8c>)
 800060e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000610:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <MX_ETH_Init+0x80>)
 8000612:	4a13      	ldr	r2, [pc, #76]	@ (8000660 <MX_ETH_Init+0x90>)
 8000614:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000616:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <MX_ETH_Init+0x80>)
 8000618:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800061c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800061e:	480c      	ldr	r0, [pc, #48]	@ (8000650 <MX_ETH_Init+0x80>)
 8000620:	f000 fee2 	bl	80013e8 <HAL_ETH_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800062a:	f000 fa91 	bl	8000b50 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800062e:	2238      	movs	r2, #56	@ 0x38
 8000630:	2100      	movs	r1, #0
 8000632:	480c      	ldr	r0, [pc, #48]	@ (8000664 <MX_ETH_Init+0x94>)
 8000634:	f009 f950 	bl	80098d8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000638:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <MX_ETH_Init+0x94>)
 800063a:	2221      	movs	r2, #33	@ 0x21
 800063c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800063e:	4b09      	ldr	r3, [pc, #36]	@ (8000664 <MX_ETH_Init+0x94>)
 8000640:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000644:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <MX_ETH_Init+0x94>)
 8000648:	2200      	movs	r2, #0
 800064a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	24000178 	.word	0x24000178
 8000654:	40028000 	.word	0x40028000
 8000658:	24000228 	.word	0x24000228
 800065c:	240000c4 	.word	0x240000c4
 8000660:	24000064 	.word	0x24000064
 8000664:	24000140 	.word	0x24000140

08000668 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b08e      	sub	sp, #56	@ 0x38
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000670:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a59      	ldr	r2, [pc, #356]	@ (80007ec <HAL_ETH_MspInit+0x184>)
 8000686:	4293      	cmp	r3, r2
 8000688:	f040 80ab 	bne.w	80007e2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800068c:	4b58      	ldr	r3, [pc, #352]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 800068e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000692:	4a57      	ldr	r2, [pc, #348]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000694:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000698:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800069c:	4b54      	ldr	r3, [pc, #336]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 800069e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80006a6:	623b      	str	r3, [r7, #32]
 80006a8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80006aa:	4b51      	ldr	r3, [pc, #324]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006b0:	4a4f      	ldr	r2, [pc, #316]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006ba:	4b4d      	ldr	r3, [pc, #308]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80006c4:	61fb      	str	r3, [r7, #28]
 80006c6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80006c8:	4b49      	ldr	r3, [pc, #292]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006ce:	4a48      	ldr	r2, [pc, #288]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006d4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006d8:	4b45      	ldr	r3, [pc, #276]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006da:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006e2:	61bb      	str	r3, [r7, #24]
 80006e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	4b42      	ldr	r3, [pc, #264]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ec:	4a40      	ldr	r2, [pc, #256]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006ee:	f043 0304 	orr.w	r3, r3, #4
 80006f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006f6:	4b3e      	ldr	r3, [pc, #248]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 80006f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006fc:	f003 0304 	and.w	r3, r3, #4
 8000700:	617b      	str	r3, [r7, #20]
 8000702:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800070a:	4a39      	ldr	r2, [pc, #228]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000714:	4b36      	ldr	r3, [pc, #216]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000722:	4b33      	ldr	r3, [pc, #204]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000724:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000728:	4a31      	ldr	r2, [pc, #196]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 800072a:	f043 0302 	orr.w	r3, r3, #2
 800072e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000738:	f003 0302 	and.w	r3, r3, #2
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000740:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000746:	4a2a      	ldr	r2, [pc, #168]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800074c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <HAL_ETH_MspInit+0x188>)
 8000752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800075a:	60bb      	str	r3, [r7, #8]
 800075c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800075e:	2332      	movs	r3, #50	@ 0x32
 8000760:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000762:	2302      	movs	r3, #2
 8000764:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	2300      	movs	r3, #0
 800076c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800076e:	230b      	movs	r3, #11
 8000770:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000776:	4619      	mov	r1, r3
 8000778:	481e      	ldr	r0, [pc, #120]	@ (80007f4 <HAL_ETH_MspInit+0x18c>)
 800077a:	f001 fa69 	bl	8001c50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800077e:	2386      	movs	r3, #134	@ 0x86
 8000780:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000782:	2302      	movs	r3, #2
 8000784:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078a:	2300      	movs	r3, #0
 800078c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800078e:	230b      	movs	r3, #11
 8000790:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000796:	4619      	mov	r1, r3
 8000798:	4817      	ldr	r0, [pc, #92]	@ (80007f8 <HAL_ETH_MspInit+0x190>)
 800079a:	f001 fa59 	bl	8001c50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800079e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a4:	2302      	movs	r3, #2
 80007a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	2300      	movs	r3, #0
 80007ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007b0:	230b      	movs	r3, #11
 80007b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007b8:	4619      	mov	r1, r3
 80007ba:	4810      	ldr	r0, [pc, #64]	@ (80007fc <HAL_ETH_MspInit+0x194>)
 80007bc:	f001 fa48 	bl	8001c50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80007c0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c6:	2302      	movs	r3, #2
 80007c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d2:	230b      	movs	r3, #11
 80007d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007da:	4619      	mov	r1, r3
 80007dc:	4808      	ldr	r0, [pc, #32]	@ (8000800 <HAL_ETH_MspInit+0x198>)
 80007de:	f001 fa37 	bl	8001c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80007e2:	bf00      	nop
 80007e4:	3738      	adds	r7, #56	@ 0x38
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40028000 	.word	0x40028000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	58020800 	.word	0x58020800
 80007f8:	58020000 	.word	0x58020000
 80007fc:	58020400 	.word	0x58020400
 8000800:	58021800 	.word	0x58021800

08000804 <vApplicationMallocFailedHook>:
/* Hook prototypes */
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
	...

08000814 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000818:	4a04      	ldr	r2, [pc, #16]	@ (800082c <MX_FREERTOS_Init+0x18>)
 800081a:	2100      	movs	r1, #0
 800081c:	4804      	ldr	r0, [pc, #16]	@ (8000830 <MX_FREERTOS_Init+0x1c>)
 800081e:	f006 faef 	bl	8006e00 <osThreadNew>
 8000822:	4603      	mov	r3, r0
 8000824:	4a03      	ldr	r2, [pc, #12]	@ (8000834 <MX_FREERTOS_Init+0x20>)
 8000826:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	08009ae4 	.word	0x08009ae4
 8000830:	08000839 	.word	0x08000839
 8000834:	24000230 	.word	0x24000230

08000838 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000840:	2001      	movs	r0, #1
 8000842:	f006 fb6f 	bl	8006f24 <osDelay>
 8000846:	e7fb      	b.n	8000840 <StartDefaultTask+0x8>

08000848 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	@ 0x30
 800084c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	f107 031c 	add.w	r3, r7, #28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
 800085c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800085e:	4b62      	ldr	r3, [pc, #392]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000864:	4a60      	ldr	r2, [pc, #384]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000866:	f043 0304 	orr.w	r3, r3, #4
 800086a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800086e:	4b5e      	ldr	r3, [pc, #376]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000874:	f003 0304 	and.w	r3, r3, #4
 8000878:	61bb      	str	r3, [r7, #24]
 800087a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087c:	4b5a      	ldr	r3, [pc, #360]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 800087e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000882:	4a59      	ldr	r2, [pc, #356]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000888:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800088c:	4b56      	ldr	r3, [pc, #344]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 800088e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000896:	617b      	str	r3, [r7, #20]
 8000898:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	4b53      	ldr	r3, [pc, #332]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 800089c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a0:	4a51      	ldr	r2, [pc, #324]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008aa:	4b4f      	ldr	r3, [pc, #316]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b0:	f003 0301 	and.w	r3, r3, #1
 80008b4:	613b      	str	r3, [r7, #16]
 80008b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b8:	4b4b      	ldr	r3, [pc, #300]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008be:	4a4a      	ldr	r2, [pc, #296]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c8:	4b47      	ldr	r3, [pc, #284]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d6:	4b44      	ldr	r3, [pc, #272]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008dc:	4a42      	ldr	r2, [pc, #264]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008de:	f043 0308 	orr.w	r3, r3, #8
 80008e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008e6:	4b40      	ldr	r3, [pc, #256]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ec:	f003 0308 	and.w	r3, r3, #8
 80008f0:	60bb      	str	r3, [r7, #8]
 80008f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008f4:	4b3c      	ldr	r3, [pc, #240]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008fa:	4a3b      	ldr	r2, [pc, #236]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 80008fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000900:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000904:	4b38      	ldr	r3, [pc, #224]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000912:	4b35      	ldr	r3, [pc, #212]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000918:	4a33      	ldr	r2, [pc, #204]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 800091a:	f043 0310 	orr.w	r3, r3, #16
 800091e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000922:	4b31      	ldr	r3, [pc, #196]	@ (80009e8 <MX_GPIO_Init+0x1a0>)
 8000924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000928:	f003 0310 	and.w	r3, r3, #16
 800092c:	603b      	str	r3, [r7, #0]
 800092e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000936:	482d      	ldr	r0, [pc, #180]	@ (80009ec <MX_GPIO_Init+0x1a4>)
 8000938:	f001 fb3a 	bl	8001fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800093c:	2200      	movs	r2, #0
 800093e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000942:	482b      	ldr	r0, [pc, #172]	@ (80009f0 <MX_GPIO_Init+0x1a8>)
 8000944:	f001 fb34 	bl	8001fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	2102      	movs	r1, #2
 800094c:	4829      	ldr	r0, [pc, #164]	@ (80009f4 <MX_GPIO_Init+0x1ac>)
 800094e:	f001 fb2f 	bl	8001fb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000958:	2300      	movs	r3, #0
 800095a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4619      	mov	r1, r3
 8000966:	4824      	ldr	r0, [pc, #144]	@ (80009f8 <MX_GPIO_Init+0x1b0>)
 8000968:	f001 f972 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800096c:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4819      	ldr	r0, [pc, #100]	@ (80009ec <MX_GPIO_Init+0x1a4>)
 8000986:	f001 f963 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 800098a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800099c:	f107 031c 	add.w	r3, r7, #28
 80009a0:	4619      	mov	r1, r3
 80009a2:	4813      	ldr	r0, [pc, #76]	@ (80009f0 <MX_GPIO_Init+0x1a8>)
 80009a4:	f001 f954 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80009a8:	2380      	movs	r3, #128	@ 0x80
 80009aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 031c 	add.w	r3, r7, #28
 80009ba:	4619      	mov	r1, r3
 80009bc:	480f      	ldr	r0, [pc, #60]	@ (80009fc <MX_GPIO_Init+0x1b4>)
 80009be:	f001 f947 	bl	8001c50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c6:	2301      	movs	r3, #1
 80009c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	2300      	movs	r3, #0
 80009d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009d2:	f107 031c 	add.w	r3, r7, #28
 80009d6:	4619      	mov	r1, r3
 80009d8:	4806      	ldr	r0, [pc, #24]	@ (80009f4 <MX_GPIO_Init+0x1ac>)
 80009da:	f001 f939 	bl	8001c50 <HAL_GPIO_Init>

}
 80009de:	bf00      	nop
 80009e0:	3730      	adds	r7, #48	@ 0x30
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	58024400 	.word	0x58024400
 80009ec:	58020400 	.word	0x58020400
 80009f0:	58020c00 	.word	0x58020c00
 80009f4:	58021000 	.word	0x58021000
 80009f8:	58020800 	.word	0x58020800
 80009fc:	58021800 	.word	0x58021800

08000a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a04:	f000 fb70 	bl	80010e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a08:	f000 f810 	bl	8000a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a0c:	f7ff ff1c 	bl	8000848 <MX_GPIO_Init>
  MX_ETH_Init();
 8000a10:	f7ff fdde 	bl	80005d0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000a14:	f000 f9da 	bl	8000dcc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000a18:	f000 fa8e 	bl	8000f38 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000a1c:	f006 f9a6 	bl	8006d6c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a20:	f7ff fef8 	bl	8000814 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a24:	f006 f9c6 	bl	8006db4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <main+0x28>

08000a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b09c      	sub	sp, #112	@ 0x70
 8000a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a36:	224c      	movs	r2, #76	@ 0x4c
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f008 ff4c 	bl	80098d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	2220      	movs	r2, #32
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f008 ff46 	bl	80098d8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	f001 fbf9 	bl	8002244 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a52:	2300      	movs	r3, #0
 8000a54:	603b      	str	r3, [r7, #0]
 8000a56:	4b33      	ldr	r3, [pc, #204]	@ (8000b24 <SystemClock_Config+0xf8>)
 8000a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5a:	4a32      	ldr	r2, [pc, #200]	@ (8000b24 <SystemClock_Config+0xf8>)
 8000a5c:	f023 0301 	bic.w	r3, r3, #1
 8000a60:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000a62:	4b30      	ldr	r3, [pc, #192]	@ (8000b24 <SystemClock_Config+0xf8>)
 8000a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b28 <SystemClock_Config+0xfc>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a74:	4a2c      	ldr	r2, [pc, #176]	@ (8000b28 <SystemClock_Config+0xfc>)
 8000a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a7a:	6193      	str	r3, [r2, #24]
 8000a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b28 <SystemClock_Config+0xfc>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a88:	bf00      	nop
 8000a8a:	4b27      	ldr	r3, [pc, #156]	@ (8000b28 <SystemClock_Config+0xfc>)
 8000a8c:	699b      	ldr	r3, [r3, #24]
 8000a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a96:	d1f8      	bne.n	8000a8a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000a98:	2303      	movs	r3, #3
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a9c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa6:	2340      	movs	r3, #64	@ 0x40
 8000aa8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000ab6:	2318      	movs	r3, #24
 8000ab8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000aba:	2302      	movs	r3, #2
 8000abc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000abe:	2304      	movs	r3, #4
 8000ac0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000ac6:	230c      	movs	r3, #12
 8000ac8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f001 fbfe 	bl	80022d8 <HAL_RCC_OscConfig>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000ae2:	f000 f835 	bl	8000b50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae6:	233f      	movs	r3, #63	@ 0x3f
 8000ae8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b06:	1d3b      	adds	r3, r7, #4
 8000b08:	2101      	movs	r1, #1
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f002 f83e 	bl	8002b8c <HAL_RCC_ClockConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000b16:	f000 f81b 	bl	8000b50 <Error_Handler>
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	3770      	adds	r7, #112	@ 0x70
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	58000400 	.word	0x58000400
 8000b28:	58024800 	.word	0x58024800

08000b2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d101      	bne.n	8000b42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b3e:	f000 fb0f 	bl	8001160 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40001000 	.word	0x40001000

08000b50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b54:	b672      	cpsid	i
}
 8000b56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <Error_Handler+0x8>

08000b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b62:	4b0c      	ldr	r3, [pc, #48]	@ (8000b94 <HAL_MspInit+0x38>)
 8000b64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b68:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_MspInit+0x38>)
 8000b6a:	f043 0302 	orr.w	r3, r3, #2
 8000b6e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b72:	4b08      	ldr	r3, [pc, #32]	@ (8000b94 <HAL_MspInit+0x38>)
 8000b74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b78:	f003 0302 	and.w	r3, r3, #2
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	210f      	movs	r1, #15
 8000b84:	f06f 0001 	mvn.w	r0, #1
 8000b88:	f000 fc06 	bl	8001398 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	58024400 	.word	0x58024400

08000b98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b090      	sub	sp, #64	@ 0x40
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b0f      	cmp	r3, #15
 8000ba4:	d827      	bhi.n	8000bf6 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	2036      	movs	r0, #54	@ 0x36
 8000bac:	f000 fbf4 	bl	8001398 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bb0:	2036      	movs	r0, #54	@ 0x36
 8000bb2:	f000 fc0b 	bl	80013cc <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000bb6:	4a29      	ldr	r2, [pc, #164]	@ (8000c5c <HAL_InitTick+0xc4>)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bbc:	4b28      	ldr	r3, [pc, #160]	@ (8000c60 <HAL_InitTick+0xc8>)
 8000bbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bc2:	4a27      	ldr	r2, [pc, #156]	@ (8000c60 <HAL_InitTick+0xc8>)
 8000bc4:	f043 0310 	orr.w	r3, r3, #16
 8000bc8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bcc:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <HAL_InitTick+0xc8>)
 8000bce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bd2:	f003 0310 	and.w	r3, r3, #16
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bda:	f107 0210 	add.w	r2, r7, #16
 8000bde:	f107 0314 	add.w	r3, r7, #20
 8000be2:	4611      	mov	r1, r2
 8000be4:	4618      	mov	r0, r3
 8000be6:	f002 fb5d 	bl	80032a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bec:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d106      	bne.n	8000c02 <HAL_InitTick+0x6a>
 8000bf4:	e001      	b.n	8000bfa <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e02b      	b.n	8000c52 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bfa:	f002 fb27 	bl	800324c <HAL_RCC_GetPCLK1Freq>
 8000bfe:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000c00:	e004      	b.n	8000c0c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c02:	f002 fb23 	bl	800324c <HAL_RCC_GetPCLK1Freq>
 8000c06:	4603      	mov	r3, r0
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c0e:	4a15      	ldr	r2, [pc, #84]	@ (8000c64 <HAL_InitTick+0xcc>)
 8000c10:	fba2 2303 	umull	r2, r3, r2, r3
 8000c14:	0c9b      	lsrs	r3, r3, #18
 8000c16:	3b01      	subs	r3, #1
 8000c18:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c1a:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c1c:	4a13      	ldr	r2, [pc, #76]	@ (8000c6c <HAL_InitTick+0xd4>)
 8000c1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c20:	4b11      	ldr	r3, [pc, #68]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c22:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c28:	4a0f      	ldr	r2, [pc, #60]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c3a:	480b      	ldr	r0, [pc, #44]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c3c:	f004 f9a0 	bl	8004f80 <HAL_TIM_Base_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d104      	bne.n	8000c50 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c46:	4808      	ldr	r0, [pc, #32]	@ (8000c68 <HAL_InitTick+0xd0>)
 8000c48:	f004 f9fc 	bl	8005044 <HAL_TIM_Base_Start_IT>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	e000      	b.n	8000c52 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000c50:	2301      	movs	r3, #1
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3740      	adds	r7, #64	@ 0x40
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	24000008 	.word	0x24000008
 8000c60:	58024400 	.word	0x58024400
 8000c64:	431bde83 	.word	0x431bde83
 8000c68:	24000234 	.word	0x24000234
 8000c6c:	40001000 	.word	0x40001000

08000c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <NMI_Handler+0x4>

08000c78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <HardFault_Handler+0x4>

08000c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <MemManage_Handler+0x4>

08000c88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <BusFault_Handler+0x4>

08000c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c94:	bf00      	nop
 8000c96:	e7fd      	b.n	8000c94 <UsageFault_Handler+0x4>

08000c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000cac:	4802      	ldr	r0, [pc, #8]	@ (8000cb8 <TIM6_DAC_IRQHandler+0x10>)
 8000cae:	f004 fa41 	bl	8005134 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cb2:	bf00      	nop
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	24000234 	.word	0x24000234

08000cbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cc0:	4b37      	ldr	r3, [pc, #220]	@ (8000da0 <SystemInit+0xe4>)
 8000cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cc6:	4a36      	ldr	r2, [pc, #216]	@ (8000da0 <SystemInit+0xe4>)
 8000cc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ccc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cd0:	4b34      	ldr	r3, [pc, #208]	@ (8000da4 <SystemInit+0xe8>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f003 030f 	and.w	r3, r3, #15
 8000cd8:	2b06      	cmp	r3, #6
 8000cda:	d807      	bhi.n	8000cec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cdc:	4b31      	ldr	r3, [pc, #196]	@ (8000da4 <SystemInit+0xe8>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f023 030f 	bic.w	r3, r3, #15
 8000ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8000da4 <SystemInit+0xe8>)
 8000ce6:	f043 0307 	orr.w	r3, r3, #7
 8000cea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000cec:	4b2e      	ldr	r3, [pc, #184]	@ (8000da8 <SystemInit+0xec>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8000da8 <SystemInit+0xec>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8000da8 <SystemInit+0xec>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000da8 <SystemInit+0xec>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	4929      	ldr	r1, [pc, #164]	@ (8000da8 <SystemInit+0xec>)
 8000d04:	4b29      	ldr	r3, [pc, #164]	@ (8000dac <SystemInit+0xf0>)
 8000d06:	4013      	ands	r3, r2
 8000d08:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d0a:	4b26      	ldr	r3, [pc, #152]	@ (8000da4 <SystemInit+0xe8>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0308 	and.w	r3, r3, #8
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d007      	beq.n	8000d26 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d16:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <SystemInit+0xe8>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f023 030f 	bic.w	r3, r3, #15
 8000d1e:	4a21      	ldr	r2, [pc, #132]	@ (8000da4 <SystemInit+0xe8>)
 8000d20:	f043 0307 	orr.w	r3, r3, #7
 8000d24:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d26:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <SystemInit+0xec>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <SystemInit+0xec>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	@ (8000da8 <SystemInit+0xec>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	@ (8000da8 <SystemInit+0xec>)
 8000d3a:	4a1d      	ldr	r2, [pc, #116]	@ (8000db0 <SystemInit+0xf4>)
 8000d3c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000da8 <SystemInit+0xec>)
 8000d40:	4a1c      	ldr	r2, [pc, #112]	@ (8000db4 <SystemInit+0xf8>)
 8000d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d44:	4b18      	ldr	r3, [pc, #96]	@ (8000da8 <SystemInit+0xec>)
 8000d46:	4a1c      	ldr	r2, [pc, #112]	@ (8000db8 <SystemInit+0xfc>)
 8000d48:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <SystemInit+0xec>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d50:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <SystemInit+0xec>)
 8000d52:	4a19      	ldr	r2, [pc, #100]	@ (8000db8 <SystemInit+0xfc>)
 8000d54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d56:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <SystemInit+0xec>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <SystemInit+0xec>)
 8000d5e:	4a16      	ldr	r2, [pc, #88]	@ (8000db8 <SystemInit+0xfc>)
 8000d60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <SystemInit+0xec>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <SystemInit+0xec>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000da8 <SystemInit+0xec>)
 8000d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <SystemInit+0xec>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <SystemInit+0x100>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <SystemInit+0x104>)
 8000d80:	4013      	ands	r3, r2
 8000d82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d86:	d202      	bcs.n	8000d8e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d88:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <SystemInit+0x108>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <SystemInit+0x10c>)
 8000d90:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d94:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00
 8000da4:	52002000 	.word	0x52002000
 8000da8:	58024400 	.word	0x58024400
 8000dac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000db0:	02020200 	.word	0x02020200
 8000db4:	01ff0000 	.word	0x01ff0000
 8000db8:	01010280 	.word	0x01010280
 8000dbc:	5c001000 	.word	0x5c001000
 8000dc0:	ffff0000 	.word	0xffff0000
 8000dc4:	51008108 	.word	0x51008108
 8000dc8:	52004000 	.word	0x52004000

08000dcc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dd0:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000dd2:	4a23      	ldr	r2, [pc, #140]	@ (8000e60 <MX_USART3_UART_Init+0x94>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dd6:	4b21      	ldr	r3, [pc, #132]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000dd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ddc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e02:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e0e:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e14:	4811      	ldr	r0, [pc, #68]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e16:	f004 fb81 	bl	800551c <HAL_UART_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000e20:	f7ff fe96 	bl	8000b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e24:	2100      	movs	r1, #0
 8000e26:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e28:	f005 fb89 	bl	800653e <HAL_UARTEx_SetTxFifoThreshold>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000e32:	f7ff fe8d 	bl	8000b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e36:	2100      	movs	r1, #0
 8000e38:	4808      	ldr	r0, [pc, #32]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e3a:	f005 fbbe 	bl	80065ba <HAL_UARTEx_SetRxFifoThreshold>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000e44:	f7ff fe84 	bl	8000b50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000e48:	4804      	ldr	r0, [pc, #16]	@ (8000e5c <MX_USART3_UART_Init+0x90>)
 8000e4a:	f005 fb3f 	bl	80064cc <HAL_UARTEx_DisableFifoMode>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000e54:	f7ff fe7c 	bl	8000b50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	24000280 	.word	0x24000280
 8000e60:	40004800 	.word	0x40004800

08000e64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0ba      	sub	sp, #232	@ 0xe8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	22c0      	movs	r2, #192	@ 0xc0
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f008 fd27 	bl	80098d8 <memset>
  if(uartHandle->Instance==USART3)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a27      	ldr	r2, [pc, #156]	@ (8000f2c <HAL_UART_MspInit+0xc8>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d146      	bne.n	8000f22 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e94:	f04f 0202 	mov.w	r2, #2
 8000e98:	f04f 0300 	mov.w	r3, #0
 8000e9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea6:	f107 0310 	add.w	r3, r7, #16
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f002 fa3c 	bl	8003328 <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eb6:	f7ff fe4b 	bl	8000b50 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eba:	4b1d      	ldr	r3, [pc, #116]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ebc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ec2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ec6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000eca:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ecc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ed0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ed4:	60fb      	str	r3, [r7, #12]
 8000ed6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed8:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ede:	4a14      	ldr	r2, [pc, #80]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <HAL_UART_MspInit+0xcc>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eee:	f003 0308 	and.w	r3, r3, #8
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000ef6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000efa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f10:	2307      	movs	r3, #7
 8000f12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f16:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4805      	ldr	r0, [pc, #20]	@ (8000f34 <HAL_UART_MspInit+0xd0>)
 8000f1e:	f000 fe97 	bl	8001c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f22:	bf00      	nop
 8000f24:	37e8      	adds	r7, #232	@ 0xe8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40004800 	.word	0x40004800
 8000f30:	58024400 	.word	0x58024400
 8000f34:	58020c00 	.word	0x58020c00

08000f38 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f3c:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f3e:	4a16      	ldr	r2, [pc, #88]	@ (8000f98 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000f40:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f44:	2209      	movs	r2, #9
 8000f46:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f56:	2202      	movs	r2, #2
 8000f58:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f66:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000f6c:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000f72:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000f7e:	4805      	ldr	r0, [pc, #20]	@ (8000f94 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000f80:	f001 f82f 	bl	8001fe2 <HAL_PCD_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000f8a:	f7ff fde1 	bl	8000b50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	24000314 	.word	0x24000314
 8000f98:	40080000 	.word	0x40080000

08000f9c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b0ba      	sub	sp, #232	@ 0xe8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	22c0      	movs	r2, #192	@ 0xc0
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f008 fc8b 	bl	80098d8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a30      	ldr	r2, [pc, #192]	@ (8001088 <HAL_PCD_MspInit+0xec>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d159      	bne.n	8001080 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000fcc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000fd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000fdc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f002 f99f 	bl	8003328 <HAL_RCCEx_PeriphCLKConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8000ff0:	f7ff fdae 	bl	8000b50 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000ff4:	f001 f960 	bl	80022b8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	4b24      	ldr	r3, [pc, #144]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 8000ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ffe:	4a23      	ldr	r2, [pc, #140]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001008:	4b20      	ldr	r3, [pc, #128]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 800100a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001016:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800101a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	2300      	movs	r3, #0
 800102c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001030:	230a      	movs	r3, #10
 8001032:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001036:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800103a:	4619      	mov	r1, r3
 800103c:	4814      	ldr	r0, [pc, #80]	@ (8001090 <HAL_PCD_MspInit+0xf4>)
 800103e:	f000 fe07 	bl	8001c50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001042:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001046:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001056:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800105a:	4619      	mov	r1, r3
 800105c:	480c      	ldr	r0, [pc, #48]	@ (8001090 <HAL_PCD_MspInit+0xf4>)
 800105e:	f000 fdf7 	bl	8001c50 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001062:	4b0a      	ldr	r3, [pc, #40]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 8001064:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001068:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 800106a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800106e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001072:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_PCD_MspInit+0xf0>)
 8001074:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001078:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001080:	bf00      	nop
 8001082:	37e8      	adds	r7, #232	@ 0xe8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40080000 	.word	0x40080000
 800108c:	58024400 	.word	0x58024400
 8001090:	58020000 	.word	0x58020000

08001094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001094:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001098:	f7ff fe10 	bl	8000cbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800109c:	480c      	ldr	r0, [pc, #48]	@ (80010d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800109e:	490d      	ldr	r1, [pc, #52]	@ (80010d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010a0:	4a0d      	ldr	r2, [pc, #52]	@ (80010d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010a4:	e002      	b.n	80010ac <LoopCopyDataInit>

080010a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010aa:	3304      	adds	r3, #4

080010ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b0:	d3f9      	bcc.n	80010a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010b4:	4c0a      	ldr	r4, [pc, #40]	@ (80010e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b8:	e001      	b.n	80010be <LoopFillZerobss>

080010ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010bc:	3204      	adds	r2, #4

080010be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c0:	d3fb      	bcc.n	80010ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010c2:	f008 fc67 	bl	8009994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010c6:	f7ff fc9b 	bl	8000a00 <main>
  bx  lr
 80010ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80010d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80010d4:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 80010d8:	08009b50 	.word	0x08009b50
  ldr r2, =_sbss
 80010dc:	24000124 	.word	0x24000124
  ldr r4, =_ebss
 80010e0:	240658b4 	.word	0x240658b4

080010e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010e4:	e7fe      	b.n	80010e4 <ADC3_IRQHandler>
	...

080010e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ee:	2003      	movs	r0, #3
 80010f0:	f000 f947 	bl	8001382 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80010f4:	f001 ff00 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 80010f8:	4602      	mov	r2, r0
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <HAL_Init+0x68>)
 80010fc:	699b      	ldr	r3, [r3, #24]
 80010fe:	0a1b      	lsrs	r3, r3, #8
 8001100:	f003 030f 	and.w	r3, r3, #15
 8001104:	4913      	ldr	r1, [pc, #76]	@ (8001154 <HAL_Init+0x6c>)
 8001106:	5ccb      	ldrb	r3, [r1, r3]
 8001108:	f003 031f 	and.w	r3, r3, #31
 800110c:	fa22 f303 	lsr.w	r3, r2, r3
 8001110:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001112:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <HAL_Init+0x68>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	f003 030f 	and.w	r3, r3, #15
 800111a:	4a0e      	ldr	r2, [pc, #56]	@ (8001154 <HAL_Init+0x6c>)
 800111c:	5cd3      	ldrb	r3, [r2, r3]
 800111e:	f003 031f 	and.w	r3, r3, #31
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	fa22 f303 	lsr.w	r3, r2, r3
 8001128:	4a0b      	ldr	r2, [pc, #44]	@ (8001158 <HAL_Init+0x70>)
 800112a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800112c:	4a0b      	ldr	r2, [pc, #44]	@ (800115c <HAL_Init+0x74>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001132:	200f      	movs	r0, #15
 8001134:	f7ff fd30 	bl	8000b98 <HAL_InitTick>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e002      	b.n	8001148 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001142:	f7ff fd0b 	bl	8000b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	58024400 	.word	0x58024400
 8001154:	08009b08 	.word	0x08009b08
 8001158:	24000004 	.word	0x24000004
 800115c:	24000000 	.word	0x24000000

08001160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <HAL_IncTick+0x20>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <HAL_IncTick+0x24>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4413      	add	r3, r2
 8001170:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <HAL_IncTick+0x24>)
 8001172:	6013      	str	r3, [r2, #0]
}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	2400000c 	.word	0x2400000c
 8001184:	240007f8 	.word	0x240007f8

08001188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b03      	ldr	r3, [pc, #12]	@ (800119c <HAL_GetTick+0x14>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	240007f8 	.word	0x240007f8

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff ffee 	bl	8001188 <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011b8:	d005      	beq.n	80011c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b0a      	ldr	r3, [pc, #40]	@ (80011e4 <HAL_Delay+0x44>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	461a      	mov	r2, r3
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4413      	add	r3, r2
 80011c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c6:	bf00      	nop
 80011c8:	f7ff ffde 	bl	8001188 <HAL_GetTick>
 80011cc:	4602      	mov	r2, r0
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d8f7      	bhi.n	80011c8 <HAL_Delay+0x28>
  {
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	2400000c 	.word	0x2400000c

080011e8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <HAL_GetREVID+0x14>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	0c1b      	lsrs	r3, r3, #16
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	5c001000 	.word	0x5c001000

08001200 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001210:	4904      	ldr	r1, [pc, #16]	@ (8001224 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4313      	orrs	r3, r2
 8001216:	604b      	str	r3, [r1, #4]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	58000400 	.word	0x58000400

08001228 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001238:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <__NVIC_SetPriorityGrouping+0x40>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001244:	4013      	ands	r3, r2
 8001246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <__NVIC_SetPriorityGrouping+0x44>)
 8001252:	4313      	orrs	r3, r2
 8001254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001256:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <__NVIC_SetPriorityGrouping+0x40>)
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	60d3      	str	r3, [r2, #12]
}
 800125c:	bf00      	nop
 800125e:	3714      	adds	r7, #20
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000ed00 	.word	0xe000ed00
 800126c:	05fa0000 	.word	0x05fa0000

08001270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <__NVIC_GetPriorityGrouping+0x18>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	f003 0307 	and.w	r3, r3, #7
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001296:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800129a:	2b00      	cmp	r3, #0
 800129c:	db0b      	blt.n	80012b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	f003 021f 	and.w	r2, r3, #31
 80012a4:	4907      	ldr	r1, [pc, #28]	@ (80012c4 <__NVIC_EnableIRQ+0x38>)
 80012a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012aa:	095b      	lsrs	r3, r3, #5
 80012ac:	2001      	movs	r0, #1
 80012ae:	fa00 f202 	lsl.w	r2, r0, r2
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000e100 	.word	0xe000e100

080012c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	db0a      	blt.n	80012f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	490c      	ldr	r1, [pc, #48]	@ (8001314 <__NVIC_SetPriority+0x4c>)
 80012e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012e6:	0112      	lsls	r2, r2, #4
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	440b      	add	r3, r1
 80012ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012f0:	e00a      	b.n	8001308 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4908      	ldr	r1, [pc, #32]	@ (8001318 <__NVIC_SetPriority+0x50>)
 80012f8:	88fb      	ldrh	r3, [r7, #6]
 80012fa:	f003 030f 	and.w	r3, r3, #15
 80012fe:	3b04      	subs	r3, #4
 8001300:	0112      	lsls	r2, r2, #4
 8001302:	b2d2      	uxtb	r2, r2
 8001304:	440b      	add	r3, r1
 8001306:	761a      	strb	r2, [r3, #24]
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000e100 	.word	0xe000e100
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800131c:	b480      	push	{r7}
 800131e:	b089      	sub	sp, #36	@ 0x24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	f1c3 0307 	rsb	r3, r3, #7
 8001336:	2b04      	cmp	r3, #4
 8001338:	bf28      	it	cs
 800133a:	2304      	movcs	r3, #4
 800133c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3304      	adds	r3, #4
 8001342:	2b06      	cmp	r3, #6
 8001344:	d902      	bls.n	800134c <NVIC_EncodePriority+0x30>
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3b03      	subs	r3, #3
 800134a:	e000      	b.n	800134e <NVIC_EncodePriority+0x32>
 800134c:	2300      	movs	r3, #0
 800134e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001350:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43da      	mvns	r2, r3
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	401a      	ands	r2, r3
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001364:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	fa01 f303 	lsl.w	r3, r1, r3
 800136e:	43d9      	mvns	r1, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001374:	4313      	orrs	r3, r2
         );
}
 8001376:	4618      	mov	r0, r3
 8001378:	3724      	adds	r7, #36	@ 0x24
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ff4c 	bl	8001228 <__NVIC_SetPriorityGrouping>
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
 80013a4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013a6:	f7ff ff63 	bl	8001270 <__NVIC_GetPriorityGrouping>
 80013aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	68b9      	ldr	r1, [r7, #8]
 80013b0:	6978      	ldr	r0, [r7, #20]
 80013b2:	f7ff ffb3 	bl	800131c <NVIC_EncodePriority>
 80013b6:	4602      	mov	r2, r0
 80013b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013bc:	4611      	mov	r1, r2
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff ff82 	bl	80012c8 <__NVIC_SetPriority>
}
 80013c4:	bf00      	nop
 80013c6:	3718      	adds	r7, #24
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013da:	4618      	mov	r0, r3
 80013dc:	f7ff ff56 	bl	800128c <__NVIC_EnableIRQ>
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e0e3      	b.n	80015c2 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001400:	2b00      	cmp	r3, #0
 8001402:	d106      	bne.n	8001412 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2223      	movs	r2, #35	@ 0x23
 8001408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff f92b 	bl	8000668 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	4b6e      	ldr	r3, [pc, #440]	@ (80015cc <HAL_ETH_Init+0x1e4>)
 8001414:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001418:	4a6c      	ldr	r2, [pc, #432]	@ (80015cc <HAL_ETH_Init+0x1e4>)
 800141a:	f043 0302 	orr.w	r3, r3, #2
 800141e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001422:	4b6a      	ldr	r3, [pc, #424]	@ (80015cc <HAL_ETH_Init+0x1e4>)
 8001424:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	7a1b      	ldrb	r3, [r3, #8]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d103      	bne.n	8001440 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff fee1 	bl	8001200 <HAL_SYSCFG_ETHInterfaceSelect>
 800143e:	e003      	b.n	8001448 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001440:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001444:	f7ff fedc 	bl	8001200 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001448:	4b61      	ldr	r3, [pc, #388]	@ (80015d0 <HAL_ETH_Init+0x1e8>)
 800144a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6812      	ldr	r2, [r2, #0]
 800145a:	f043 0301 	orr.w	r3, r3, #1
 800145e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001462:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001464:	f7ff fe90 	bl	8001188 <HAL_GetTick>
 8001468:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800146a:	e011      	b.n	8001490 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800146c:	f7ff fe8c 	bl	8001188 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800147a:	d909      	bls.n	8001490 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2204      	movs	r2, #4
 8001480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	22e0      	movs	r2, #224	@ 0xe0
 8001488:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e098      	b.n	80015c2 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1e4      	bne.n	800146c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 f89e 	bl	80015e4 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80014a8:	f001 fea0 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4a49      	ldr	r2, [pc, #292]	@ (80015d4 <HAL_ETH_Init+0x1ec>)
 80014b0:	fba2 2303 	umull	r2, r3, r2, r3
 80014b4:	0c9a      	lsrs	r2, r3, #18
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	3a01      	subs	r2, #1
 80014bc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f000 fa81 	bl	80019c8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80014d2:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014e2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	f003 0303 	and.w	r3, r3, #3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d009      	beq.n	8001506 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2201      	movs	r2, #1
 80014f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	22e0      	movs	r2, #224	@ 0xe0
 80014fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e05d      	b.n	80015c2 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800150e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001512:	4b31      	ldr	r3, [pc, #196]	@ (80015d8 <HAL_ETH_Init+0x1f0>)
 8001514:	4013      	ands	r3, r2
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	6952      	ldr	r2, [r2, #20]
 800151a:	0051      	lsls	r1, r2, #1
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	6812      	ldr	r2, [r2, #0]
 8001520:	430b      	orrs	r3, r1
 8001522:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001526:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f000 fae9 	bl	8001b02 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f000 fb2f 	bl	8001b94 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	3305      	adds	r3, #5
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	021a      	lsls	r2, r3, #8
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	3304      	adds	r3, #4
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	430a      	orrs	r2, r1
 8001550:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	3303      	adds	r3, #3
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	061a      	lsls	r2, r3, #24
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	3302      	adds	r3, #2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	041b      	lsls	r3, r3, #16
 8001568:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	3301      	adds	r3, #1
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001574:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001582:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001584:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <HAL_ETH_Init+0x1f4>)
 8001596:	430b      	orrs	r3, r1
 8001598:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <HAL_ETH_Init+0x1f8>)
 80015aa:	430b      	orrs	r3, r1
 80015ac:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2210      	movs	r2, #16
 80015bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	58024400 	.word	0x58024400
 80015d0:	58000400 	.word	0x58000400
 80015d4:	431bde83 	.word	0x431bde83
 80015d8:	ffff8001 	.word	0xffff8001
 80015dc:	0c020060 	.word	0x0c020060
 80015e0:	0c20c000 	.word	0x0c20c000

080015e4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015f4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80015fc:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80015fe:	f001 fdf5 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8001602:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	4a1a      	ldr	r2, [pc, #104]	@ (8001670 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d804      	bhi.n	8001616 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	e022      	b.n	800165c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	4a16      	ldr	r2, [pc, #88]	@ (8001674 <HAL_ETH_SetMDIOClockRange+0x90>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d204      	bcs.n	8001628 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001624:	60fb      	str	r3, [r7, #12]
 8001626:	e019      	b.n	800165c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <HAL_ETH_SetMDIOClockRange+0x94>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d915      	bls.n	800165c <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	4a12      	ldr	r2, [pc, #72]	@ (800167c <HAL_ETH_SetMDIOClockRange+0x98>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d804      	bhi.n	8001642 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e00c      	b.n	800165c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	4a0e      	ldr	r2, [pc, #56]	@ (8001680 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d804      	bhi.n	8001654 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	e003      	b.n	800165c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 800165a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	02160ebf 	.word	0x02160ebf
 8001674:	03938700 	.word	0x03938700
 8001678:	05f5e0ff 	.word	0x05f5e0ff
 800167c:	08f0d17f 	.word	0x08f0d17f
 8001680:	0ee6b27f 	.word	0x0ee6b27f

08001684 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001696:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	791b      	ldrb	r3, [r3, #4]
 800169c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800169e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	7b1b      	ldrb	r3, [r3, #12]
 80016a4:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80016a6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	7b5b      	ldrb	r3, [r3, #13]
 80016ac:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80016ae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	7b9b      	ldrb	r3, [r3, #14]
 80016b4:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80016b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	7bdb      	ldrb	r3, [r3, #15]
 80016bc:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80016be:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	7c12      	ldrb	r2, [r2, #16]
 80016c4:	2a00      	cmp	r2, #0
 80016c6:	d102      	bne.n	80016ce <ETH_SetMACConfig+0x4a>
 80016c8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80016cc:	e000      	b.n	80016d0 <ETH_SetMACConfig+0x4c>
 80016ce:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80016d0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	7c52      	ldrb	r2, [r2, #17]
 80016d6:	2a00      	cmp	r2, #0
 80016d8:	d102      	bne.n	80016e0 <ETH_SetMACConfig+0x5c>
 80016da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80016de:	e000      	b.n	80016e2 <ETH_SetMACConfig+0x5e>
 80016e0:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80016e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	7c9b      	ldrb	r3, [r3, #18]
 80016e8:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80016ea:	431a      	orrs	r2, r3
               macconf->Speed |
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80016f0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80016f6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	7f1b      	ldrb	r3, [r3, #28]
 80016fc:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80016fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	7f5b      	ldrb	r3, [r3, #29]
 8001704:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001706:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	7f92      	ldrb	r2, [r2, #30]
 800170c:	2a00      	cmp	r2, #0
 800170e:	d102      	bne.n	8001716 <ETH_SetMACConfig+0x92>
 8001710:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001714:	e000      	b.n	8001718 <ETH_SetMACConfig+0x94>
 8001716:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001718:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	7fdb      	ldrb	r3, [r3, #31]
 800171e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001720:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001728:	2a00      	cmp	r2, #0
 800172a:	d102      	bne.n	8001732 <ETH_SetMACConfig+0xae>
 800172c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001730:	e000      	b.n	8001734 <ETH_SetMACConfig+0xb0>
 8001732:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001734:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800173a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001742:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001744:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800174a:	4313      	orrs	r3, r2
 800174c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4b56      	ldr	r3, [pc, #344]	@ (80018b0 <ETH_SetMACConfig+0x22c>)
 8001756:	4013      	ands	r3, r2
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	6812      	ldr	r2, [r2, #0]
 800175c:	68f9      	ldr	r1, [r7, #12]
 800175e:	430b      	orrs	r3, r1
 8001760:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001766:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800176e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001770:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001778:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 800177a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001782:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001784:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 800178c:	2a00      	cmp	r2, #0
 800178e:	d102      	bne.n	8001796 <ETH_SetMACConfig+0x112>
 8001790:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001794:	e000      	b.n	8001798 <ETH_SetMACConfig+0x114>
 8001796:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001798:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800179e:	4313      	orrs	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	4b42      	ldr	r3, [pc, #264]	@ (80018b4 <ETH_SetMACConfig+0x230>)
 80017aa:	4013      	ands	r3, r2
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6812      	ldr	r2, [r2, #0]
 80017b0:	68f9      	ldr	r1, [r7, #12]
 80017b2:	430b      	orrs	r3, r1
 80017b4:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017bc:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80017c2:	4313      	orrs	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68da      	ldr	r2, [r3, #12]
 80017cc:	4b3a      	ldr	r3, [pc, #232]	@ (80018b8 <ETH_SetMACConfig+0x234>)
 80017ce:	4013      	ands	r3, r2
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	6812      	ldr	r2, [r2, #0]
 80017d4:	68f9      	ldr	r1, [r7, #12]
 80017d6:	430b      	orrs	r3, r1
 80017d8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80017e0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80017e6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80017ee:	2a00      	cmp	r2, #0
 80017f0:	d101      	bne.n	80017f6 <ETH_SetMACConfig+0x172>
 80017f2:	2280      	movs	r2, #128	@ 0x80
 80017f4:	e000      	b.n	80017f8 <ETH_SetMACConfig+0x174>
 80017f6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80017f8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017fe:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001800:	4313      	orrs	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800180a:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800180e:	4013      	ands	r3, r2
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	68f9      	ldr	r1, [r7, #12]
 8001816:	430b      	orrs	r3, r1
 8001818:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001820:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001828:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800182a:	4313      	orrs	r3, r2
 800182c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001836:	f023 0103 	bic.w	r1, r3, #3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	430a      	orrs	r2, r1
 8001842:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800184e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800186a:	2a00      	cmp	r2, #0
 800186c:	d101      	bne.n	8001872 <ETH_SetMACConfig+0x1ee>
 800186e:	2240      	movs	r2, #64	@ 0x40
 8001870:	e000      	b.n	8001874 <ETH_SetMACConfig+0x1f0>
 8001872:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001874:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800187c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800187e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001886:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001888:	4313      	orrs	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001894:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	68fa      	ldr	r2, [r7, #12]
 800189e:	430a      	orrs	r2, r1
 80018a0:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80018a4:	bf00      	nop
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	00048083 	.word	0x00048083
 80018b4:	c0f88000 	.word	0xc0f88000
 80018b8:	fffffef0 	.word	0xfffffef0

080018bc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b38      	ldr	r3, [pc, #224]	@ (80019b4 <ETH_SetDMAConfig+0xf8>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	6811      	ldr	r1, [r2, #0]
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	6812      	ldr	r2, [r2, #0]
 80018dc:	430b      	orrs	r3, r1
 80018de:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018e2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	791b      	ldrb	r3, [r3, #4]
 80018e8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018ee:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	7b1b      	ldrb	r3, [r3, #12]
 80018f4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	4b2c      	ldr	r3, [pc, #176]	@ (80019b8 <ETH_SetDMAConfig+0xfc>)
 8001906:	4013      	ands	r3, r2
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	68f9      	ldr	r1, [r7, #12]
 800190e:	430b      	orrs	r3, r1
 8001910:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001914:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	7b5b      	ldrb	r3, [r3, #13]
 800191a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001920:	4313      	orrs	r3, r2
 8001922:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800192c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001930:	4b22      	ldr	r3, [pc, #136]	@ (80019bc <ETH_SetDMAConfig+0x100>)
 8001932:	4013      	ands	r3, r2
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6812      	ldr	r2, [r2, #0]
 8001938:	68f9      	ldr	r1, [r7, #12]
 800193a:	430b      	orrs	r3, r1
 800193c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001940:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	7d1b      	ldrb	r3, [r3, #20]
 800194c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800194e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	7f5b      	ldrb	r3, [r3, #29]
 8001954:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001956:	4313      	orrs	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001962:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8001966:	4b16      	ldr	r3, [pc, #88]	@ (80019c0 <ETH_SetDMAConfig+0x104>)
 8001968:	4013      	ands	r3, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	6812      	ldr	r2, [r2, #0]
 800196e:	68f9      	ldr	r1, [r7, #12]
 8001970:	430b      	orrs	r3, r1
 8001972:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001976:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	7f1b      	ldrb	r3, [r3, #28]
 800197e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001984:	4313      	orrs	r3, r2
 8001986:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001990:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001994:	4b0b      	ldr	r3, [pc, #44]	@ (80019c4 <ETH_SetDMAConfig+0x108>)
 8001996:	4013      	ands	r3, r2
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6812      	ldr	r2, [r2, #0]
 800199c:	68f9      	ldr	r1, [r7, #12]
 800199e:	430b      	orrs	r3, r1
 80019a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019a4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	ffff87fd 	.word	0xffff87fd
 80019b8:	ffff2ffe 	.word	0xffff2ffe
 80019bc:	fffec000 	.word	0xfffec000
 80019c0:	ffc0efef 	.word	0xffc0efef
 80019c4:	7fc0ffff 	.word	0x7fc0ffff

080019c8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b0a4      	sub	sp, #144	@ 0x90
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80019d0:	2301      	movs	r3, #1
 80019d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80019d6:	2300      	movs	r3, #0
 80019d8:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80019e6:	2301      	movs	r3, #1
 80019e8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80019ec:	2301      	movs	r3, #1
 80019ee:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80019f2:	2301      	movs	r3, #1
 80019f4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80019fe:	2301      	movs	r3, #1
 8001a00:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001a04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a08:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001a20:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001a24:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8001a30:	2301      	movs	r3, #1
 8001a32:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001a42:	2300      	movs	r3, #0
 8001a44:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001a60:	2320      	movs	r3, #32
 8001a62:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001a66:	2301      	movs	r3, #1
 8001a68:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001a72:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001a78:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a7c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001a84:	2302      	movs	r3, #2
 8001a86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001aac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fde6 	bl	8001684 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001abc:	2301      	movs	r3, #1
 8001abe:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001aca:	2300      	movs	r3, #0
 8001acc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001ad2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001ad6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001adc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001ae0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001ae8:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001aec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001aee:	f107 0308 	add.w	r3, r7, #8
 8001af2:	4619      	mov	r1, r3
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f7ff fee1 	bl	80018bc <ETH_SetDMAConfig>
}
 8001afa:	bf00      	nop
 8001afc:	3790      	adds	r7, #144	@ 0x90
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b085      	sub	sp, #20
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	e01d      	b.n	8001b4c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68d9      	ldr	r1, [r3, #12]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	440b      	add	r3, r1
 8001b20:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	3206      	adds	r2, #6
 8001b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d9de      	bls.n	8001b10 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b60:	461a      	mov	r2, r3
 8001b62:	2303      	movs	r3, #3
 8001b64:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b74:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b84:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	e023      	b.n	8001bea <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6919      	ldr	r1, [r3, #16]
 8001ba6:	68fa      	ldr	r2, [r7, #12]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	4413      	add	r3, r2
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	440b      	add	r3, r1
 8001bb2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001bd8:	68b9      	ldr	r1, [r7, #8]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	3212      	adds	r2, #18
 8001be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	3301      	adds	r3, #1
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d9d8      	bls.n	8001ba2 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c16:	461a      	mov	r2, r3
 8001c18:	2303      	movs	r3, #3
 8001c1a:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	691a      	ldr	r2, [r3, #16]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c2a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c3e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8001c42:	bf00      	nop
 8001c44:	3714      	adds	r7, #20
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
	...

08001c50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001c5e:	4b89      	ldr	r3, [pc, #548]	@ (8001e84 <HAL_GPIO_Init+0x234>)
 8001c60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c62:	e194      	b.n	8001f8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 8186 	beq.w	8001f88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d005      	beq.n	8001c94 <HAL_GPIO_Init+0x44>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d130      	bne.n	8001cf6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	69ba      	ldr	r2, [r7, #24]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	69ba      	ldr	r2, [r7, #24]
 8001cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cca:	2201      	movs	r2, #1
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	091b      	lsrs	r3, r3, #4
 8001ce0:	f003 0201 	and.w	r2, r3, #1
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 0303 	and.w	r3, r3, #3
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d017      	beq.n	8001d32 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d123      	bne.n	8001d86 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	08da      	lsrs	r2, r3, #3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3208      	adds	r2, #8
 8001d46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	220f      	movs	r2, #15
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	691a      	ldr	r2, [r3, #16]
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	08da      	lsrs	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3208      	adds	r2, #8
 8001d80:	69b9      	ldr	r1, [r7, #24]
 8001d82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	2203      	movs	r2, #3
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f003 0203 	and.w	r2, r3, #3
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 80e0 	beq.w	8001f88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dce:	4a2e      	ldr	r2, [pc, #184]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dd0:	f043 0302 	orr.w	r3, r3, #2
 8001dd4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <HAL_GPIO_Init+0x238>)
 8001dda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001de6:	4a29      	ldr	r2, [pc, #164]	@ (8001e8c <HAL_GPIO_Init+0x23c>)
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	3302      	adds	r3, #2
 8001dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	220f      	movs	r2, #15
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	4013      	ands	r3, r2
 8001e08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a20      	ldr	r2, [pc, #128]	@ (8001e90 <HAL_GPIO_Init+0x240>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d052      	beq.n	8001eb8 <HAL_GPIO_Init+0x268>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <HAL_GPIO_Init+0x244>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d031      	beq.n	8001e7e <HAL_GPIO_Init+0x22e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_GPIO_Init+0x248>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d02b      	beq.n	8001e7a <HAL_GPIO_Init+0x22a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a1d      	ldr	r2, [pc, #116]	@ (8001e9c <HAL_GPIO_Init+0x24c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d025      	beq.n	8001e76 <HAL_GPIO_Init+0x226>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea0 <HAL_GPIO_Init+0x250>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d01f      	beq.n	8001e72 <HAL_GPIO_Init+0x222>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ea4 <HAL_GPIO_Init+0x254>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d019      	beq.n	8001e6e <HAL_GPIO_Init+0x21e>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <HAL_GPIO_Init+0x258>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d013      	beq.n	8001e6a <HAL_GPIO_Init+0x21a>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a19      	ldr	r2, [pc, #100]	@ (8001eac <HAL_GPIO_Init+0x25c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d00d      	beq.n	8001e66 <HAL_GPIO_Init+0x216>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a18      	ldr	r2, [pc, #96]	@ (8001eb0 <HAL_GPIO_Init+0x260>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d007      	beq.n	8001e62 <HAL_GPIO_Init+0x212>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_GPIO_Init+0x264>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d101      	bne.n	8001e5e <HAL_GPIO_Init+0x20e>
 8001e5a:	2309      	movs	r3, #9
 8001e5c:	e02d      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e5e:	230a      	movs	r3, #10
 8001e60:	e02b      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e62:	2308      	movs	r3, #8
 8001e64:	e029      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e66:	2307      	movs	r3, #7
 8001e68:	e027      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e6a:	2306      	movs	r3, #6
 8001e6c:	e025      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e6e:	2305      	movs	r3, #5
 8001e70:	e023      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e72:	2304      	movs	r3, #4
 8001e74:	e021      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e76:	2303      	movs	r3, #3
 8001e78:	e01f      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e01d      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e01b      	b.n	8001eba <HAL_GPIO_Init+0x26a>
 8001e82:	bf00      	nop
 8001e84:	58000080 	.word	0x58000080
 8001e88:	58024400 	.word	0x58024400
 8001e8c:	58000400 	.word	0x58000400
 8001e90:	58020000 	.word	0x58020000
 8001e94:	58020400 	.word	0x58020400
 8001e98:	58020800 	.word	0x58020800
 8001e9c:	58020c00 	.word	0x58020c00
 8001ea0:	58021000 	.word	0x58021000
 8001ea4:	58021400 	.word	0x58021400
 8001ea8:	58021800 	.word	0x58021800
 8001eac:	58021c00 	.word	0x58021c00
 8001eb0:	58022000 	.word	0x58022000
 8001eb4:	58022400 	.word	0x58022400
 8001eb8:	2300      	movs	r3, #0
 8001eba:	69fa      	ldr	r2, [r7, #28]
 8001ebc:	f002 0203 	and.w	r2, r2, #3
 8001ec0:	0092      	lsls	r2, r2, #2
 8001ec2:	4093      	lsls	r3, r2
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eca:	4938      	ldr	r1, [pc, #224]	@ (8001fac <HAL_GPIO_Init+0x35c>)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001efe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001f2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001f7a:	69ba      	ldr	r2, [r7, #24]
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	fa22 f303 	lsr.w	r3, r2, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f47f ae63 	bne.w	8001c64 <HAL_GPIO_Init+0x14>
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
 8001fa2:	3724      	adds	r7, #36	@ 0x24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	58000400 	.word	0x58000400

08001fb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	807b      	strh	r3, [r7, #2]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fc0:	787b      	ldrb	r3, [r7, #1]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d003      	beq.n	8001fce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fc6:	887a      	ldrh	r2, [r7, #2]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001fcc:	e003      	b.n	8001fd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	041a      	lsls	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	619a      	str	r2, [r3, #24]
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b086      	sub	sp, #24
 8001fe6:	af02      	add	r7, sp, #8
 8001fe8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d101      	bne.n	8001ff4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0fe      	b.n	80021f2 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d106      	bne.n	800200e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7fe ffc7 	bl	8000f9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2203      	movs	r2, #3
 8002012:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f004 fbcc 	bl	80067b8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6818      	ldr	r0, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	7c1a      	ldrb	r2, [r3, #16]
 8002028:	f88d 2000 	strb.w	r2, [sp]
 800202c:	3304      	adds	r3, #4
 800202e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002030:	f004 fb50 	bl	80066d4 <USB_CoreInit>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d005      	beq.n	8002046 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2202      	movs	r2, #2
 800203e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e0d5      	b.n	80021f2 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f004 fbc4 	bl	80067da <USB_SetCurrentMode>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2202      	movs	r2, #2
 800205c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e0c6      	b.n	80021f2 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002064:	2300      	movs	r3, #0
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	e04a      	b.n	8002100 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800206a:	7bfa      	ldrb	r2, [r7, #15]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	4413      	add	r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	440b      	add	r3, r1
 8002078:	3315      	adds	r3, #21
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800207e:	7bfa      	ldrb	r2, [r7, #15]
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	4613      	mov	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	3314      	adds	r3, #20
 800208e:	7bfa      	ldrb	r2, [r7, #15]
 8002090:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002092:	7bfa      	ldrb	r2, [r7, #15]
 8002094:	7bfb      	ldrb	r3, [r7, #15]
 8002096:	b298      	uxth	r0, r3
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	4413      	add	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	332e      	adds	r3, #46	@ 0x2e
 80020a6:	4602      	mov	r2, r0
 80020a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80020aa:	7bfa      	ldrb	r2, [r7, #15]
 80020ac:	6879      	ldr	r1, [r7, #4]
 80020ae:	4613      	mov	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	4413      	add	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	3318      	adds	r3, #24
 80020ba:	2200      	movs	r2, #0
 80020bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80020be:	7bfa      	ldrb	r2, [r7, #15]
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	440b      	add	r3, r1
 80020cc:	331c      	adds	r3, #28
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80020d2:	7bfa      	ldrb	r2, [r7, #15]
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	4413      	add	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	440b      	add	r3, r1
 80020e0:	3320      	adds	r3, #32
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020e6:	7bfa      	ldrb	r2, [r7, #15]
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	440b      	add	r3, r1
 80020f4:	3324      	adds	r3, #36	@ 0x24
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
 80020fc:	3301      	adds	r3, #1
 80020fe:	73fb      	strb	r3, [r7, #15]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	791b      	ldrb	r3, [r3, #4]
 8002104:	7bfa      	ldrb	r2, [r7, #15]
 8002106:	429a      	cmp	r2, r3
 8002108:	d3af      	bcc.n	800206a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800210a:	2300      	movs	r3, #0
 800210c:	73fb      	strb	r3, [r7, #15]
 800210e:	e044      	b.n	800219a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002110:	7bfa      	ldrb	r2, [r7, #15]
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	4613      	mov	r3, r2
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	4413      	add	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	440b      	add	r3, r1
 800211e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002126:	7bfa      	ldrb	r2, [r7, #15]
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	00db      	lsls	r3, r3, #3
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002138:	7bfa      	ldrb	r2, [r7, #15]
 800213a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800213c:	7bfa      	ldrb	r2, [r7, #15]
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002152:	7bfa      	ldrb	r2, [r7, #15]
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	4613      	mov	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	4413      	add	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002168:	7bfa      	ldrb	r2, [r7, #15]
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	4413      	add	r3, r2
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800217e:	7bfa      	ldrb	r2, [r7, #15]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	00db      	lsls	r3, r3, #3
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	3301      	adds	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	791b      	ldrb	r3, [r3, #4]
 800219e:	7bfa      	ldrb	r2, [r7, #15]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d3b5      	bcc.n	8002110 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	7c1a      	ldrb	r2, [r3, #16]
 80021ac:	f88d 2000 	strb.w	r2, [sp]
 80021b0:	3304      	adds	r3, #4
 80021b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b4:	f004 fb5e 	bl	8006874 <USB_DevInit>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d005      	beq.n	80021ca <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2202      	movs	r2, #2
 80021c2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e013      	b.n	80021f2 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	7b1b      	ldrb	r3, [r3, #12]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d102      	bne.n	80021e6 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 f80b 	bl	80021fc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fd19 	bl	8006c22 <USB_DevDisconnect>

  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
	...

080021fc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800222a:	4b05      	ldr	r3, [pc, #20]	@ (8002240 <HAL_PCDEx_ActivateLPM+0x44>)
 800222c:	4313      	orrs	r3, r2
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	10000003 	.word	0x10000003

08002244 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800224c:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <HAL_PWREx_ConfigSupply+0x70>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b04      	cmp	r3, #4
 8002256:	d00a      	beq.n	800226e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002258:	4b16      	ldr	r3, [pc, #88]	@ (80022b4 <HAL_PWREx_ConfigSupply+0x70>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	429a      	cmp	r2, r3
 8002264:	d001      	beq.n	800226a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e01f      	b.n	80022aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800226a:	2300      	movs	r3, #0
 800226c:	e01d      	b.n	80022aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800226e:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_PWREx_ConfigSupply+0x70>)
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	f023 0207 	bic.w	r2, r3, #7
 8002276:	490f      	ldr	r1, [pc, #60]	@ (80022b4 <HAL_PWREx_ConfigSupply+0x70>)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4313      	orrs	r3, r2
 800227c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800227e:	f7fe ff83 	bl	8001188 <HAL_GetTick>
 8002282:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002284:	e009      	b.n	800229a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002286:	f7fe ff7f 	bl	8001188 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002294:	d901      	bls.n	800229a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e007      	b.n	80022aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_PWREx_ConfigSupply+0x70>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022a6:	d1ee      	bne.n	8002286 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	58024800 	.word	0x58024800

080022b8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80022bc:	4b05      	ldr	r3, [pc, #20]	@ (80022d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	4a04      	ldr	r2, [pc, #16]	@ (80022d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80022c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022c6:	60d3      	str	r3, [r2, #12]
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	58024800 	.word	0x58024800

080022d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08c      	sub	sp, #48	@ 0x30
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d102      	bne.n	80022ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	f000 bc48 	b.w	8002b7c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	f000 8088 	beq.w	800240a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022fa:	4b99      	ldr	r3, [pc, #612]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80022fc:	691b      	ldr	r3, [r3, #16]
 80022fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002302:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002304:	4b96      	ldr	r3, [pc, #600]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002308:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800230a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800230c:	2b10      	cmp	r3, #16
 800230e:	d007      	beq.n	8002320 <HAL_RCC_OscConfig+0x48>
 8002310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002312:	2b18      	cmp	r3, #24
 8002314:	d111      	bne.n	800233a <HAL_RCC_OscConfig+0x62>
 8002316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d10c      	bne.n	800233a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002320:	4b8f      	ldr	r3, [pc, #572]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d06d      	beq.n	8002408 <HAL_RCC_OscConfig+0x130>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d169      	bne.n	8002408 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	f000 bc21 	b.w	8002b7c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002342:	d106      	bne.n	8002352 <HAL_RCC_OscConfig+0x7a>
 8002344:	4b86      	ldr	r3, [pc, #536]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a85      	ldr	r2, [pc, #532]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800234a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	e02e      	b.n	80023b0 <HAL_RCC_OscConfig+0xd8>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10c      	bne.n	8002374 <HAL_RCC_OscConfig+0x9c>
 800235a:	4b81      	ldr	r3, [pc, #516]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a80      	ldr	r2, [pc, #512]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	4b7e      	ldr	r3, [pc, #504]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a7d      	ldr	r2, [pc, #500]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800236c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002370:	6013      	str	r3, [r2, #0]
 8002372:	e01d      	b.n	80023b0 <HAL_RCC_OscConfig+0xd8>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800237c:	d10c      	bne.n	8002398 <HAL_RCC_OscConfig+0xc0>
 800237e:	4b78      	ldr	r3, [pc, #480]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a77      	ldr	r2, [pc, #476]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002388:	6013      	str	r3, [r2, #0]
 800238a:	4b75      	ldr	r3, [pc, #468]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a74      	ldr	r2, [pc, #464]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	e00b      	b.n	80023b0 <HAL_RCC_OscConfig+0xd8>
 8002398:	4b71      	ldr	r3, [pc, #452]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a70      	ldr	r2, [pc, #448]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800239e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023a2:	6013      	str	r3, [r2, #0]
 80023a4:	4b6e      	ldr	r3, [pc, #440]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a6d      	ldr	r2, [pc, #436]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80023aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d013      	beq.n	80023e0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7fe fee6 	bl	8001188 <HAL_GetTick>
 80023bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023c0:	f7fe fee2 	bl	8001188 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b64      	cmp	r3, #100	@ 0x64
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e3d4      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023d2:	4b63      	ldr	r3, [pc, #396]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d0f0      	beq.n	80023c0 <HAL_RCC_OscConfig+0xe8>
 80023de:	e014      	b.n	800240a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7fe fed2 	bl	8001188 <HAL_GetTick>
 80023e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e8:	f7fe fece 	bl	8001188 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b64      	cmp	r3, #100	@ 0x64
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e3c0      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023fa:	4b59      	ldr	r3, [pc, #356]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x110>
 8002406:	e000      	b.n	800240a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 80ca 	beq.w	80025ac <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002418:	4b51      	ldr	r3, [pc, #324]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002420:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002422:	4b4f      	ldr	r3, [pc, #316]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002426:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002428:	6a3b      	ldr	r3, [r7, #32]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d007      	beq.n	800243e <HAL_RCC_OscConfig+0x166>
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	2b18      	cmp	r3, #24
 8002432:	d156      	bne.n	80024e2 <HAL_RCC_OscConfig+0x20a>
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d151      	bne.n	80024e2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800243e:	4b48      	ldr	r3, [pc, #288]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b00      	cmp	r3, #0
 8002448:	d005      	beq.n	8002456 <HAL_RCC_OscConfig+0x17e>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e392      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002456:	4b42      	ldr	r3, [pc, #264]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f023 0219 	bic.w	r2, r3, #25
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	493f      	ldr	r1, [pc, #252]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002464:	4313      	orrs	r3, r2
 8002466:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002468:	f7fe fe8e 	bl	8001188 <HAL_GetTick>
 800246c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002470:	f7fe fe8a 	bl	8001188 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e37c      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002482:	4b37      	ldr	r3, [pc, #220]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0304 	and.w	r3, r3, #4
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248e:	f7fe feab 	bl	80011e8 <HAL_GetREVID>
 8002492:	4603      	mov	r3, r0
 8002494:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002498:	4293      	cmp	r3, r2
 800249a:	d817      	bhi.n	80024cc <HAL_RCC_OscConfig+0x1f4>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	2b40      	cmp	r3, #64	@ 0x40
 80024a2:	d108      	bne.n	80024b6 <HAL_RCC_OscConfig+0x1de>
 80024a4:	4b2e      	ldr	r3, [pc, #184]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80024ac:	4a2c      	ldr	r2, [pc, #176]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024b2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b4:	e07a      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	031b      	lsls	r3, r3, #12
 80024c4:	4926      	ldr	r1, [pc, #152]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024ca:	e06f      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024cc:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	061b      	lsls	r3, r3, #24
 80024da:	4921      	ldr	r1, [pc, #132]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024e0:	e064      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d047      	beq.n	800257a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f023 0219 	bic.w	r2, r3, #25
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	491a      	ldr	r1, [pc, #104]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7fe fe44 	bl	8001188 <HAL_GetTick>
 8002500:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002504:	f7fe fe40 	bl	8001188 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e332      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002516:	4b12      	ldr	r3, [pc, #72]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0f0      	beq.n	8002504 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002522:	f7fe fe61 	bl	80011e8 <HAL_GetREVID>
 8002526:	4603      	mov	r3, r0
 8002528:	f241 0203 	movw	r2, #4099	@ 0x1003
 800252c:	4293      	cmp	r3, r2
 800252e:	d819      	bhi.n	8002564 <HAL_RCC_OscConfig+0x28c>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	2b40      	cmp	r3, #64	@ 0x40
 8002536:	d108      	bne.n	800254a <HAL_RCC_OscConfig+0x272>
 8002538:	4b09      	ldr	r3, [pc, #36]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002540:	4a07      	ldr	r2, [pc, #28]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 8002542:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002546:	6053      	str	r3, [r2, #4]
 8002548:	e030      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
 800254a:	4b05      	ldr	r3, [pc, #20]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	031b      	lsls	r3, r3, #12
 8002558:	4901      	ldr	r1, [pc, #4]	@ (8002560 <HAL_RCC_OscConfig+0x288>)
 800255a:	4313      	orrs	r3, r2
 800255c:	604b      	str	r3, [r1, #4]
 800255e:	e025      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
 8002560:	58024400 	.word	0x58024400
 8002564:	4b9a      	ldr	r3, [pc, #616]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	061b      	lsls	r3, r3, #24
 8002572:	4997      	ldr	r1, [pc, #604]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002574:	4313      	orrs	r3, r2
 8002576:	604b      	str	r3, [r1, #4]
 8002578:	e018      	b.n	80025ac <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800257a:	4b95      	ldr	r3, [pc, #596]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a94      	ldr	r2, [pc, #592]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002580:	f023 0301 	bic.w	r3, r3, #1
 8002584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002586:	f7fe fdff 	bl	8001188 <HAL_GetTick>
 800258a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800258e:	f7fe fdfb 	bl	8001188 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e2ed      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80025a0:	4b8b      	ldr	r3, [pc, #556]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1f0      	bne.n	800258e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0310 	and.w	r3, r3, #16
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f000 80a9 	beq.w	800270c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ba:	4b85      	ldr	r3, [pc, #532]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025c2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025c4:	4b82      	ldr	r3, [pc, #520]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d007      	beq.n	80025e0 <HAL_RCC_OscConfig+0x308>
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2b18      	cmp	r3, #24
 80025d4:	d13a      	bne.n	800264c <HAL_RCC_OscConfig+0x374>
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d135      	bne.n	800264c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025e0:	4b7b      	ldr	r3, [pc, #492]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d005      	beq.n	80025f8 <HAL_RCC_OscConfig+0x320>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	2b80      	cmp	r3, #128	@ 0x80
 80025f2:	d001      	beq.n	80025f8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e2c1      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025f8:	f7fe fdf6 	bl	80011e8 <HAL_GetREVID>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002602:	4293      	cmp	r3, r2
 8002604:	d817      	bhi.n	8002636 <HAL_RCC_OscConfig+0x35e>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	2b20      	cmp	r3, #32
 800260c:	d108      	bne.n	8002620 <HAL_RCC_OscConfig+0x348>
 800260e:	4b70      	ldr	r3, [pc, #448]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002616:	4a6e      	ldr	r2, [pc, #440]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002618:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800261c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800261e:	e075      	b.n	800270c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002620:	4b6b      	ldr	r3, [pc, #428]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	069b      	lsls	r3, r3, #26
 800262e:	4968      	ldr	r1, [pc, #416]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002630:	4313      	orrs	r3, r2
 8002632:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002634:	e06a      	b.n	800270c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002636:	4b66      	ldr	r3, [pc, #408]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	061b      	lsls	r3, r3, #24
 8002644:	4962      	ldr	r1, [pc, #392]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002646:	4313      	orrs	r3, r2
 8002648:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800264a:	e05f      	b.n	800270c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d042      	beq.n	80026da <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002654:	4b5e      	ldr	r3, [pc, #376]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a5d      	ldr	r2, [pc, #372]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800265a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800265e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002660:	f7fe fd92 	bl	8001188 <HAL_GetTick>
 8002664:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002668:	f7fe fd8e 	bl	8001188 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e280      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800267a:	4b55      	ldr	r3, [pc, #340]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f0      	beq.n	8002668 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002686:	f7fe fdaf 	bl	80011e8 <HAL_GetREVID>
 800268a:	4603      	mov	r3, r0
 800268c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002690:	4293      	cmp	r3, r2
 8002692:	d817      	bhi.n	80026c4 <HAL_RCC_OscConfig+0x3ec>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	2b20      	cmp	r3, #32
 800269a:	d108      	bne.n	80026ae <HAL_RCC_OscConfig+0x3d6>
 800269c:	4b4c      	ldr	r3, [pc, #304]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80026a4:	4a4a      	ldr	r2, [pc, #296]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80026aa:	6053      	str	r3, [r2, #4]
 80026ac:	e02e      	b.n	800270c <HAL_RCC_OscConfig+0x434>
 80026ae:	4b48      	ldr	r3, [pc, #288]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	069b      	lsls	r3, r3, #26
 80026bc:	4944      	ldr	r1, [pc, #272]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
 80026c2:	e023      	b.n	800270c <HAL_RCC_OscConfig+0x434>
 80026c4:	4b42      	ldr	r3, [pc, #264]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	061b      	lsls	r3, r3, #24
 80026d2:	493f      	ldr	r1, [pc, #252]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60cb      	str	r3, [r1, #12]
 80026d8:	e018      	b.n	800270c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80026da:	4b3d      	ldr	r3, [pc, #244]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a3c      	ldr	r2, [pc, #240]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80026e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e6:	f7fe fd4f 	bl	8001188 <HAL_GetTick>
 80026ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80026ee:	f7fe fd4b 	bl	8001188 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e23d      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002700:	4b33      	ldr	r3, [pc, #204]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1f0      	bne.n	80026ee <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d036      	beq.n	8002786 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d019      	beq.n	8002754 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002720:	4b2b      	ldr	r3, [pc, #172]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002724:	4a2a      	ldr	r2, [pc, #168]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7fe fd2c 	bl	8001188 <HAL_GetTick>
 8002730:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002734:	f7fe fd28 	bl	8001188 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e21a      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002746:	4b22      	ldr	r3, [pc, #136]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0x45c>
 8002752:	e018      	b.n	8002786 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002754:	4b1e      	ldr	r3, [pc, #120]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 8002756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002758:	4a1d      	ldr	r2, [pc, #116]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800275a:	f023 0301 	bic.w	r3, r3, #1
 800275e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002760:	f7fe fd12 	bl	8001188 <HAL_GetTick>
 8002764:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002768:	f7fe fd0e 	bl	8001188 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e200      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800277a:	4b15      	ldr	r3, [pc, #84]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800277c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b00      	cmp	r3, #0
 8002790:	d039      	beq.n	8002806 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d01c      	beq.n	80027d4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800279a:	4b0d      	ldr	r3, [pc, #52]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a0c      	ldr	r2, [pc, #48]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80027a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027a6:	f7fe fcef 	bl	8001188 <HAL_GetTick>
 80027aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ae:	f7fe fceb 	bl	8001188 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e1dd      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027c0:	4b03      	ldr	r3, [pc, #12]	@ (80027d0 <HAL_RCC_OscConfig+0x4f8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f0      	beq.n	80027ae <HAL_RCC_OscConfig+0x4d6>
 80027cc:	e01b      	b.n	8002806 <HAL_RCC_OscConfig+0x52e>
 80027ce:	bf00      	nop
 80027d0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027d4:	4b9b      	ldr	r3, [pc, #620]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a9a      	ldr	r2, [pc, #616]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80027da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80027de:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027e0:	f7fe fcd2 	bl	8001188 <HAL_GetTick>
 80027e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027e8:	f7fe fcce 	bl	8001188 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e1c0      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027fa:	4b92      	ldr	r3, [pc, #584]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f0      	bne.n	80027e8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 8081 	beq.w	8002916 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002814:	4b8c      	ldr	r3, [pc, #560]	@ (8002a48 <HAL_RCC_OscConfig+0x770>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a8b      	ldr	r2, [pc, #556]	@ (8002a48 <HAL_RCC_OscConfig+0x770>)
 800281a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002820:	f7fe fcb2 	bl	8001188 <HAL_GetTick>
 8002824:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002826:	e008      	b.n	800283a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002828:	f7fe fcae 	bl	8001188 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	2b64      	cmp	r3, #100	@ 0x64
 8002834:	d901      	bls.n	800283a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e1a0      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800283a:	4b83      	ldr	r3, [pc, #524]	@ (8002a48 <HAL_RCC_OscConfig+0x770>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002842:	2b00      	cmp	r3, #0
 8002844:	d0f0      	beq.n	8002828 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d106      	bne.n	800285c <HAL_RCC_OscConfig+0x584>
 800284e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002852:	4a7c      	ldr	r2, [pc, #496]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6713      	str	r3, [r2, #112]	@ 0x70
 800285a:	e02d      	b.n	80028b8 <HAL_RCC_OscConfig+0x5e0>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10c      	bne.n	800287e <HAL_RCC_OscConfig+0x5a6>
 8002864:	4b77      	ldr	r3, [pc, #476]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002868:	4a76      	ldr	r2, [pc, #472]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800286a:	f023 0301 	bic.w	r3, r3, #1
 800286e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002870:	4b74      	ldr	r3, [pc, #464]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002874:	4a73      	ldr	r2, [pc, #460]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002876:	f023 0304 	bic.w	r3, r3, #4
 800287a:	6713      	str	r3, [r2, #112]	@ 0x70
 800287c:	e01c      	b.n	80028b8 <HAL_RCC_OscConfig+0x5e0>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b05      	cmp	r3, #5
 8002884:	d10c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x5c8>
 8002886:	4b6f      	ldr	r3, [pc, #444]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800288a:	4a6e      	ldr	r2, [pc, #440]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800288c:	f043 0304 	orr.w	r3, r3, #4
 8002890:	6713      	str	r3, [r2, #112]	@ 0x70
 8002892:	4b6c      	ldr	r3, [pc, #432]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002896:	4a6b      	ldr	r2, [pc, #428]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6713      	str	r3, [r2, #112]	@ 0x70
 800289e:	e00b      	b.n	80028b8 <HAL_RCC_OscConfig+0x5e0>
 80028a0:	4b68      	ldr	r3, [pc, #416]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80028a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a4:	4a67      	ldr	r2, [pc, #412]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80028a6:	f023 0301 	bic.w	r3, r3, #1
 80028aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ac:	4b65      	ldr	r3, [pc, #404]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80028ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b0:	4a64      	ldr	r2, [pc, #400]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80028b2:	f023 0304 	bic.w	r3, r3, #4
 80028b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d015      	beq.n	80028ec <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028c0:	f7fe fc62 	bl	8001188 <HAL_GetTick>
 80028c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028c6:	e00a      	b.n	80028de <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c8:	f7fe fc5e 	bl	8001188 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e14e      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028de:	4b59      	ldr	r3, [pc, #356]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80028e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0ee      	beq.n	80028c8 <HAL_RCC_OscConfig+0x5f0>
 80028ea:	e014      	b.n	8002916 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ec:	f7fe fc4c 	bl	8001188 <HAL_GetTick>
 80028f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028f2:	e00a      	b.n	800290a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028f4:	f7fe fc48 	bl	8001188 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002902:	4293      	cmp	r3, r2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e138      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800290a:	4b4e      	ldr	r3, [pc, #312]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800290c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290e:	f003 0302 	and.w	r3, r3, #2
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1ee      	bne.n	80028f4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 812d 	beq.w	8002b7a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002920:	4b48      	ldr	r3, [pc, #288]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002928:	2b18      	cmp	r3, #24
 800292a:	f000 80bd 	beq.w	8002aa8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	2b02      	cmp	r3, #2
 8002934:	f040 809e 	bne.w	8002a74 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002938:	4b42      	ldr	r3, [pc, #264]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a41      	ldr	r2, [pc, #260]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800293e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fc20 	bl	8001188 <HAL_GetTick>
 8002948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe fc1c 	bl	8001188 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e10e      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800295e:	4b39      	ldr	r3, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800296a:	4b36      	ldr	r3, [pc, #216]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 800296c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800296e:	4b37      	ldr	r3, [pc, #220]	@ (8002a4c <HAL_RCC_OscConfig+0x774>)
 8002970:	4013      	ands	r3, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	430a      	orrs	r2, r1
 800297e:	4931      	ldr	r1, [pc, #196]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002980:	4313      	orrs	r3, r2
 8002982:	628b      	str	r3, [r1, #40]	@ 0x28
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002988:	3b01      	subs	r3, #1
 800298a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002992:	3b01      	subs	r3, #1
 8002994:	025b      	lsls	r3, r3, #9
 8002996:	b29b      	uxth	r3, r3
 8002998:	431a      	orrs	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800299e:	3b01      	subs	r3, #1
 80029a0:	041b      	lsls	r3, r3, #16
 80029a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80029a6:	431a      	orrs	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ac:	3b01      	subs	r3, #1
 80029ae:	061b      	lsls	r3, r3, #24
 80029b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80029b4:	4923      	ldr	r1, [pc, #140]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80029ba:	4b22      	ldr	r3, [pc, #136]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029be:	4a21      	ldr	r2, [pc, #132]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80029c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ca:	4b21      	ldr	r3, [pc, #132]	@ (8002a50 <HAL_RCC_OscConfig+0x778>)
 80029cc:	4013      	ands	r3, r2
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80029d2:	00d2      	lsls	r2, r2, #3
 80029d4:	491b      	ldr	r1, [pc, #108]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80029da:	4b1a      	ldr	r3, [pc, #104]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029de:	f023 020c 	bic.w	r2, r3, #12
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	4917      	ldr	r1, [pc, #92]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80029ec:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f0:	f023 0202 	bic.w	r2, r3, #2
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f8:	4912      	ldr	r1, [pc, #72]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029fe:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a02:	4a10      	ldr	r2, [pc, #64]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002a16:	4b0b      	ldr	r3, [pc, #44]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002a22:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a26:	4a07      	ldr	r2, [pc, #28]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a2e:	4b05      	ldr	r3, [pc, #20]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a04      	ldr	r2, [pc, #16]	@ (8002a44 <HAL_RCC_OscConfig+0x76c>)
 8002a34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3a:	f7fe fba5 	bl	8001188 <HAL_GetTick>
 8002a3e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a40:	e011      	b.n	8002a66 <HAL_RCC_OscConfig+0x78e>
 8002a42:	bf00      	nop
 8002a44:	58024400 	.word	0x58024400
 8002a48:	58024800 	.word	0x58024800
 8002a4c:	fffffc0c 	.word	0xfffffc0c
 8002a50:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a54:	f7fe fb98 	bl	8001188 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e08a      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a66:	4b47      	ldr	r3, [pc, #284]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x77c>
 8002a72:	e082      	b.n	8002b7a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b43      	ldr	r3, [pc, #268]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a42      	ldr	r2, [pc, #264]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002a7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fe fb82 	bl	8001188 <HAL_GetTick>
 8002a84:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe fb7e 	bl	8001188 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e070      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a9a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x7b0>
 8002aa6:	e068      	b.n	8002b7a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002aa8:	4b36      	ldr	r3, [pc, #216]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aac:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002aae:	4b35      	ldr	r3, [pc, #212]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d031      	beq.n	8002b20 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	f003 0203 	and.w	r2, r3, #3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d12a      	bne.n	8002b20 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d122      	bne.n	8002b20 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d11a      	bne.n	8002b20 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	0a5b      	lsrs	r3, r3, #9
 8002aee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d111      	bne.n	8002b20 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	0c1b      	lsrs	r3, r3, #16
 8002b00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b08:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d108      	bne.n	8002b20 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	0e1b      	lsrs	r3, r3, #24
 8002b12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d001      	beq.n	8002b24 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e02b      	b.n	8002b7c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002b24:	4b17      	ldr	r3, [pc, #92]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b28:	08db      	lsrs	r3, r3, #3
 8002b2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b2e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d01f      	beq.n	8002b7a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002b3a:	4b12      	ldr	r3, [pc, #72]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b3e:	4a11      	ldr	r2, [pc, #68]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b46:	f7fe fb1f 	bl	8001188 <HAL_GetTick>
 8002b4a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002b4c:	bf00      	nop
 8002b4e:	f7fe fb1b 	bl	8001188 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d0f9      	beq.n	8002b4e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b88 <HAL_RCC_OscConfig+0x8b0>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b66:	00d2      	lsls	r2, r2, #3
 8002b68:	4906      	ldr	r1, [pc, #24]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002b6e:	4b05      	ldr	r3, [pc, #20]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	4a04      	ldr	r2, [pc, #16]	@ (8002b84 <HAL_RCC_OscConfig+0x8ac>)
 8002b74:	f043 0301 	orr.w	r3, r3, #1
 8002b78:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3730      	adds	r7, #48	@ 0x30
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	58024400 	.word	0x58024400
 8002b88:	ffff0007 	.word	0xffff0007

08002b8c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e19c      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba0:	4b8a      	ldr	r3, [pc, #552]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d910      	bls.n	8002bd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bae:	4b87      	ldr	r3, [pc, #540]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 020f 	bic.w	r2, r3, #15
 8002bb6:	4985      	ldr	r1, [pc, #532]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bbe:	4b83      	ldr	r3, [pc, #524]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d001      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e184      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d010      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691a      	ldr	r2, [r3, #16]
 8002be0:	4b7b      	ldr	r3, [pc, #492]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d908      	bls.n	8002bfe <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002bec:	4b78      	ldr	r3, [pc, #480]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	4975      	ldr	r1, [pc, #468]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d010      	beq.n	8002c2c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	695a      	ldr	r2, [r3, #20]
 8002c0e:	4b70      	ldr	r3, [pc, #448]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d908      	bls.n	8002c2c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	496a      	ldr	r1, [pc, #424]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0310 	and.w	r3, r3, #16
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d010      	beq.n	8002c5a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699a      	ldr	r2, [r3, #24]
 8002c3c:	4b64      	ldr	r3, [pc, #400]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d908      	bls.n	8002c5a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002c48:	4b61      	ldr	r3, [pc, #388]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c4a:	69db      	ldr	r3, [r3, #28]
 8002c4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	495e      	ldr	r1, [pc, #376]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d010      	beq.n	8002c88 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69da      	ldr	r2, [r3, #28]
 8002c6a:	4b59      	ldr	r3, [pc, #356]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d908      	bls.n	8002c88 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c76:	4b56      	ldr	r3, [pc, #344]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	4953      	ldr	r1, [pc, #332]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d010      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68da      	ldr	r2, [r3, #12]
 8002c98:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	f003 030f 	and.w	r3, r3, #15
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d908      	bls.n	8002cb6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	f023 020f 	bic.w	r2, r3, #15
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	4947      	ldr	r1, [pc, #284]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d055      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002cc2:	4b43      	ldr	r3, [pc, #268]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002cc4:	699b      	ldr	r3, [r3, #24]
 8002cc6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	4940      	ldr	r1, [pc, #256]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d107      	bne.n	8002cec <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d121      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0f6      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d107      	bne.n	8002d04 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cf4:	4b36      	ldr	r3, [pc, #216]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d115      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0ea      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002d0c:	4b30      	ldr	r3, [pc, #192]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d109      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0de      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d101      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e0d6      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d2c:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	f023 0207 	bic.w	r2, r3, #7
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4925      	ldr	r1, [pc, #148]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d3e:	f7fe fa23 	bl	8001188 <HAL_GetTick>
 8002d42:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d44:	e00a      	b.n	8002d5c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d46:	f7fe fa1f 	bl	8001188 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e0be      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d1eb      	bne.n	8002d46 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d010      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	4b14      	ldr	r3, [pc, #80]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d208      	bcs.n	8002d9c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d8a:	4b11      	ldr	r3, [pc, #68]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	f023 020f 	bic.w	r2, r3, #15
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	490e      	ldr	r1, [pc, #56]	@ (8002dd0 <HAL_RCC_ClockConfig+0x244>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 030f 	and.w	r3, r3, #15
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d214      	bcs.n	8002dd4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002daa:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f023 020f 	bic.w	r2, r3, #15
 8002db2:	4906      	ldr	r1, [pc, #24]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dba:	4b04      	ldr	r3, [pc, #16]	@ (8002dcc <HAL_RCC_ClockConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d005      	beq.n	8002dd4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e086      	b.n	8002eda <HAL_RCC_ClockConfig+0x34e>
 8002dcc:	52002000 	.word	0x52002000
 8002dd0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d010      	beq.n	8002e02 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691a      	ldr	r2, [r3, #16]
 8002de4:	4b3f      	ldr	r3, [pc, #252]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d208      	bcs.n	8002e02 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002df0:	4b3c      	ldr	r3, [pc, #240]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	4939      	ldr	r1, [pc, #228]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0308 	and.w	r3, r3, #8
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d010      	beq.n	8002e30 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695a      	ldr	r2, [r3, #20]
 8002e12:	4b34      	ldr	r3, [pc, #208]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e14:	69db      	ldr	r3, [r3, #28]
 8002e16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d208      	bcs.n	8002e30 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	492e      	ldr	r1, [pc, #184]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0310 	and.w	r3, r3, #16
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d010      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	699a      	ldr	r2, [r3, #24]
 8002e40:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d208      	bcs.n	8002e5e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002e4c:	4b25      	ldr	r3, [pc, #148]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	4922      	ldr	r1, [pc, #136]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0320 	and.w	r3, r3, #32
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d010      	beq.n	8002e8c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d208      	bcs.n	8002e8c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69db      	ldr	r3, [r3, #28]
 8002e86:	4917      	ldr	r1, [pc, #92]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e8c:	f000 f834 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 8002e90:	4602      	mov	r2, r0
 8002e92:	4b14      	ldr	r3, [pc, #80]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	0a1b      	lsrs	r3, r3, #8
 8002e98:	f003 030f 	and.w	r3, r3, #15
 8002e9c:	4912      	ldr	r1, [pc, #72]	@ (8002ee8 <HAL_RCC_ClockConfig+0x35c>)
 8002e9e:	5ccb      	ldrb	r3, [r1, r3]
 8002ea0:	f003 031f 	and.w	r3, r3, #31
 8002ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <HAL_RCC_ClockConfig+0x358>)
 8002eac:	699b      	ldr	r3, [r3, #24]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8002ee8 <HAL_RCC_ClockConfig+0x35c>)
 8002eb4:	5cd3      	ldrb	r3, [r2, r3]
 8002eb6:	f003 031f 	and.w	r3, r3, #31
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8002eec <HAL_RCC_ClockConfig+0x360>)
 8002ec2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <HAL_RCC_ClockConfig+0x364>)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002eca:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef4 <HAL_RCC_ClockConfig+0x368>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fe62 	bl	8000b98 <HAL_InitTick>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	58024400 	.word	0x58024400
 8002ee8:	08009b08 	.word	0x08009b08
 8002eec:	24000004 	.word	0x24000004
 8002ef0:	24000000 	.word	0x24000000
 8002ef4:	24000008 	.word	0x24000008

08002ef8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b089      	sub	sp, #36	@ 0x24
 8002efc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002efe:	4bb3      	ldr	r3, [pc, #716]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f06:	2b18      	cmp	r3, #24
 8002f08:	f200 8155 	bhi.w	80031b6 <HAL_RCC_GetSysClockFreq+0x2be>
 8002f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f14 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f12:	bf00      	nop
 8002f14:	08002f79 	.word	0x08002f79
 8002f18:	080031b7 	.word	0x080031b7
 8002f1c:	080031b7 	.word	0x080031b7
 8002f20:	080031b7 	.word	0x080031b7
 8002f24:	080031b7 	.word	0x080031b7
 8002f28:	080031b7 	.word	0x080031b7
 8002f2c:	080031b7 	.word	0x080031b7
 8002f30:	080031b7 	.word	0x080031b7
 8002f34:	08002f9f 	.word	0x08002f9f
 8002f38:	080031b7 	.word	0x080031b7
 8002f3c:	080031b7 	.word	0x080031b7
 8002f40:	080031b7 	.word	0x080031b7
 8002f44:	080031b7 	.word	0x080031b7
 8002f48:	080031b7 	.word	0x080031b7
 8002f4c:	080031b7 	.word	0x080031b7
 8002f50:	080031b7 	.word	0x080031b7
 8002f54:	08002fa5 	.word	0x08002fa5
 8002f58:	080031b7 	.word	0x080031b7
 8002f5c:	080031b7 	.word	0x080031b7
 8002f60:	080031b7 	.word	0x080031b7
 8002f64:	080031b7 	.word	0x080031b7
 8002f68:	080031b7 	.word	0x080031b7
 8002f6c:	080031b7 	.word	0x080031b7
 8002f70:	080031b7 	.word	0x080031b7
 8002f74:	08002fab 	.word	0x08002fab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f78:	4b94      	ldr	r3, [pc, #592]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0320 	and.w	r3, r3, #32
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d009      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f84:	4b91      	ldr	r3, [pc, #580]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	08db      	lsrs	r3, r3, #3
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	4a90      	ldr	r2, [pc, #576]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f90:	fa22 f303 	lsr.w	r3, r2, r3
 8002f94:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002f96:	e111      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f98:	4b8d      	ldr	r3, [pc, #564]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f9a:	61bb      	str	r3, [r7, #24]
      break;
 8002f9c:	e10e      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002fa0:	61bb      	str	r3, [r7, #24]
      break;
 8002fa2:	e10b      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002fa4:	4b8c      	ldr	r3, [pc, #560]	@ (80031d8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002fa6:	61bb      	str	r3, [r7, #24]
      break;
 8002fa8:	e108      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002faa:	4b88      	ldr	r3, [pc, #544]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002fb4:	4b85      	ldr	r3, [pc, #532]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	091b      	lsrs	r3, r3, #4
 8002fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fbe:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002fc0:	4b82      	ldr	r3, [pc, #520]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002fca:	4b80      	ldr	r3, [pc, #512]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fce:	08db      	lsrs	r3, r3, #3
 8002fd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fd4:	68fa      	ldr	r2, [r7, #12]
 8002fd6:	fb02 f303 	mul.w	r3, r2, r3
 8002fda:	ee07 3a90 	vmov	s15, r3
 8002fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fe2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80e1 	beq.w	80031b0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	f000 8083 	beq.w	80030fc <HAL_RCC_GetSysClockFreq+0x204>
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	f200 80a1 	bhi.w	8003140 <HAL_RCC_GetSysClockFreq+0x248>
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <HAL_RCC_GetSysClockFreq+0x114>
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d056      	beq.n	80030b8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800300a:	e099      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800300c:	4b6f      	ldr	r3, [pc, #444]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b00      	cmp	r3, #0
 8003016:	d02d      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003018:	4b6c      	ldr	r3, [pc, #432]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	08db      	lsrs	r3, r3, #3
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	4a6b      	ldr	r2, [pc, #428]	@ (80031d0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003024:	fa22 f303 	lsr.w	r3, r2, r3
 8003028:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	ee07 3a90 	vmov	s15, r3
 8003030:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	ee07 3a90 	vmov	s15, r3
 800303a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800303e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003042:	4b62      	ldr	r3, [pc, #392]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800304a:	ee07 3a90 	vmov	s15, r3
 800304e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003052:	ed97 6a02 	vldr	s12, [r7, #8]
 8003056:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80031dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800305a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800305e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003062:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003066:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800306a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003072:	e087      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	ee07 3a90 	vmov	s15, r3
 800307a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800307e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80031e0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003082:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003086:	4b51      	ldr	r3, [pc, #324]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800308e:	ee07 3a90 	vmov	s15, r3
 8003092:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003096:	ed97 6a02 	vldr	s12, [r7, #8]
 800309a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80031dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800309e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030b6:	e065      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	ee07 3a90 	vmov	s15, r3
 80030be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80031e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030ca:	4b40      	ldr	r3, [pc, #256]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030d2:	ee07 3a90 	vmov	s15, r3
 80030d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030da:	ed97 6a02 	vldr	s12, [r7, #8]
 80030de:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80031dc <HAL_RCC_GetSysClockFreq+0x2e4>
 80030e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030fa:	e043      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003106:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80031e8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800310a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800310e:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800311e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003122:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80031dc <HAL_RCC_GetSysClockFreq+0x2e4>
 8003126:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800312a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800312e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003132:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800313e:	e021      	b.n	8003184 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	ee07 3a90 	vmov	s15, r3
 8003146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800314a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80031e4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800314e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003152:	4b1e      	ldr	r3, [pc, #120]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003162:	ed97 6a02 	vldr	s12, [r7, #8]
 8003166:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80031dc <HAL_RCC_GetSysClockFreq+0x2e4>
 800316a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800316e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003172:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003176:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800317a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003182:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003184:	4b11      	ldr	r3, [pc, #68]	@ (80031cc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003188:	0a5b      	lsrs	r3, r3, #9
 800318a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800318e:	3301      	adds	r3, #1
 8003190:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	ee07 3a90 	vmov	s15, r3
 8003198:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800319c:	edd7 6a07 	vldr	s13, [r7, #28]
 80031a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031a8:	ee17 3a90 	vmov	r3, s15
 80031ac:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80031ae:	e005      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	61bb      	str	r3, [r7, #24]
      break;
 80031b4:	e002      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80031b6:	4b07      	ldr	r3, [pc, #28]	@ (80031d4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80031b8:	61bb      	str	r3, [r7, #24]
      break;
 80031ba:	bf00      	nop
  }

  return sysclockfreq;
 80031bc:	69bb      	ldr	r3, [r7, #24]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3724      	adds	r7, #36	@ 0x24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	58024400 	.word	0x58024400
 80031d0:	03d09000 	.word	0x03d09000
 80031d4:	003d0900 	.word	0x003d0900
 80031d8:	007a1200 	.word	0x007a1200
 80031dc:	46000000 	.word	0x46000000
 80031e0:	4c742400 	.word	0x4c742400
 80031e4:	4a742400 	.word	0x4a742400
 80031e8:	4af42400 	.word	0x4af42400

080031ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80031f2:	f7ff fe81 	bl	8002ef8 <HAL_RCC_GetSysClockFreq>
 80031f6:	4602      	mov	r2, r0
 80031f8:	4b10      	ldr	r3, [pc, #64]	@ (800323c <HAL_RCC_GetHCLKFreq+0x50>)
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	0a1b      	lsrs	r3, r3, #8
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	490f      	ldr	r1, [pc, #60]	@ (8003240 <HAL_RCC_GetHCLKFreq+0x54>)
 8003204:	5ccb      	ldrb	r3, [r1, r3]
 8003206:	f003 031f 	and.w	r3, r3, #31
 800320a:	fa22 f303 	lsr.w	r3, r2, r3
 800320e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003210:	4b0a      	ldr	r3, [pc, #40]	@ (800323c <HAL_RCC_GetHCLKFreq+0x50>)
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	4a09      	ldr	r2, [pc, #36]	@ (8003240 <HAL_RCC_GetHCLKFreq+0x54>)
 800321a:	5cd3      	ldrb	r3, [r2, r3]
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	fa22 f303 	lsr.w	r3, r2, r3
 8003226:	4a07      	ldr	r2, [pc, #28]	@ (8003244 <HAL_RCC_GetHCLKFreq+0x58>)
 8003228:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800322a:	4a07      	ldr	r2, [pc, #28]	@ (8003248 <HAL_RCC_GetHCLKFreq+0x5c>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003230:	4b04      	ldr	r3, [pc, #16]	@ (8003244 <HAL_RCC_GetHCLKFreq+0x58>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	58024400 	.word	0x58024400
 8003240:	08009b08 	.word	0x08009b08
 8003244:	24000004 	.word	0x24000004
 8003248:	24000000 	.word	0x24000000

0800324c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003250:	f7ff ffcc 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003254:	4602      	mov	r2, r0
 8003256:	4b06      	ldr	r3, [pc, #24]	@ (8003270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	091b      	lsrs	r3, r3, #4
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	4904      	ldr	r1, [pc, #16]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003262:	5ccb      	ldrb	r3, [r1, r3]
 8003264:	f003 031f 	and.w	r3, r3, #31
 8003268:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800326c:	4618      	mov	r0, r3
 800326e:	bd80      	pop	{r7, pc}
 8003270:	58024400 	.word	0x58024400
 8003274:	08009b08 	.word	0x08009b08

08003278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800327c:	f7ff ffb6 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003280:	4602      	mov	r2, r0
 8003282:	4b06      	ldr	r3, [pc, #24]	@ (800329c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	0a1b      	lsrs	r3, r3, #8
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	4904      	ldr	r1, [pc, #16]	@ (80032a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800328e:	5ccb      	ldrb	r3, [r1, r3]
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003298:	4618      	mov	r0, r3
 800329a:	bd80      	pop	{r7, pc}
 800329c:	58024400 	.word	0x58024400
 80032a0:	08009b08 	.word	0x08009b08

080032a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	223f      	movs	r2, #63	@ 0x3f
 80032b2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	f003 0207 	and.w	r2, r3, #7
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80032c0:	4b17      	ldr	r3, [pc, #92]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80032cc:	4b14      	ldr	r3, [pc, #80]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f003 020f 	and.w	r2, r3, #15
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80032d8:	4b11      	ldr	r3, [pc, #68]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80032e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80032fc:	4b08      	ldr	r3, [pc, #32]	@ (8003320 <HAL_RCC_GetClockConfig+0x7c>)
 80032fe:	6a1b      	ldr	r3, [r3, #32]
 8003300:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003308:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_RCC_GetClockConfig+0x80>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 020f 	and.w	r2, r3, #15
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	601a      	str	r2, [r3, #0]
}
 8003314:	bf00      	nop
 8003316:	370c      	adds	r7, #12
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	58024400 	.word	0x58024400
 8003324:	52002000 	.word	0x52002000

08003328 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800332c:	b0ca      	sub	sp, #296	@ 0x128
 800332e:	af00      	add	r7, sp, #0
 8003330:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003334:	2300      	movs	r3, #0
 8003336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800333a:	2300      	movs	r3, #0
 800333c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003348:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800334c:	2500      	movs	r5, #0
 800334e:	ea54 0305 	orrs.w	r3, r4, r5
 8003352:	d049      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003358:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800335a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800335e:	d02f      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003360:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003364:	d828      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003366:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800336a:	d01a      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800336c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003370:	d822      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800337a:	d007      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800337c:	e01c      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800337e:	4bb8      	ldr	r3, [pc, #736]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003382:	4ab7      	ldr	r2, [pc, #732]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003388:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800338a:	e01a      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800338c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003390:	3308      	adds	r3, #8
 8003392:	2102      	movs	r1, #2
 8003394:	4618      	mov	r0, r3
 8003396:	f001 fc8f 	bl	8004cb8 <RCCEx_PLL2_Config>
 800339a:	4603      	mov	r3, r0
 800339c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033a0:	e00f      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a6:	3328      	adds	r3, #40	@ 0x28
 80033a8:	2102      	movs	r1, #2
 80033aa:	4618      	mov	r0, r3
 80033ac:	f001 fd36 	bl	8004e1c <RCCEx_PLL3_Config>
 80033b0:	4603      	mov	r3, r0
 80033b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80033b6:	e004      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033be:	e000      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80033c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10a      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80033ca:	4ba5      	ldr	r3, [pc, #660]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80033d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033d8:	4aa1      	ldr	r2, [pc, #644]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033da:	430b      	orrs	r3, r1
 80033dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80033de:	e003      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80033f4:	f04f 0900 	mov.w	r9, #0
 80033f8:	ea58 0309 	orrs.w	r3, r8, r9
 80033fc:	d047      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80033fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003404:	2b04      	cmp	r3, #4
 8003406:	d82a      	bhi.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003408:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800340a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340e:	bf00      	nop
 8003410:	08003425 	.word	0x08003425
 8003414:	08003433 	.word	0x08003433
 8003418:	08003449 	.word	0x08003449
 800341c:	08003467 	.word	0x08003467
 8003420:	08003467 	.word	0x08003467
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003424:	4b8e      	ldr	r3, [pc, #568]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003428:	4a8d      	ldr	r2, [pc, #564]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800342a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800342e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003430:	e01a      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003436:	3308      	adds	r3, #8
 8003438:	2100      	movs	r1, #0
 800343a:	4618      	mov	r0, r3
 800343c:	f001 fc3c 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003440:	4603      	mov	r3, r0
 8003442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003446:	e00f      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344c:	3328      	adds	r3, #40	@ 0x28
 800344e:	2100      	movs	r1, #0
 8003450:	4618      	mov	r0, r3
 8003452:	f001 fce3 	bl	8004e1c <RCCEx_PLL3_Config>
 8003456:	4603      	mov	r3, r0
 8003458:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800345c:	e004      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003464:	e000      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003468:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10a      	bne.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003470:	4b7b      	ldr	r3, [pc, #492]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003474:	f023 0107 	bic.w	r1, r3, #7
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	4a78      	ldr	r2, [pc, #480]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003480:	430b      	orrs	r3, r1
 8003482:	6513      	str	r3, [r2, #80]	@ 0x50
 8003484:	e003      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003486:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800348a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800348e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003496:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800349a:	f04f 0b00 	mov.w	fp, #0
 800349e:	ea5a 030b 	orrs.w	r3, sl, fp
 80034a2:	d04c      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80034a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034ae:	d030      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80034b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034b4:	d829      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80034b8:	d02d      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80034ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80034bc:	d825      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034be:	2b80      	cmp	r3, #128	@ 0x80
 80034c0:	d018      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80034c2:	2b80      	cmp	r3, #128	@ 0x80
 80034c4:	d821      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80034ca:	2b40      	cmp	r3, #64	@ 0x40
 80034cc:	d007      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80034ce:	e01c      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034d0:	4b63      	ldr	r3, [pc, #396]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	4a62      	ldr	r2, [pc, #392]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034dc:	e01c      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	3308      	adds	r3, #8
 80034e4:	2100      	movs	r1, #0
 80034e6:	4618      	mov	r0, r3
 80034e8:	f001 fbe6 	bl	8004cb8 <RCCEx_PLL2_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80034f2:	e011      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f8:	3328      	adds	r3, #40	@ 0x28
 80034fa:	2100      	movs	r1, #0
 80034fc:	4618      	mov	r0, r3
 80034fe:	f001 fc8d 	bl	8004e1c <RCCEx_PLL3_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003508:	e006      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003510:	e002      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003512:	bf00      	nop
 8003514:	e000      	b.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003516:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800351c:	2b00      	cmp	r3, #0
 800351e:	d10a      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003520:	4b4f      	ldr	r3, [pc, #316]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003524:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	4a4c      	ldr	r2, [pc, #304]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003530:	430b      	orrs	r3, r1
 8003532:	6513      	str	r3, [r2, #80]	@ 0x50
 8003534:	e003      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800353a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800353e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003546:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800354a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800354e:	2300      	movs	r3, #0
 8003550:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003554:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003558:	460b      	mov	r3, r1
 800355a:	4313      	orrs	r3, r2
 800355c:	d053      	beq.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800355e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003562:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003566:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800356a:	d035      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800356c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003570:	d82e      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003572:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003576:	d031      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003578:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800357c:	d828      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800357e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003582:	d01a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003584:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003588:	d822      	bhi.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800358e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003592:	d007      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003594:	e01c      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003596:	4b32      	ldr	r3, [pc, #200]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359a:	4a31      	ldr	r2, [pc, #196]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800359c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035a2:	e01c      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a8:	3308      	adds	r3, #8
 80035aa:	2100      	movs	r1, #0
 80035ac:	4618      	mov	r0, r3
 80035ae:	f001 fb83 	bl	8004cb8 <RCCEx_PLL2_Config>
 80035b2:	4603      	mov	r3, r0
 80035b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80035b8:	e011      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035be:	3328      	adds	r3, #40	@ 0x28
 80035c0:	2100      	movs	r1, #0
 80035c2:	4618      	mov	r0, r3
 80035c4:	f001 fc2a 	bl	8004e1c <RCCEx_PLL3_Config>
 80035c8:	4603      	mov	r3, r0
 80035ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80035ce:	e006      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035d6:	e002      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80035d8:	bf00      	nop
 80035da:	e000      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80035dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d10b      	bne.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80035e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ea:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80035ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80035f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035f8:	430b      	orrs	r3, r1
 80035fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80035fc:	e003      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003602:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003612:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003616:	2300      	movs	r3, #0
 8003618:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800361c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003620:	460b      	mov	r3, r1
 8003622:	4313      	orrs	r3, r2
 8003624:	d056      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800362e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003632:	d038      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003634:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003638:	d831      	bhi.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800363a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800363e:	d034      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003640:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003644:	d82b      	bhi.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003646:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800364a:	d01d      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800364c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003650:	d825      	bhi.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003652:	2b00      	cmp	r3, #0
 8003654:	d006      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800365a:	d00a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800365c:	e01f      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800365e:	bf00      	nop
 8003660:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003664:	4ba2      	ldr	r3, [pc, #648]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	4aa1      	ldr	r2, [pc, #644]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800366a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800366e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003670:	e01c      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003676:	3308      	adds	r3, #8
 8003678:	2100      	movs	r1, #0
 800367a:	4618      	mov	r0, r3
 800367c:	f001 fb1c 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003680:	4603      	mov	r3, r0
 8003682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003686:	e011      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800368c:	3328      	adds	r3, #40	@ 0x28
 800368e:	2100      	movs	r1, #0
 8003690:	4618      	mov	r0, r3
 8003692:	f001 fbc3 	bl	8004e1c <RCCEx_PLL3_Config>
 8003696:	4603      	mov	r3, r0
 8003698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800369c:	e006      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036a4:	e002      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80036a6:	bf00      	nop
 80036a8:	e000      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80036aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10b      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80036b4:	4b8e      	ldr	r3, [pc, #568]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80036bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80036c4:	4a8a      	ldr	r2, [pc, #552]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036c6:	430b      	orrs	r3, r1
 80036c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80036ca:	e003      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80036d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80036e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80036e4:	2300      	movs	r3, #0
 80036e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80036ea:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80036ee:	460b      	mov	r3, r1
 80036f0:	4313      	orrs	r3, r2
 80036f2:	d03a      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80036f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fa:	2b30      	cmp	r3, #48	@ 0x30
 80036fc:	d01f      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80036fe:	2b30      	cmp	r3, #48	@ 0x30
 8003700:	d819      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003702:	2b20      	cmp	r3, #32
 8003704:	d00c      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003706:	2b20      	cmp	r3, #32
 8003708:	d815      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d019      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800370e:	2b10      	cmp	r3, #16
 8003710:	d111      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003712:	4b77      	ldr	r3, [pc, #476]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003716:	4a76      	ldr	r2, [pc, #472]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800371c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800371e:	e011      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003724:	3308      	adds	r3, #8
 8003726:	2102      	movs	r1, #2
 8003728:	4618      	mov	r0, r3
 800372a:	f001 fac5 	bl	8004cb8 <RCCEx_PLL2_Config>
 800372e:	4603      	mov	r3, r0
 8003730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003734:	e006      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800373c:	e002      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800373e:	bf00      	nop
 8003740:	e000      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10a      	bne.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800374c:	4b68      	ldr	r3, [pc, #416]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800374e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003750:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375a:	4a65      	ldr	r2, [pc, #404]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800375c:	430b      	orrs	r3, r1
 800375e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003760:	e003      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800376a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003772:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003776:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800377a:	2300      	movs	r3, #0
 800377c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003780:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003784:	460b      	mov	r3, r1
 8003786:	4313      	orrs	r3, r2
 8003788:	d051      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800378a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800378e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003790:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003794:	d035      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800379a:	d82e      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800379c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037a0:	d031      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80037a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80037a6:	d828      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80037a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ac:	d01a      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80037ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037b2:	d822      	bhi.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80037b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037bc:	d007      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80037be:	e01c      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037c0:	4b4b      	ldr	r3, [pc, #300]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c4:	4a4a      	ldr	r2, [pc, #296]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037cc:	e01c      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	3308      	adds	r3, #8
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f001 fa6e 	bl	8004cb8 <RCCEx_PLL2_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037e2:	e011      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e8:	3328      	adds	r3, #40	@ 0x28
 80037ea:	2100      	movs	r1, #0
 80037ec:	4618      	mov	r0, r3
 80037ee:	f001 fb15 	bl	8004e1c <RCCEx_PLL3_Config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80037f8:	e006      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003800:	e002      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003802:	bf00      	nop
 8003804:	e000      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003806:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003808:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10a      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003810:	4b37      	ldr	r3, [pc, #220]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003814:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800381e:	4a34      	ldr	r2, [pc, #208]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003820:	430b      	orrs	r3, r1
 8003822:	6513      	str	r3, [r2, #80]	@ 0x50
 8003824:	e003      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800382a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003836:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800383a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800383e:	2300      	movs	r3, #0
 8003840:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003844:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003848:	460b      	mov	r3, r1
 800384a:	4313      	orrs	r3, r2
 800384c:	d056      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800384e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003852:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003858:	d033      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800385a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800385e:	d82c      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003860:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003864:	d02f      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003866:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800386a:	d826      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 800386c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003870:	d02b      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003872:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003876:	d820      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003878:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800387c:	d012      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800387e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003882:	d81a      	bhi.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003884:	2b00      	cmp	r3, #0
 8003886:	d022      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388c:	d115      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800388e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003892:	3308      	adds	r3, #8
 8003894:	2101      	movs	r1, #1
 8003896:	4618      	mov	r0, r3
 8003898:	f001 fa0e 	bl	8004cb8 <RCCEx_PLL2_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038a2:	e015      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a8:	3328      	adds	r3, #40	@ 0x28
 80038aa:	2101      	movs	r1, #1
 80038ac:	4618      	mov	r0, r3
 80038ae:	f001 fab5 	bl	8004e1c <RCCEx_PLL3_Config>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80038b8:	e00a      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038c0:	e006      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038c2:	bf00      	nop
 80038c4:	e004      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038c6:	bf00      	nop
 80038c8:	e002      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038ca:	bf00      	nop
 80038cc:	e000      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80038ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10d      	bne.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80038d8:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038e6:	4a02      	ldr	r2, [pc, #8]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038e8:	430b      	orrs	r3, r1
 80038ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80038ec:	e006      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80038ee:	bf00      	nop
 80038f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80038fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003904:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800390c:	2300      	movs	r3, #0
 800390e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003912:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003916:	460b      	mov	r3, r1
 8003918:	4313      	orrs	r3, r2
 800391a:	d055      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800391c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003920:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003924:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003928:	d033      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800392a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800392e:	d82c      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003934:	d02f      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800393a:	d826      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800393c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003940:	d02b      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003942:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003946:	d820      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003948:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800394c:	d012      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800394e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003952:	d81a      	bhi.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003954:	2b00      	cmp	r3, #0
 8003956:	d022      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800395c:	d115      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	3308      	adds	r3, #8
 8003964:	2101      	movs	r1, #1
 8003966:	4618      	mov	r0, r3
 8003968:	f001 f9a6 	bl	8004cb8 <RCCEx_PLL2_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003972:	e015      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003978:	3328      	adds	r3, #40	@ 0x28
 800397a:	2101      	movs	r1, #1
 800397c:	4618      	mov	r0, r3
 800397e:	f001 fa4d 	bl	8004e1c <RCCEx_PLL3_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003988:	e00a      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003990:	e006      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003992:	bf00      	nop
 8003994:	e004      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003996:	bf00      	nop
 8003998:	e002      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800399a:	bf00      	nop
 800399c:	e000      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800399e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10b      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039a8:	4ba3      	ldr	r3, [pc, #652]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ac:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80039b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80039b8:	4a9f      	ldr	r2, [pc, #636]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039ba:	430b      	orrs	r3, r1
 80039bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80039be:	e003      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80039d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80039de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039e2:	460b      	mov	r3, r1
 80039e4:	4313      	orrs	r3, r2
 80039e6:	d037      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f2:	d00e      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80039f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f8:	d816      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d018      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80039fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a02:	d111      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a04:	4b8c      	ldr	r3, [pc, #560]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	4a8b      	ldr	r2, [pc, #556]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a10:	e00f      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	3308      	adds	r3, #8
 8003a18:	2101      	movs	r1, #1
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 f94c 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003a26:	e004      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a2e:	e000      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003a30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10a      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a3e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a48:	4a7b      	ldr	r2, [pc, #492]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a4a:	430b      	orrs	r3, r1
 8003a4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a4e:	e003      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a60:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003a64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003a6e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4313      	orrs	r3, r2
 8003a76:	d039      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d81c      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003a82:	a201      	add	r2, pc, #4	@ (adr r2, 8003a88 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003ac5 	.word	0x08003ac5
 8003a8c:	08003a99 	.word	0x08003a99
 8003a90:	08003aa7 	.word	0x08003aa7
 8003a94:	08003ac5 	.word	0x08003ac5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a98:	4b67      	ldr	r3, [pc, #412]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9c:	4a66      	ldr	r2, [pc, #408]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aa4:	e00f      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aaa:	3308      	adds	r3, #8
 8003aac:	2102      	movs	r1, #2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f001 f902 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003aba:	e004      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac2:	e000      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10a      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ace:	4b5a      	ldr	r3, [pc, #360]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad2:	f023 0103 	bic.w	r1, r3, #3
 8003ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003adc:	4a56      	ldr	r2, [pc, #344]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ae2:	e003      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003af8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003afc:	2300      	movs	r3, #0
 8003afe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b02:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003b06:	460b      	mov	r3, r1
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f000 809f 	beq.w	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b0e:	4b4b      	ldr	r3, [pc, #300]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a4a      	ldr	r2, [pc, #296]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b1a:	f7fd fb35 	bl	8001188 <HAL_GetTick>
 8003b1e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b22:	e00b      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b24:	f7fd fb30 	bl	8001188 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b64      	cmp	r3, #100	@ 0x64
 8003b32:	d903      	bls.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b3a:	e005      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b3c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ed      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003b48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d179      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003b50:	4b39      	ldr	r3, [pc, #228]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b5c:	4053      	eors	r3, r2
 8003b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d015      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b66:	4b34      	ldr	r3, [pc, #208]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b72:	4b31      	ldr	r3, [pc, #196]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	4a30      	ldr	r2, [pc, #192]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b7c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b7e:	4b2e      	ldr	r3, [pc, #184]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	4a2d      	ldr	r2, [pc, #180]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b88:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b8a:	4a2b      	ldr	r2, [pc, #172]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003b90:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b9e:	d118      	bne.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba0:	f7fd faf2 	bl	8001188 <HAL_GetTick>
 8003ba4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ba8:	e00d      	b.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003baa:	f7fd faed 	bl	8001188 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003bb4:	1ad2      	subs	r2, r2, r3
 8003bb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d903      	bls.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003bc4:	e005      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0eb      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d129      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bde:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003be6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bea:	d10e      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003bec:	4b12      	ldr	r3, [pc, #72]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003bfc:	091a      	lsrs	r2, r3, #4
 8003bfe:	4b10      	ldr	r3, [pc, #64]	@ (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	4a0d      	ldr	r2, [pc, #52]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c04:	430b      	orrs	r3, r1
 8003c06:	6113      	str	r3, [r2, #16]
 8003c08:	e005      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c14:	6113      	str	r3, [r2, #16]
 8003c16:	4b08      	ldr	r3, [pc, #32]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c18:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c26:	4a04      	ldr	r2, [pc, #16]	@ (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c2c:	e00e      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003c36:	e009      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003c38:	58024400 	.word	0x58024400
 8003c3c:	58024800 	.word	0x58024800
 8003c40:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c54:	f002 0301 	and.w	r3, r2, #1
 8003c58:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c62:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f000 8089 	beq.w	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c74:	2b28      	cmp	r3, #40	@ 0x28
 8003c76:	d86b      	bhi.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003c78:	a201      	add	r2, pc, #4	@ (adr r2, 8003c80 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7e:	bf00      	nop
 8003c80:	08003d59 	.word	0x08003d59
 8003c84:	08003d51 	.word	0x08003d51
 8003c88:	08003d51 	.word	0x08003d51
 8003c8c:	08003d51 	.word	0x08003d51
 8003c90:	08003d51 	.word	0x08003d51
 8003c94:	08003d51 	.word	0x08003d51
 8003c98:	08003d51 	.word	0x08003d51
 8003c9c:	08003d51 	.word	0x08003d51
 8003ca0:	08003d25 	.word	0x08003d25
 8003ca4:	08003d51 	.word	0x08003d51
 8003ca8:	08003d51 	.word	0x08003d51
 8003cac:	08003d51 	.word	0x08003d51
 8003cb0:	08003d51 	.word	0x08003d51
 8003cb4:	08003d51 	.word	0x08003d51
 8003cb8:	08003d51 	.word	0x08003d51
 8003cbc:	08003d51 	.word	0x08003d51
 8003cc0:	08003d3b 	.word	0x08003d3b
 8003cc4:	08003d51 	.word	0x08003d51
 8003cc8:	08003d51 	.word	0x08003d51
 8003ccc:	08003d51 	.word	0x08003d51
 8003cd0:	08003d51 	.word	0x08003d51
 8003cd4:	08003d51 	.word	0x08003d51
 8003cd8:	08003d51 	.word	0x08003d51
 8003cdc:	08003d51 	.word	0x08003d51
 8003ce0:	08003d59 	.word	0x08003d59
 8003ce4:	08003d51 	.word	0x08003d51
 8003ce8:	08003d51 	.word	0x08003d51
 8003cec:	08003d51 	.word	0x08003d51
 8003cf0:	08003d51 	.word	0x08003d51
 8003cf4:	08003d51 	.word	0x08003d51
 8003cf8:	08003d51 	.word	0x08003d51
 8003cfc:	08003d51 	.word	0x08003d51
 8003d00:	08003d59 	.word	0x08003d59
 8003d04:	08003d51 	.word	0x08003d51
 8003d08:	08003d51 	.word	0x08003d51
 8003d0c:	08003d51 	.word	0x08003d51
 8003d10:	08003d51 	.word	0x08003d51
 8003d14:	08003d51 	.word	0x08003d51
 8003d18:	08003d51 	.word	0x08003d51
 8003d1c:	08003d51 	.word	0x08003d51
 8003d20:	08003d59 	.word	0x08003d59
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	3308      	adds	r3, #8
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 ffc3 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d38:	e00f      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3e:	3328      	adds	r3, #40	@ 0x28
 8003d40:	2101      	movs	r1, #1
 8003d42:	4618      	mov	r0, r3
 8003d44:	f001 f86a 	bl	8004e1c <RCCEx_PLL3_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003d4e:	e004      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d56:	e000      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10a      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d62:	4bbf      	ldr	r3, [pc, #764]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d66:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d70:	4abb      	ldr	r2, [pc, #748]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d72:	430b      	orrs	r3, r1
 8003d74:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d76:	e003      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d88:	f002 0302 	and.w	r3, r2, #2
 8003d8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d90:	2300      	movs	r3, #0
 8003d92:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003d96:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	d041      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d824      	bhi.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003daa:	a201      	add	r2, pc, #4	@ (adr r2, 8003db0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db0:	08003dfd 	.word	0x08003dfd
 8003db4:	08003dc9 	.word	0x08003dc9
 8003db8:	08003ddf 	.word	0x08003ddf
 8003dbc:	08003dfd 	.word	0x08003dfd
 8003dc0:	08003dfd 	.word	0x08003dfd
 8003dc4:	08003dfd 	.word	0x08003dfd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dcc:	3308      	adds	r3, #8
 8003dce:	2101      	movs	r1, #1
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 ff71 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ddc:	e00f      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	3328      	adds	r3, #40	@ 0x28
 8003de4:	2101      	movs	r1, #1
 8003de6:	4618      	mov	r0, r3
 8003de8:	f001 f818 	bl	8004e1c <RCCEx_PLL3_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003df2:	e004      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dfa:	e000      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10a      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003e06:	4b96      	ldr	r3, [pc, #600]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0a:	f023 0107 	bic.w	r1, r3, #7
 8003e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e14:	4a92      	ldr	r2, [pc, #584]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e16:	430b      	orrs	r3, r1
 8003e18:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e1a:	e003      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2c:	f002 0304 	and.w	r3, r2, #4
 8003e30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e34:	2300      	movs	r3, #0
 8003e36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e3a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003e3e:	460b      	mov	r3, r1
 8003e40:	4313      	orrs	r3, r2
 8003e42:	d044      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e4c:	2b05      	cmp	r3, #5
 8003e4e:	d825      	bhi.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003e50:	a201      	add	r2, pc, #4	@ (adr r2, 8003e58 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e56:	bf00      	nop
 8003e58:	08003ea5 	.word	0x08003ea5
 8003e5c:	08003e71 	.word	0x08003e71
 8003e60:	08003e87 	.word	0x08003e87
 8003e64:	08003ea5 	.word	0x08003ea5
 8003e68:	08003ea5 	.word	0x08003ea5
 8003e6c:	08003ea5 	.word	0x08003ea5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	3308      	adds	r3, #8
 8003e76:	2101      	movs	r1, #1
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 ff1d 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e84:	e00f      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	3328      	adds	r3, #40	@ 0x28
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 ffc4 	bl	8004e1c <RCCEx_PLL3_Config>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003e9a:	e004      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10b      	bne.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eae:	4b6c      	ldr	r3, [pc, #432]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb2:	f023 0107 	bic.w	r1, r3, #7
 8003eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ebe:	4a68      	ldr	r2, [pc, #416]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ec4:	e003      	b.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed6:	f002 0320 	and.w	r3, r2, #32
 8003eda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ee4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4313      	orrs	r3, r2
 8003eec:	d055      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003efa:	d033      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f00:	d82c      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f06:	d02f      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f0c:	d826      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f12:	d02b      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003f14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f18:	d820      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f1e:	d012      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f24:	d81a      	bhi.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d022      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003f2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f2e:	d115      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	3308      	adds	r3, #8
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 febd 	bl	8004cb8 <RCCEx_PLL2_Config>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f44:	e015      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4a:	3328      	adds	r3, #40	@ 0x28
 8003f4c:	2102      	movs	r1, #2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 ff64 	bl	8004e1c <RCCEx_PLL3_Config>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f62:	e006      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f64:	bf00      	nop
 8003f66:	e004      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f68:	bf00      	nop
 8003f6a:	e002      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f6c:	bf00      	nop
 8003f6e:	e000      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10b      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f7a:	4b39      	ldr	r3, [pc, #228]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f7e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8a:	4a35      	ldr	r2, [pc, #212]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f90:	e003      	b.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003faa:	2300      	movs	r3, #0
 8003fac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003fb0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	d058      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fc2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fc6:	d033      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003fc8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003fcc:	d82c      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd2:	d02f      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd8:	d826      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fde:	d02b      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003fe0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fe4:	d820      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003fe6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fea:	d012      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003fec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff0:	d81a      	bhi.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d022      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003ff6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ffa:	d115      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004000:	3308      	adds	r3, #8
 8004002:	2100      	movs	r1, #0
 8004004:	4618      	mov	r0, r3
 8004006:	f000 fe57 	bl	8004cb8 <RCCEx_PLL2_Config>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004010:	e015      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004016:	3328      	adds	r3, #40	@ 0x28
 8004018:	2102      	movs	r1, #2
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fefe 	bl	8004e1c <RCCEx_PLL3_Config>
 8004020:	4603      	mov	r3, r0
 8004022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004026:	e00a      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800402e:	e006      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004030:	bf00      	nop
 8004032:	e004      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004034:	bf00      	nop
 8004036:	e002      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004038:	bf00      	nop
 800403a:	e000      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800403c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800403e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10e      	bne.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004046:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004052:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004056:	4a02      	ldr	r2, [pc, #8]	@ (8004060 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004058:	430b      	orrs	r3, r1
 800405a:	6593      	str	r3, [r2, #88]	@ 0x58
 800405c:	e006      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800405e:	bf00      	nop
 8004060:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800406c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004074:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004078:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800407c:	2300      	movs	r3, #0
 800407e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004082:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004086:	460b      	mov	r3, r1
 8004088:	4313      	orrs	r3, r2
 800408a:	d055      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800408c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004090:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004094:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004098:	d033      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800409a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800409e:	d82c      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a4:	d02f      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80040a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040aa:	d826      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80040b0:	d02b      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80040b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80040b6:	d820      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040bc:	d012      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80040be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040c2:	d81a      	bhi.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d022      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80040c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040cc:	d115      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	3308      	adds	r3, #8
 80040d4:	2100      	movs	r1, #0
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fdee 	bl	8004cb8 <RCCEx_PLL2_Config>
 80040dc:	4603      	mov	r3, r0
 80040de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040e2:	e015      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e8:	3328      	adds	r3, #40	@ 0x28
 80040ea:	2102      	movs	r1, #2
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fe95 	bl	8004e1c <RCCEx_PLL3_Config>
 80040f2:	4603      	mov	r3, r0
 80040f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80040f8:	e00a      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004100:	e006      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004102:	bf00      	nop
 8004104:	e004      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004106:	bf00      	nop
 8004108:	e002      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800410a:	bf00      	nop
 800410c:	e000      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800410e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10b      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004118:	4ba1      	ldr	r3, [pc, #644]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004124:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004128:	4a9d      	ldr	r2, [pc, #628]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800412a:	430b      	orrs	r3, r1
 800412c:	6593      	str	r3, [r2, #88]	@ 0x58
 800412e:	e003      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f002 0308 	and.w	r3, r2, #8
 8004144:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004148:	2300      	movs	r3, #0
 800414a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800414e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004152:	460b      	mov	r3, r1
 8004154:	4313      	orrs	r3, r2
 8004156:	d01e      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004160:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004164:	d10c      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416a:	3328      	adds	r3, #40	@ 0x28
 800416c:	2102      	movs	r1, #2
 800416e:	4618      	mov	r0, r3
 8004170:	f000 fe54 	bl	8004e1c <RCCEx_PLL3_Config>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004180:	4b87      	ldr	r3, [pc, #540]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004182:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004184:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004190:	4a83      	ldr	r2, [pc, #524]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004192:	430b      	orrs	r3, r1
 8004194:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f002 0310 	and.w	r3, r2, #16
 80041a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041a6:	2300      	movs	r3, #0
 80041a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041ac:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80041b0:	460b      	mov	r3, r1
 80041b2:	4313      	orrs	r3, r2
 80041b4:	d01e      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80041b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c2:	d10c      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80041c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c8:	3328      	adds	r3, #40	@ 0x28
 80041ca:	2102      	movs	r1, #2
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fe25 	bl	8004e1c <RCCEx_PLL3_Config>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041de:	4b70      	ldr	r3, [pc, #448]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041ee:	4a6c      	ldr	r2, [pc, #432]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041f0:	430b      	orrs	r3, r1
 80041f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004200:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004204:	2300      	movs	r3, #0
 8004206:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800420a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800420e:	460b      	mov	r3, r1
 8004210:	4313      	orrs	r3, r2
 8004212:	d03e      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800421c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004220:	d022      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004226:	d81b      	bhi.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800422c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004230:	d00b      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004232:	e015      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004238:	3308      	adds	r3, #8
 800423a:	2100      	movs	r1, #0
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fd3b 	bl	8004cb8 <RCCEx_PLL2_Config>
 8004242:	4603      	mov	r3, r0
 8004244:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004248:	e00f      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424e:	3328      	adds	r3, #40	@ 0x28
 8004250:	2102      	movs	r1, #2
 8004252:	4618      	mov	r0, r3
 8004254:	f000 fde2 	bl	8004e1c <RCCEx_PLL3_Config>
 8004258:	4603      	mov	r3, r0
 800425a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800425e:	e004      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004266:	e000      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10b      	bne.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004272:	4b4b      	ldr	r3, [pc, #300]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004276:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800427a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004282:	4a47      	ldr	r2, [pc, #284]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004284:	430b      	orrs	r3, r1
 8004286:	6593      	str	r3, [r2, #88]	@ 0x58
 8004288:	e003      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800428e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800429e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042a0:	2300      	movs	r3, #0
 80042a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042a4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80042a8:	460b      	mov	r3, r1
 80042aa:	4313      	orrs	r3, r2
 80042ac:	d03b      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80042ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042ba:	d01f      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80042bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042c0:	d818      	bhi.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80042c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042c6:	d003      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80042c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80042cc:	d007      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80042ce:	e011      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d0:	4b33      	ldr	r3, [pc, #204]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	4a32      	ldr	r2, [pc, #200]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80042dc:	e00f      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	3328      	adds	r3, #40	@ 0x28
 80042e4:	2101      	movs	r1, #1
 80042e6:	4618      	mov	r0, r3
 80042e8:	f000 fd98 	bl	8004e1c <RCCEx_PLL3_Config>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80042f2:	e004      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042fa:	e000      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80042fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10b      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004306:	4b26      	ldr	r3, [pc, #152]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800430a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004316:	4a22      	ldr	r2, [pc, #136]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004318:	430b      	orrs	r3, r1
 800431a:	6553      	str	r3, [r2, #84]	@ 0x54
 800431c:	e003      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004332:	673b      	str	r3, [r7, #112]	@ 0x70
 8004334:	2300      	movs	r3, #0
 8004336:	677b      	str	r3, [r7, #116]	@ 0x74
 8004338:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800433c:	460b      	mov	r3, r1
 800433e:	4313      	orrs	r3, r2
 8004340:	d034      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004348:	2b00      	cmp	r3, #0
 800434a:	d003      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800434c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004350:	d007      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004352:	e011      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004354:	4b12      	ldr	r3, [pc, #72]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004358:	4a11      	ldr	r2, [pc, #68]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800435a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800435e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004360:	e00e      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004366:	3308      	adds	r3, #8
 8004368:	2102      	movs	r1, #2
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fca4 	bl	8004cb8 <RCCEx_PLL2_Config>
 8004370:	4603      	mov	r3, r0
 8004372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004376:	e003      	b.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800437e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10d      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004388:	4b05      	ldr	r3, [pc, #20]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800438a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800438c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004396:	4a02      	ldr	r2, [pc, #8]	@ (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004398:	430b      	orrs	r3, r1
 800439a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800439c:	e006      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800439e:	bf00      	nop
 80043a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80043ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80043b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043ba:	2300      	movs	r3, #0
 80043bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043be:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80043c2:	460b      	mov	r3, r1
 80043c4:	4313      	orrs	r3, r2
 80043c6:	d00c      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043cc:	3328      	adds	r3, #40	@ 0x28
 80043ce:	2102      	movs	r1, #2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fd23 	bl	8004e1c <RCCEx_PLL3_Config>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d002      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80043ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80043f0:	2300      	movs	r3, #0
 80043f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80043f4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80043f8:	460b      	mov	r3, r1
 80043fa:	4313      	orrs	r3, r2
 80043fc:	d038      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80043fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004406:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800440a:	d018      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800440c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004410:	d811      	bhi.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004416:	d014      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800441c:	d80b      	bhi.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800441e:	2b00      	cmp	r3, #0
 8004420:	d011      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004426:	d106      	bne.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004428:	4bc3      	ldr	r3, [pc, #780]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800442a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442c:	4ac2      	ldr	r2, [pc, #776]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800442e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004432:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004434:	e008      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800443c:	e004      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800443e:	bf00      	nop
 8004440:	e002      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004442:	bf00      	nop
 8004444:	e000      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004446:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10b      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004450:	4bb9      	ldr	r3, [pc, #740]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004454:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004460:	4ab5      	ldr	r2, [pc, #724]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004462:	430b      	orrs	r3, r1
 8004464:	6553      	str	r3, [r2, #84]	@ 0x54
 8004466:	e003      	b.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004468:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004478:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800447c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800447e:	2300      	movs	r3, #0
 8004480:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004482:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004486:	460b      	mov	r3, r1
 8004488:	4313      	orrs	r3, r2
 800448a:	d009      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800448c:	4baa      	ldr	r3, [pc, #680]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800448e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004490:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800449a:	4aa7      	ldr	r2, [pc, #668]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800449c:	430b      	orrs	r3, r1
 800449e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80044a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80044ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80044ae:	2300      	movs	r3, #0
 80044b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80044b2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80044b6:	460b      	mov	r3, r1
 80044b8:	4313      	orrs	r3, r2
 80044ba:	d00a      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80044bc:	4b9e      	ldr	r3, [pc, #632]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80044c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80044cc:	4a9a      	ldr	r2, [pc, #616]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044ce:	430b      	orrs	r3, r1
 80044d0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80044de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044e0:	2300      	movs	r3, #0
 80044e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044e4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80044e8:	460b      	mov	r3, r1
 80044ea:	4313      	orrs	r3, r2
 80044ec:	d009      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044ee:	4b92      	ldr	r3, [pc, #584]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80044f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044fc:	4a8e      	ldr	r2, [pc, #568]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80044fe:	430b      	orrs	r3, r1
 8004500:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800450e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004510:	2300      	movs	r3, #0
 8004512:	647b      	str	r3, [r7, #68]	@ 0x44
 8004514:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004518:	460b      	mov	r3, r1
 800451a:	4313      	orrs	r3, r2
 800451c:	d00e      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800451e:	4b86      	ldr	r3, [pc, #536]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	4a85      	ldr	r2, [pc, #532]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004524:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004528:	6113      	str	r3, [r2, #16]
 800452a:	4b83      	ldr	r3, [pc, #524]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800452c:	6919      	ldr	r1, [r3, #16]
 800452e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004532:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004536:	4a80      	ldr	r2, [pc, #512]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004538:	430b      	orrs	r3, r1
 800453a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800453c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004544:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004548:	63bb      	str	r3, [r7, #56]	@ 0x38
 800454a:	2300      	movs	r3, #0
 800454c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800454e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004552:	460b      	mov	r3, r1
 8004554:	4313      	orrs	r3, r2
 8004556:	d009      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004558:	4b77      	ldr	r3, [pc, #476]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800455a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800455c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004566:	4a74      	ldr	r2, [pc, #464]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004568:	430b      	orrs	r3, r1
 800456a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800456c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004574:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004578:	633b      	str	r3, [r7, #48]	@ 0x30
 800457a:	2300      	movs	r3, #0
 800457c:	637b      	str	r3, [r7, #52]	@ 0x34
 800457e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004582:	460b      	mov	r3, r1
 8004584:	4313      	orrs	r3, r2
 8004586:	d00a      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004588:	4b6b      	ldr	r3, [pc, #428]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800458a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004598:	4a67      	ldr	r2, [pc, #412]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800459a:	430b      	orrs	r3, r1
 800459c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	2100      	movs	r1, #0
 80045a8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045b0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80045b4:	460b      	mov	r3, r1
 80045b6:	4313      	orrs	r3, r2
 80045b8:	d011      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	3308      	adds	r3, #8
 80045c0:	2100      	movs	r1, #0
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fb78 	bl	8004cb8 <RCCEx_PLL2_Config>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e6:	2100      	movs	r1, #0
 80045e8:	6239      	str	r1, [r7, #32]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80045f0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80045f4:	460b      	mov	r3, r1
 80045f6:	4313      	orrs	r3, r2
 80045f8:	d011      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	3308      	adds	r3, #8
 8004600:	2101      	movs	r1, #1
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fb58 	bl	8004cb8 <RCCEx_PLL2_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800460e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800461e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004626:	2100      	movs	r1, #0
 8004628:	61b9      	str	r1, [r7, #24]
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	61fb      	str	r3, [r7, #28]
 8004630:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004634:	460b      	mov	r3, r1
 8004636:	4313      	orrs	r3, r2
 8004638:	d011      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800463a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800463e:	3308      	adds	r3, #8
 8004640:	2102      	movs	r1, #2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fb38 	bl	8004cb8 <RCCEx_PLL2_Config>
 8004648:	4603      	mov	r3, r0
 800464a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800464e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800465e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004666:	2100      	movs	r1, #0
 8004668:	6139      	str	r1, [r7, #16]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	617b      	str	r3, [r7, #20]
 8004670:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004674:	460b      	mov	r3, r1
 8004676:	4313      	orrs	r3, r2
 8004678:	d011      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	3328      	adds	r3, #40	@ 0x28
 8004680:	2100      	movs	r1, #0
 8004682:	4618      	mov	r0, r3
 8004684:	f000 fbca 	bl	8004e1c <RCCEx_PLL3_Config>
 8004688:	4603      	mov	r3, r0
 800468a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800468e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800469e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a6:	2100      	movs	r1, #0
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	f003 0310 	and.w	r3, r3, #16
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80046b4:	460b      	mov	r3, r1
 80046b6:	4313      	orrs	r3, r2
 80046b8:	d011      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046be:	3328      	adds	r3, #40	@ 0x28
 80046c0:	2101      	movs	r1, #1
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 fbaa 	bl	8004e1c <RCCEx_PLL3_Config>
 80046c8:	4603      	mov	r3, r0
 80046ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80046de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e6:	2100      	movs	r1, #0
 80046e8:	6039      	str	r1, [r7, #0]
 80046ea:	f003 0320 	and.w	r3, r3, #32
 80046ee:	607b      	str	r3, [r7, #4]
 80046f0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046f4:	460b      	mov	r3, r1
 80046f6:	4313      	orrs	r3, r2
 80046f8:	d011      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fe:	3328      	adds	r3, #40	@ 0x28
 8004700:	2102      	movs	r1, #2
 8004702:	4618      	mov	r0, r3
 8004704:	f000 fb8a 	bl	8004e1c <RCCEx_PLL3_Config>
 8004708:	4603      	mov	r3, r0
 800470a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800470e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800471e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	e000      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
}
 800472c:	4618      	mov	r0, r3
 800472e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004732:	46bd      	mov	sp, r7
 8004734:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004738:	58024400 	.word	0x58024400

0800473c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004740:	f7fe fd54 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8004744:	4602      	mov	r2, r0
 8004746:	4b06      	ldr	r3, [pc, #24]	@ (8004760 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	4904      	ldr	r1, [pc, #16]	@ (8004764 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004752:	5ccb      	ldrb	r3, [r1, r3]
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	58024400 	.word	0x58024400
 8004764:	08009b08 	.word	0x08009b08

08004768 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004768:	b480      	push	{r7}
 800476a:	b089      	sub	sp, #36	@ 0x24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004770:	4ba1      	ldr	r3, [pc, #644]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004774:	f003 0303 	and.w	r3, r3, #3
 8004778:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800477a:	4b9f      	ldr	r3, [pc, #636]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	0b1b      	lsrs	r3, r3, #12
 8004780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004784:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004786:	4b9c      	ldr	r3, [pc, #624]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800478a:	091b      	lsrs	r3, r3, #4
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004792:	4b99      	ldr	r3, [pc, #612]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004796:	08db      	lsrs	r3, r3, #3
 8004798:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800479c:	693a      	ldr	r2, [r7, #16]
 800479e:	fb02 f303 	mul.w	r3, r2, r3
 80047a2:	ee07 3a90 	vmov	s15, r3
 80047a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 8111 	beq.w	80049d8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	f000 8083 	beq.w	80048c4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	f200 80a1 	bhi.w	8004908 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d003      	beq.n	80047d4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d056      	beq.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80047d2:	e099      	b.n	8004908 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047d4:	4b88      	ldr	r3, [pc, #544]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d02d      	beq.n	800483c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047e0:	4b85      	ldr	r3, [pc, #532]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	08db      	lsrs	r3, r3, #3
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	4a84      	ldr	r2, [pc, #528]	@ (80049fc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
 80047f0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	ee07 3a90 	vmov	s15, r3
 80047f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480a:	4b7b      	ldr	r3, [pc, #492]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004812:	ee07 3a90 	vmov	s15, r3
 8004816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481a:	ed97 6a03 	vldr	s12, [r7, #12]
 800481e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004836:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800483a:	e087      	b.n	800494c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004846:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a04 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800484a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800484e:	4b6a      	ldr	r3, [pc, #424]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004856:	ee07 3a90 	vmov	s15, r3
 800485a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004862:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800486e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800487e:	e065      	b.n	800494c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	ee07 3a90 	vmov	s15, r3
 8004886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800488a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800488e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004892:	4b59      	ldr	r3, [pc, #356]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004896:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800489a:	ee07 3a90 	vmov	s15, r3
 800489e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80048a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048c2:	e043      	b.n	800494c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	ee07 3a90 	vmov	s15, r3
 80048ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80048d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048d6:	4b48      	ldr	r3, [pc, #288]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048de:	ee07 3a90 	vmov	s15, r3
 80048e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80048ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004902:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004906:	e021      	b.n	800494c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004912:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800491a:	4b37      	ldr	r3, [pc, #220]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800491c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004922:	ee07 3a90 	vmov	s15, r3
 8004926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800492a:	ed97 6a03 	vldr	s12, [r7, #12]
 800492e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a00 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800493a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800493e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004942:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004946:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800494a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800494c:	4b2a      	ldr	r3, [pc, #168]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	0a5b      	lsrs	r3, r3, #9
 8004952:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004962:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004966:	edd7 6a07 	vldr	s13, [r7, #28]
 800496a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800496e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004972:	ee17 2a90 	vmov	r2, s15
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800497a:	4b1f      	ldr	r3, [pc, #124]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800497c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800497e:	0c1b      	lsrs	r3, r3, #16
 8004980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004984:	ee07 3a90 	vmov	s15, r3
 8004988:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004990:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004994:	edd7 6a07 	vldr	s13, [r7, #28]
 8004998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800499c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a0:	ee17 2a90 	vmov	r2, s15
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80049a8:	4b13      	ldr	r3, [pc, #76]	@ (80049f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ac:	0e1b      	lsrs	r3, r3, #24
 80049ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80049c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049ce:	ee17 2a90 	vmov	r2, s15
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80049d6:	e008      	b.n	80049ea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	609a      	str	r2, [r3, #8]
}
 80049ea:	bf00      	nop
 80049ec:	3724      	adds	r7, #36	@ 0x24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	58024400 	.word	0x58024400
 80049fc:	03d09000 	.word	0x03d09000
 8004a00:	46000000 	.word	0x46000000
 8004a04:	4c742400 	.word	0x4c742400
 8004a08:	4a742400 	.word	0x4a742400
 8004a0c:	4af42400 	.word	0x4af42400

08004a10 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b089      	sub	sp, #36	@ 0x24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a18:	4ba1      	ldr	r3, [pc, #644]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a1c:	f003 0303 	and.w	r3, r3, #3
 8004a20:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004a22:	4b9f      	ldr	r3, [pc, #636]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a26:	0d1b      	lsrs	r3, r3, #20
 8004a28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a2c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a2e:	4b9c      	ldr	r3, [pc, #624]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004a3a:	4b99      	ldr	r3, [pc, #612]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3e:	08db      	lsrs	r3, r3, #3
 8004a40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a44:	693a      	ldr	r2, [r7, #16]
 8004a46:	fb02 f303 	mul.w	r3, r2, r3
 8004a4a:	ee07 3a90 	vmov	s15, r3
 8004a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8111 	beq.w	8004c80 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	f000 8083 	beq.w	8004b6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	f200 80a1 	bhi.w	8004bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004a74:	69bb      	ldr	r3, [r7, #24]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d056      	beq.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004a7a:	e099      	b.n	8004bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a7c:	4b88      	ldr	r3, [pc, #544]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0320 	and.w	r3, r3, #32
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d02d      	beq.n	8004ae4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a88:	4b85      	ldr	r3, [pc, #532]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	08db      	lsrs	r3, r3, #3
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	4a84      	ldr	r2, [pc, #528]	@ (8004ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
 8004a98:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	ee07 3a90 	vmov	s15, r3
 8004aa0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ab2:	4b7b      	ldr	r3, [pc, #492]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aba:	ee07 3a90 	vmov	s15, r3
 8004abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ac2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ac6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ad2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ade:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004ae2:	e087      	b.n	8004bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004cac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004af6:	4b6a      	ldr	r3, [pc, #424]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004afe:	ee07 3a90 	vmov	s15, r3
 8004b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b26:	e065      	b.n	8004bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b3a:	4b59      	ldr	r3, [pc, #356]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b42:	ee07 3a90 	vmov	s15, r3
 8004b46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b6a:	e043      	b.n	8004bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004cb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004b7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b7e:	4b48      	ldr	r3, [pc, #288]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ba2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004baa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bae:	e021      	b.n	8004bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	ee07 3a90 	vmov	s15, r3
 8004bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004cb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004bbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bc2:	4b37      	ldr	r3, [pc, #220]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bca:	ee07 3a90 	vmov	s15, r3
 8004bce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bd6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004be2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004be6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bf2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004bf4:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf8:	0a5b      	lsrs	r3, r3, #9
 8004bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bfe:	ee07 3a90 	vmov	s15, r3
 8004c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c1a:	ee17 2a90 	vmov	r2, s15
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004c22:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c26:	0c1b      	lsrs	r3, r3, #16
 8004c28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c2c:	ee07 3a90 	vmov	s15, r3
 8004c30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c48:	ee17 2a90 	vmov	r2, s15
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004c50:	4b13      	ldr	r3, [pc, #76]	@ (8004ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	0e1b      	lsrs	r3, r3, #24
 8004c56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c76:	ee17 2a90 	vmov	r2, s15
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004c7e:	e008      	b.n	8004c92 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	609a      	str	r2, [r3, #8]
}
 8004c92:	bf00      	nop
 8004c94:	3724      	adds	r7, #36	@ 0x24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	58024400 	.word	0x58024400
 8004ca4:	03d09000 	.word	0x03d09000
 8004ca8:	46000000 	.word	0x46000000
 8004cac:	4c742400 	.word	0x4c742400
 8004cb0:	4a742400 	.word	0x4a742400
 8004cb4:	4af42400 	.word	0x4af42400

08004cb8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cc6:	4b53      	ldr	r3, [pc, #332]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d101      	bne.n	8004cd6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e099      	b.n	8004e0a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004cd6:	4b4f      	ldr	r3, [pc, #316]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a4e      	ldr	r2, [pc, #312]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004cdc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ce0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce2:	f7fc fa51 	bl	8001188 <HAL_GetTick>
 8004ce6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ce8:	e008      	b.n	8004cfc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004cea:	f7fc fa4d 	bl	8001188 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e086      	b.n	8004e0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004cfc:	4b45      	ldr	r3, [pc, #276]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1f0      	bne.n	8004cea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004d08:	4b42      	ldr	r3, [pc, #264]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	031b      	lsls	r3, r3, #12
 8004d16:	493f      	ldr	r1, [pc, #252]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	3b01      	subs	r3, #1
 8004d22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	025b      	lsls	r3, r3, #9
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	041b      	lsls	r3, r3, #16
 8004d3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	061b      	lsls	r3, r3, #24
 8004d48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d4c:	4931      	ldr	r1, [pc, #196]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004d52:	4b30      	ldr	r3, [pc, #192]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	492d      	ldr	r1, [pc, #180]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004d64:	4b2b      	ldr	r3, [pc, #172]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	f023 0220 	bic.w	r2, r3, #32
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	4928      	ldr	r1, [pc, #160]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004d76:	4b27      	ldr	r3, [pc, #156]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d7a:	4a26      	ldr	r2, [pc, #152]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d7c:	f023 0310 	bic.w	r3, r3, #16
 8004d80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004d82:	4b24      	ldr	r3, [pc, #144]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d86:	4b24      	ldr	r3, [pc, #144]	@ (8004e18 <RCCEx_PLL2_Config+0x160>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	69d2      	ldr	r2, [r2, #28]
 8004d8e:	00d2      	lsls	r2, r2, #3
 8004d90:	4920      	ldr	r1, [pc, #128]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004d96:	4b1f      	ldr	r3, [pc, #124]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004d9c:	f043 0310 	orr.w	r3, r3, #16
 8004da0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004da8:	4b1a      	ldr	r3, [pc, #104]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dac:	4a19      	ldr	r2, [pc, #100]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004db2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004db4:	e00f      	b.n	8004dd6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d106      	bne.n	8004dca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004dbc:	4b15      	ldr	r3, [pc, #84]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	4a14      	ldr	r2, [pc, #80]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dc8:	e005      	b.n	8004dd6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004dca:	4b12      	ldr	r3, [pc, #72]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	4a11      	ldr	r2, [pc, #68]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a0e      	ldr	r2, [pc, #56]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004ddc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004de0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de2:	f7fc f9d1 	bl	8001188 <HAL_GetTick>
 8004de6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004de8:	e008      	b.n	8004dfc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dea:	f7fc f9cd 	bl	8001188 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d901      	bls.n	8004dfc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e006      	b.n	8004e0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004dfc:	4b05      	ldr	r3, [pc, #20]	@ (8004e14 <RCCEx_PLL2_Config+0x15c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0f0      	beq.n	8004dea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	58024400 	.word	0x58024400
 8004e18:	ffff0007 	.word	0xffff0007

08004e1c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e2a:	4b53      	ldr	r3, [pc, #332]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2e:	f003 0303 	and.w	r3, r3, #3
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d101      	bne.n	8004e3a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e099      	b.n	8004f6e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004e3a:	4b4f      	ldr	r3, [pc, #316]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a4e      	ldr	r2, [pc, #312]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e46:	f7fc f99f 	bl	8001188 <HAL_GetTick>
 8004e4a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e4c:	e008      	b.n	8004e60 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e4e:	f7fc f99b 	bl	8001188 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e086      	b.n	8004f6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004e60:	4b45      	ldr	r3, [pc, #276]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1f0      	bne.n	8004e4e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004e6c:	4b42      	ldr	r3, [pc, #264]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e70:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	051b      	lsls	r3, r3, #20
 8004e7a:	493f      	ldr	r1, [pc, #252]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	3b01      	subs	r3, #1
 8004e86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	025b      	lsls	r3, r3, #9
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	431a      	orrs	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	041b      	lsls	r3, r3, #16
 8004e9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	061b      	lsls	r3, r3, #24
 8004eac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004eb0:	4931      	ldr	r1, [pc, #196]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004eb6:	4b30      	ldr	r3, [pc, #192]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	492d      	ldr	r1, [pc, #180]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	4928      	ldr	r1, [pc, #160]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004eda:	4b27      	ldr	r3, [pc, #156]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ede:	4a26      	ldr	r2, [pc, #152]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004ee0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ee4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004ee6:	4b24      	ldr	r3, [pc, #144]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004ee8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eea:	4b24      	ldr	r3, [pc, #144]	@ (8004f7c <RCCEx_PLL3_Config+0x160>)
 8004eec:	4013      	ands	r3, r2
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	69d2      	ldr	r2, [r2, #28]
 8004ef2:	00d2      	lsls	r2, r2, #3
 8004ef4:	4920      	ldr	r1, [pc, #128]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004efa:	4b1f      	ldr	r3, [pc, #124]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efe:	4a1e      	ldr	r2, [pc, #120]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d106      	bne.n	8004f1a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f10:	4a19      	ldr	r2, [pc, #100]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f18:	e00f      	b.n	8004f3a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d106      	bne.n	8004f2e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f20:	4b15      	ldr	r3, [pc, #84]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f24:	4a14      	ldr	r2, [pc, #80]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004f2c:	e005      	b.n	8004f3a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f2e:	4b12      	ldr	r3, [pc, #72]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f32:	4a11      	ldr	r2, [pc, #68]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f46:	f7fc f91f 	bl	8001188 <HAL_GetTick>
 8004f4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f4c:	e008      	b.n	8004f60 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f4e:	f7fc f91b 	bl	8001188 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d901      	bls.n	8004f60 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	e006      	b.n	8004f6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f60:	4b05      	ldr	r3, [pc, #20]	@ (8004f78 <RCCEx_PLL3_Config+0x15c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d0f0      	beq.n	8004f4e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	58024400 	.word	0x58024400
 8004f7c:	ffff0007 	.word	0xffff0007

08004f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e049      	b.n	8005026 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f841 	bl	800502e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2202      	movs	r2, #2
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	3304      	adds	r3, #4
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4610      	mov	r0, r2
 8004fc0:	f000 f9e8 	bl	8005394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005036:	bf00      	nop
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
	...

08005044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b01      	cmp	r3, #1
 8005056:	d001      	beq.n	800505c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e054      	b.n	8005106 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a26      	ldr	r2, [pc, #152]	@ (8005114 <HAL_TIM_Base_Start_IT+0xd0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d022      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005086:	d01d      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a22      	ldr	r2, [pc, #136]	@ (8005118 <HAL_TIM_Base_Start_IT+0xd4>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d018      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a21      	ldr	r2, [pc, #132]	@ (800511c <HAL_TIM_Base_Start_IT+0xd8>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d013      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005120 <HAL_TIM_Base_Start_IT+0xdc>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d00e      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005124 <HAL_TIM_Base_Start_IT+0xe0>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d009      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a1c      	ldr	r2, [pc, #112]	@ (8005128 <HAL_TIM_Base_Start_IT+0xe4>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d004      	beq.n	80050c4 <HAL_TIM_Base_Start_IT+0x80>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a1b      	ldr	r2, [pc, #108]	@ (800512c <HAL_TIM_Base_Start_IT+0xe8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d115      	bne.n	80050f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	4b19      	ldr	r3, [pc, #100]	@ (8005130 <HAL_TIM_Base_Start_IT+0xec>)
 80050cc:	4013      	ands	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d015      	beq.n	8005102 <HAL_TIM_Base_Start_IT+0xbe>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050dc:	d011      	beq.n	8005102 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f042 0201 	orr.w	r2, r2, #1
 80050ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ee:	e008      	b.n	8005102 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
 8005100:	e000      	b.n	8005104 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005102:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40010000 	.word	0x40010000
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00
 8005124:	40010400 	.word	0x40010400
 8005128:	40001800 	.word	0x40001800
 800512c:	40014000 	.word	0x40014000
 8005130:	00010007 	.word	0x00010007

08005134 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d020      	beq.n	8005198 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d01b      	beq.n	8005198 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0202 	mvn.w	r2, #2
 8005168:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f8e9 	bl	8005356 <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f8db 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f8ec 	bl	800536a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d020      	beq.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f003 0304 	and.w	r3, r3, #4
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d01b      	beq.n	80051e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0204 	mvn.w	r2, #4
 80051b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2202      	movs	r2, #2
 80051ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 f8c3 	bl	8005356 <HAL_TIM_IC_CaptureCallback>
 80051d0:	e005      	b.n	80051de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f8b5 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f8c6 	bl	800536a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f003 0308 	and.w	r3, r3, #8
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d020      	beq.n	8005230 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d01b      	beq.n	8005230 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f06f 0208 	mvn.w	r2, #8
 8005200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2204      	movs	r2, #4
 8005206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	f003 0303 	and.w	r3, r3, #3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f89d 	bl	8005356 <HAL_TIM_IC_CaptureCallback>
 800521c:	e005      	b.n	800522a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f88f 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f8a0 	bl	800536a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	2b00      	cmp	r3, #0
 8005238:	d020      	beq.n	800527c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f003 0310 	and.w	r3, r3, #16
 8005240:	2b00      	cmp	r3, #0
 8005242:	d01b      	beq.n	800527c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f06f 0210 	mvn.w	r2, #16
 800524c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2208      	movs	r2, #8
 8005252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	69db      	ldr	r3, [r3, #28]
 800525a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f877 	bl	8005356 <HAL_TIM_IC_CaptureCallback>
 8005268:	e005      	b.n	8005276 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f869 	bl	8005342 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f87a 	bl	800536a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00c      	beq.n	80052a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f003 0301 	and.w	r3, r3, #1
 800528c:	2b00      	cmp	r3, #0
 800528e:	d007      	beq.n	80052a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f06f 0201 	mvn.w	r2, #1
 8005298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fb fc46 	bl	8000b2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d104      	bne.n	80052b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00c      	beq.n	80052ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d007      	beq.n	80052ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80052c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 f913 	bl	80054f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00c      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d007      	beq.n	80052f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80052ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f90b 	bl	8005508 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00c      	beq.n	8005316 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800530e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f834 	bl	800537e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f003 0320 	and.w	r3, r3, #32
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00c      	beq.n	800533a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f003 0320 	and.w	r3, r3, #32
 8005326:	2b00      	cmp	r3, #0
 8005328:	d007      	beq.n	800533a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f06f 0220 	mvn.w	r2, #32
 8005332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f8d3 	bl	80054e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
	...

08005394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a46      	ldr	r2, [pc, #280]	@ (80054c0 <TIM_Base_SetConfig+0x12c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d013      	beq.n	80053d4 <TIM_Base_SetConfig+0x40>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053b2:	d00f      	beq.n	80053d4 <TIM_Base_SetConfig+0x40>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a43      	ldr	r2, [pc, #268]	@ (80054c4 <TIM_Base_SetConfig+0x130>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d00b      	beq.n	80053d4 <TIM_Base_SetConfig+0x40>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a42      	ldr	r2, [pc, #264]	@ (80054c8 <TIM_Base_SetConfig+0x134>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d007      	beq.n	80053d4 <TIM_Base_SetConfig+0x40>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a41      	ldr	r2, [pc, #260]	@ (80054cc <TIM_Base_SetConfig+0x138>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d003      	beq.n	80053d4 <TIM_Base_SetConfig+0x40>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a40      	ldr	r2, [pc, #256]	@ (80054d0 <TIM_Base_SetConfig+0x13c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d108      	bne.n	80053e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a35      	ldr	r2, [pc, #212]	@ (80054c0 <TIM_Base_SetConfig+0x12c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d01f      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053f4:	d01b      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a32      	ldr	r2, [pc, #200]	@ (80054c4 <TIM_Base_SetConfig+0x130>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d017      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a31      	ldr	r2, [pc, #196]	@ (80054c8 <TIM_Base_SetConfig+0x134>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d013      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a30      	ldr	r2, [pc, #192]	@ (80054cc <TIM_Base_SetConfig+0x138>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d00f      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a2f      	ldr	r2, [pc, #188]	@ (80054d0 <TIM_Base_SetConfig+0x13c>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d00b      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a2e      	ldr	r2, [pc, #184]	@ (80054d4 <TIM_Base_SetConfig+0x140>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d007      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2d      	ldr	r2, [pc, #180]	@ (80054d8 <TIM_Base_SetConfig+0x144>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d003      	beq.n	800542e <TIM_Base_SetConfig+0x9a>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a2c      	ldr	r2, [pc, #176]	@ (80054dc <TIM_Base_SetConfig+0x148>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d108      	bne.n	8005440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a16      	ldr	r2, [pc, #88]	@ (80054c0 <TIM_Base_SetConfig+0x12c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d00f      	beq.n	800548c <TIM_Base_SetConfig+0xf8>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a18      	ldr	r2, [pc, #96]	@ (80054d0 <TIM_Base_SetConfig+0x13c>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d00b      	beq.n	800548c <TIM_Base_SetConfig+0xf8>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a17      	ldr	r2, [pc, #92]	@ (80054d4 <TIM_Base_SetConfig+0x140>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d007      	beq.n	800548c <TIM_Base_SetConfig+0xf8>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a16      	ldr	r2, [pc, #88]	@ (80054d8 <TIM_Base_SetConfig+0x144>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d003      	beq.n	800548c <TIM_Base_SetConfig+0xf8>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a15      	ldr	r2, [pc, #84]	@ (80054dc <TIM_Base_SetConfig+0x148>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d103      	bne.n	8005494 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	691a      	ldr	r2, [r3, #16]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	f003 0301 	and.w	r3, r3, #1
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d105      	bne.n	80054b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f023 0201 	bic.w	r2, r3, #1
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	611a      	str	r2, [r3, #16]
  }
}
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40010000 	.word	0x40010000
 80054c4:	40000400 	.word	0x40000400
 80054c8:	40000800 	.word	0x40000800
 80054cc:	40000c00 	.word	0x40000c00
 80054d0:	40010400 	.word	0x40010400
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40014400 	.word	0x40014400
 80054dc:	40014800 	.word	0x40014800

080054e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054fc:	bf00      	nop
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e042      	b.n	80055b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005534:	2b00      	cmp	r3, #0
 8005536:	d106      	bne.n	8005546 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f7fb fc8f 	bl	8000e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2224      	movs	r2, #36	@ 0x24
 800554a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f022 0201 	bic.w	r2, r2, #1
 800555c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 fd90 	bl	800608c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f825 	bl	80055bc <UART_SetConfig>
 8005572:	4603      	mov	r3, r0
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e01b      	b.n	80055b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	685a      	ldr	r2, [r3, #4]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800558a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800559a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0201 	orr.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fe0f 	bl	80061d0 <UART_CheckIdleState>
 80055b2:	4603      	mov	r3, r0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055c0:	b092      	sub	sp, #72	@ 0x48
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	431a      	orrs	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	431a      	orrs	r2, r3
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	4bbe      	ldr	r3, [pc, #760]	@ (80058e4 <UART_SetConfig+0x328>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80055f4:	430b      	orrs	r3, r1
 80055f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4ab3      	ldr	r2, [pc, #716]	@ (80058e8 <UART_SetConfig+0x32c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005624:	4313      	orrs	r3, r2
 8005626:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	4baf      	ldr	r3, [pc, #700]	@ (80058ec <UART_SetConfig+0x330>)
 8005630:	4013      	ands	r3, r2
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	6812      	ldr	r2, [r2, #0]
 8005636:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005638:	430b      	orrs	r3, r1
 800563a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	f023 010f 	bic.w	r1, r3, #15
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4aa6      	ldr	r2, [pc, #664]	@ (80058f0 <UART_SetConfig+0x334>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d177      	bne.n	800574c <UART_SetConfig+0x190>
 800565c:	4ba5      	ldr	r3, [pc, #660]	@ (80058f4 <UART_SetConfig+0x338>)
 800565e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005660:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005664:	2b28      	cmp	r3, #40	@ 0x28
 8005666:	d86d      	bhi.n	8005744 <UART_SetConfig+0x188>
 8005668:	a201      	add	r2, pc, #4	@ (adr r2, 8005670 <UART_SetConfig+0xb4>)
 800566a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566e:	bf00      	nop
 8005670:	08005715 	.word	0x08005715
 8005674:	08005745 	.word	0x08005745
 8005678:	08005745 	.word	0x08005745
 800567c:	08005745 	.word	0x08005745
 8005680:	08005745 	.word	0x08005745
 8005684:	08005745 	.word	0x08005745
 8005688:	08005745 	.word	0x08005745
 800568c:	08005745 	.word	0x08005745
 8005690:	0800571d 	.word	0x0800571d
 8005694:	08005745 	.word	0x08005745
 8005698:	08005745 	.word	0x08005745
 800569c:	08005745 	.word	0x08005745
 80056a0:	08005745 	.word	0x08005745
 80056a4:	08005745 	.word	0x08005745
 80056a8:	08005745 	.word	0x08005745
 80056ac:	08005745 	.word	0x08005745
 80056b0:	08005725 	.word	0x08005725
 80056b4:	08005745 	.word	0x08005745
 80056b8:	08005745 	.word	0x08005745
 80056bc:	08005745 	.word	0x08005745
 80056c0:	08005745 	.word	0x08005745
 80056c4:	08005745 	.word	0x08005745
 80056c8:	08005745 	.word	0x08005745
 80056cc:	08005745 	.word	0x08005745
 80056d0:	0800572d 	.word	0x0800572d
 80056d4:	08005745 	.word	0x08005745
 80056d8:	08005745 	.word	0x08005745
 80056dc:	08005745 	.word	0x08005745
 80056e0:	08005745 	.word	0x08005745
 80056e4:	08005745 	.word	0x08005745
 80056e8:	08005745 	.word	0x08005745
 80056ec:	08005745 	.word	0x08005745
 80056f0:	08005735 	.word	0x08005735
 80056f4:	08005745 	.word	0x08005745
 80056f8:	08005745 	.word	0x08005745
 80056fc:	08005745 	.word	0x08005745
 8005700:	08005745 	.word	0x08005745
 8005704:	08005745 	.word	0x08005745
 8005708:	08005745 	.word	0x08005745
 800570c:	08005745 	.word	0x08005745
 8005710:	0800573d 	.word	0x0800573d
 8005714:	2301      	movs	r3, #1
 8005716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571a:	e222      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800571c:	2304      	movs	r3, #4
 800571e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005722:	e21e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005724:	2308      	movs	r3, #8
 8005726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572a:	e21a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800572c:	2310      	movs	r3, #16
 800572e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005732:	e216      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005734:	2320      	movs	r3, #32
 8005736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800573a:	e212      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800573c:	2340      	movs	r3, #64	@ 0x40
 800573e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005742:	e20e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005744:	2380      	movs	r3, #128	@ 0x80
 8005746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800574a:	e20a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a69      	ldr	r2, [pc, #420]	@ (80058f8 <UART_SetConfig+0x33c>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d130      	bne.n	80057b8 <UART_SetConfig+0x1fc>
 8005756:	4b67      	ldr	r3, [pc, #412]	@ (80058f4 <UART_SetConfig+0x338>)
 8005758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	2b05      	cmp	r3, #5
 8005760:	d826      	bhi.n	80057b0 <UART_SetConfig+0x1f4>
 8005762:	a201      	add	r2, pc, #4	@ (adr r2, 8005768 <UART_SetConfig+0x1ac>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	08005781 	.word	0x08005781
 800576c:	08005789 	.word	0x08005789
 8005770:	08005791 	.word	0x08005791
 8005774:	08005799 	.word	0x08005799
 8005778:	080057a1 	.word	0x080057a1
 800577c:	080057a9 	.word	0x080057a9
 8005780:	2300      	movs	r3, #0
 8005782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005786:	e1ec      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005788:	2304      	movs	r3, #4
 800578a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578e:	e1e8      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005790:	2308      	movs	r3, #8
 8005792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005796:	e1e4      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005798:	2310      	movs	r3, #16
 800579a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800579e:	e1e0      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057a0:	2320      	movs	r3, #32
 80057a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057a6:	e1dc      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057a8:	2340      	movs	r3, #64	@ 0x40
 80057aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ae:	e1d8      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057b0:	2380      	movs	r3, #128	@ 0x80
 80057b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057b6:	e1d4      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a4f      	ldr	r2, [pc, #316]	@ (80058fc <UART_SetConfig+0x340>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d130      	bne.n	8005824 <UART_SetConfig+0x268>
 80057c2:	4b4c      	ldr	r3, [pc, #304]	@ (80058f4 <UART_SetConfig+0x338>)
 80057c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057c6:	f003 0307 	and.w	r3, r3, #7
 80057ca:	2b05      	cmp	r3, #5
 80057cc:	d826      	bhi.n	800581c <UART_SetConfig+0x260>
 80057ce:	a201      	add	r2, pc, #4	@ (adr r2, 80057d4 <UART_SetConfig+0x218>)
 80057d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d4:	080057ed 	.word	0x080057ed
 80057d8:	080057f5 	.word	0x080057f5
 80057dc:	080057fd 	.word	0x080057fd
 80057e0:	08005805 	.word	0x08005805
 80057e4:	0800580d 	.word	0x0800580d
 80057e8:	08005815 	.word	0x08005815
 80057ec:	2300      	movs	r3, #0
 80057ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057f2:	e1b6      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057f4:	2304      	movs	r3, #4
 80057f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057fa:	e1b2      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80057fc:	2308      	movs	r3, #8
 80057fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005802:	e1ae      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005804:	2310      	movs	r3, #16
 8005806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800580a:	e1aa      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800580c:	2320      	movs	r3, #32
 800580e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005812:	e1a6      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005814:	2340      	movs	r3, #64	@ 0x40
 8005816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800581a:	e1a2      	b.n	8005b62 <UART_SetConfig+0x5a6>
 800581c:	2380      	movs	r3, #128	@ 0x80
 800581e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005822:	e19e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a35      	ldr	r2, [pc, #212]	@ (8005900 <UART_SetConfig+0x344>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d130      	bne.n	8005890 <UART_SetConfig+0x2d4>
 800582e:	4b31      	ldr	r3, [pc, #196]	@ (80058f4 <UART_SetConfig+0x338>)
 8005830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005832:	f003 0307 	and.w	r3, r3, #7
 8005836:	2b05      	cmp	r3, #5
 8005838:	d826      	bhi.n	8005888 <UART_SetConfig+0x2cc>
 800583a:	a201      	add	r2, pc, #4	@ (adr r2, 8005840 <UART_SetConfig+0x284>)
 800583c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005840:	08005859 	.word	0x08005859
 8005844:	08005861 	.word	0x08005861
 8005848:	08005869 	.word	0x08005869
 800584c:	08005871 	.word	0x08005871
 8005850:	08005879 	.word	0x08005879
 8005854:	08005881 	.word	0x08005881
 8005858:	2300      	movs	r3, #0
 800585a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800585e:	e180      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005860:	2304      	movs	r3, #4
 8005862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005866:	e17c      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005868:	2308      	movs	r3, #8
 800586a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800586e:	e178      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005870:	2310      	movs	r3, #16
 8005872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005876:	e174      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005878:	2320      	movs	r3, #32
 800587a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800587e:	e170      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005880:	2340      	movs	r3, #64	@ 0x40
 8005882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005886:	e16c      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005888:	2380      	movs	r3, #128	@ 0x80
 800588a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800588e:	e168      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a1b      	ldr	r2, [pc, #108]	@ (8005904 <UART_SetConfig+0x348>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d142      	bne.n	8005920 <UART_SetConfig+0x364>
 800589a:	4b16      	ldr	r3, [pc, #88]	@ (80058f4 <UART_SetConfig+0x338>)
 800589c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	2b05      	cmp	r3, #5
 80058a4:	d838      	bhi.n	8005918 <UART_SetConfig+0x35c>
 80058a6:	a201      	add	r2, pc, #4	@ (adr r2, 80058ac <UART_SetConfig+0x2f0>)
 80058a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ac:	080058c5 	.word	0x080058c5
 80058b0:	080058cd 	.word	0x080058cd
 80058b4:	080058d5 	.word	0x080058d5
 80058b8:	080058dd 	.word	0x080058dd
 80058bc:	08005909 	.word	0x08005909
 80058c0:	08005911 	.word	0x08005911
 80058c4:	2300      	movs	r3, #0
 80058c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ca:	e14a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80058cc:	2304      	movs	r3, #4
 80058ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058d2:	e146      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80058d4:	2308      	movs	r3, #8
 80058d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058da:	e142      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80058dc:	2310      	movs	r3, #16
 80058de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058e2:	e13e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80058e4:	cfff69f3 	.word	0xcfff69f3
 80058e8:	58000c00 	.word	0x58000c00
 80058ec:	11fff4ff 	.word	0x11fff4ff
 80058f0:	40011000 	.word	0x40011000
 80058f4:	58024400 	.word	0x58024400
 80058f8:	40004400 	.word	0x40004400
 80058fc:	40004800 	.word	0x40004800
 8005900:	40004c00 	.word	0x40004c00
 8005904:	40005000 	.word	0x40005000
 8005908:	2320      	movs	r3, #32
 800590a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800590e:	e128      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005910:	2340      	movs	r3, #64	@ 0x40
 8005912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005916:	e124      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005918:	2380      	movs	r3, #128	@ 0x80
 800591a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800591e:	e120      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4acb      	ldr	r2, [pc, #812]	@ (8005c54 <UART_SetConfig+0x698>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d176      	bne.n	8005a18 <UART_SetConfig+0x45c>
 800592a:	4bcb      	ldr	r3, [pc, #812]	@ (8005c58 <UART_SetConfig+0x69c>)
 800592c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800592e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005932:	2b28      	cmp	r3, #40	@ 0x28
 8005934:	d86c      	bhi.n	8005a10 <UART_SetConfig+0x454>
 8005936:	a201      	add	r2, pc, #4	@ (adr r2, 800593c <UART_SetConfig+0x380>)
 8005938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593c:	080059e1 	.word	0x080059e1
 8005940:	08005a11 	.word	0x08005a11
 8005944:	08005a11 	.word	0x08005a11
 8005948:	08005a11 	.word	0x08005a11
 800594c:	08005a11 	.word	0x08005a11
 8005950:	08005a11 	.word	0x08005a11
 8005954:	08005a11 	.word	0x08005a11
 8005958:	08005a11 	.word	0x08005a11
 800595c:	080059e9 	.word	0x080059e9
 8005960:	08005a11 	.word	0x08005a11
 8005964:	08005a11 	.word	0x08005a11
 8005968:	08005a11 	.word	0x08005a11
 800596c:	08005a11 	.word	0x08005a11
 8005970:	08005a11 	.word	0x08005a11
 8005974:	08005a11 	.word	0x08005a11
 8005978:	08005a11 	.word	0x08005a11
 800597c:	080059f1 	.word	0x080059f1
 8005980:	08005a11 	.word	0x08005a11
 8005984:	08005a11 	.word	0x08005a11
 8005988:	08005a11 	.word	0x08005a11
 800598c:	08005a11 	.word	0x08005a11
 8005990:	08005a11 	.word	0x08005a11
 8005994:	08005a11 	.word	0x08005a11
 8005998:	08005a11 	.word	0x08005a11
 800599c:	080059f9 	.word	0x080059f9
 80059a0:	08005a11 	.word	0x08005a11
 80059a4:	08005a11 	.word	0x08005a11
 80059a8:	08005a11 	.word	0x08005a11
 80059ac:	08005a11 	.word	0x08005a11
 80059b0:	08005a11 	.word	0x08005a11
 80059b4:	08005a11 	.word	0x08005a11
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a01 	.word	0x08005a01
 80059c0:	08005a11 	.word	0x08005a11
 80059c4:	08005a11 	.word	0x08005a11
 80059c8:	08005a11 	.word	0x08005a11
 80059cc:	08005a11 	.word	0x08005a11
 80059d0:	08005a11 	.word	0x08005a11
 80059d4:	08005a11 	.word	0x08005a11
 80059d8:	08005a11 	.word	0x08005a11
 80059dc:	08005a09 	.word	0x08005a09
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059e6:	e0bc      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80059e8:	2304      	movs	r3, #4
 80059ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ee:	e0b8      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80059f0:	2308      	movs	r3, #8
 80059f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059f6:	e0b4      	b.n	8005b62 <UART_SetConfig+0x5a6>
 80059f8:	2310      	movs	r3, #16
 80059fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059fe:	e0b0      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a00:	2320      	movs	r3, #32
 8005a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a06:	e0ac      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a08:	2340      	movs	r3, #64	@ 0x40
 8005a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a0e:	e0a8      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a10:	2380      	movs	r3, #128	@ 0x80
 8005a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a16:	e0a4      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a8f      	ldr	r2, [pc, #572]	@ (8005c5c <UART_SetConfig+0x6a0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d130      	bne.n	8005a84 <UART_SetConfig+0x4c8>
 8005a22:	4b8d      	ldr	r3, [pc, #564]	@ (8005c58 <UART_SetConfig+0x69c>)
 8005a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a26:	f003 0307 	and.w	r3, r3, #7
 8005a2a:	2b05      	cmp	r3, #5
 8005a2c:	d826      	bhi.n	8005a7c <UART_SetConfig+0x4c0>
 8005a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a34 <UART_SetConfig+0x478>)
 8005a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a34:	08005a4d 	.word	0x08005a4d
 8005a38:	08005a55 	.word	0x08005a55
 8005a3c:	08005a5d 	.word	0x08005a5d
 8005a40:	08005a65 	.word	0x08005a65
 8005a44:	08005a6d 	.word	0x08005a6d
 8005a48:	08005a75 	.word	0x08005a75
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a52:	e086      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a54:	2304      	movs	r3, #4
 8005a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a5a:	e082      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a5c:	2308      	movs	r3, #8
 8005a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a62:	e07e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a64:	2310      	movs	r3, #16
 8005a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a6a:	e07a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a6c:	2320      	movs	r3, #32
 8005a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a72:	e076      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a74:	2340      	movs	r3, #64	@ 0x40
 8005a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a7a:	e072      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a7c:	2380      	movs	r3, #128	@ 0x80
 8005a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005a82:	e06e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a75      	ldr	r2, [pc, #468]	@ (8005c60 <UART_SetConfig+0x6a4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d130      	bne.n	8005af0 <UART_SetConfig+0x534>
 8005a8e:	4b72      	ldr	r3, [pc, #456]	@ (8005c58 <UART_SetConfig+0x69c>)
 8005a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a92:	f003 0307 	and.w	r3, r3, #7
 8005a96:	2b05      	cmp	r3, #5
 8005a98:	d826      	bhi.n	8005ae8 <UART_SetConfig+0x52c>
 8005a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa0 <UART_SetConfig+0x4e4>)
 8005a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa0:	08005ab9 	.word	0x08005ab9
 8005aa4:	08005ac1 	.word	0x08005ac1
 8005aa8:	08005ac9 	.word	0x08005ac9
 8005aac:	08005ad1 	.word	0x08005ad1
 8005ab0:	08005ad9 	.word	0x08005ad9
 8005ab4:	08005ae1 	.word	0x08005ae1
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005abe:	e050      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ac0:	2304      	movs	r3, #4
 8005ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ac6:	e04c      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ac8:	2308      	movs	r3, #8
 8005aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ace:	e048      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ad0:	2310      	movs	r3, #16
 8005ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ad6:	e044      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ad8:	2320      	movs	r3, #32
 8005ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ade:	e040      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ae0:	2340      	movs	r3, #64	@ 0x40
 8005ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ae6:	e03c      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005ae8:	2380      	movs	r3, #128	@ 0x80
 8005aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005aee:	e038      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a5b      	ldr	r2, [pc, #364]	@ (8005c64 <UART_SetConfig+0x6a8>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d130      	bne.n	8005b5c <UART_SetConfig+0x5a0>
 8005afa:	4b57      	ldr	r3, [pc, #348]	@ (8005c58 <UART_SetConfig+0x69c>)
 8005afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afe:	f003 0307 	and.w	r3, r3, #7
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	d826      	bhi.n	8005b54 <UART_SetConfig+0x598>
 8005b06:	a201      	add	r2, pc, #4	@ (adr r2, 8005b0c <UART_SetConfig+0x550>)
 8005b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b0c:	08005b25 	.word	0x08005b25
 8005b10:	08005b2d 	.word	0x08005b2d
 8005b14:	08005b35 	.word	0x08005b35
 8005b18:	08005b3d 	.word	0x08005b3d
 8005b1c:	08005b45 	.word	0x08005b45
 8005b20:	08005b4d 	.word	0x08005b4d
 8005b24:	2302      	movs	r3, #2
 8005b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b2a:	e01a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b2c:	2304      	movs	r3, #4
 8005b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b32:	e016      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b34:	2308      	movs	r3, #8
 8005b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b3a:	e012      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b3c:	2310      	movs	r3, #16
 8005b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b42:	e00e      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b44:	2320      	movs	r3, #32
 8005b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b4a:	e00a      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b4c:	2340      	movs	r3, #64	@ 0x40
 8005b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b52:	e006      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b54:	2380      	movs	r3, #128	@ 0x80
 8005b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b5a:	e002      	b.n	8005b62 <UART_SetConfig+0x5a6>
 8005b5c:	2380      	movs	r3, #128	@ 0x80
 8005b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a3f      	ldr	r2, [pc, #252]	@ (8005c64 <UART_SetConfig+0x6a8>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	f040 80f8 	bne.w	8005d5e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005b72:	2b20      	cmp	r3, #32
 8005b74:	dc46      	bgt.n	8005c04 <UART_SetConfig+0x648>
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	f2c0 8082 	blt.w	8005c80 <UART_SetConfig+0x6c4>
 8005b7c:	3b02      	subs	r3, #2
 8005b7e:	2b1e      	cmp	r3, #30
 8005b80:	d87e      	bhi.n	8005c80 <UART_SetConfig+0x6c4>
 8005b82:	a201      	add	r2, pc, #4	@ (adr r2, 8005b88 <UART_SetConfig+0x5cc>)
 8005b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b88:	08005c0b 	.word	0x08005c0b
 8005b8c:	08005c81 	.word	0x08005c81
 8005b90:	08005c13 	.word	0x08005c13
 8005b94:	08005c81 	.word	0x08005c81
 8005b98:	08005c81 	.word	0x08005c81
 8005b9c:	08005c81 	.word	0x08005c81
 8005ba0:	08005c23 	.word	0x08005c23
 8005ba4:	08005c81 	.word	0x08005c81
 8005ba8:	08005c81 	.word	0x08005c81
 8005bac:	08005c81 	.word	0x08005c81
 8005bb0:	08005c81 	.word	0x08005c81
 8005bb4:	08005c81 	.word	0x08005c81
 8005bb8:	08005c81 	.word	0x08005c81
 8005bbc:	08005c81 	.word	0x08005c81
 8005bc0:	08005c33 	.word	0x08005c33
 8005bc4:	08005c81 	.word	0x08005c81
 8005bc8:	08005c81 	.word	0x08005c81
 8005bcc:	08005c81 	.word	0x08005c81
 8005bd0:	08005c81 	.word	0x08005c81
 8005bd4:	08005c81 	.word	0x08005c81
 8005bd8:	08005c81 	.word	0x08005c81
 8005bdc:	08005c81 	.word	0x08005c81
 8005be0:	08005c81 	.word	0x08005c81
 8005be4:	08005c81 	.word	0x08005c81
 8005be8:	08005c81 	.word	0x08005c81
 8005bec:	08005c81 	.word	0x08005c81
 8005bf0:	08005c81 	.word	0x08005c81
 8005bf4:	08005c81 	.word	0x08005c81
 8005bf8:	08005c81 	.word	0x08005c81
 8005bfc:	08005c81 	.word	0x08005c81
 8005c00:	08005c73 	.word	0x08005c73
 8005c04:	2b40      	cmp	r3, #64	@ 0x40
 8005c06:	d037      	beq.n	8005c78 <UART_SetConfig+0x6bc>
 8005c08:	e03a      	b.n	8005c80 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005c0a:	f7fe fd97 	bl	800473c <HAL_RCCEx_GetD3PCLK1Freq>
 8005c0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c10:	e03c      	b.n	8005c8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fe fda6 	bl	8004768 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c20:	e034      	b.n	8005c8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c22:	f107 0318 	add.w	r3, r7, #24
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7fe fef2 	bl	8004a10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c30:	e02c      	b.n	8005c8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c32:	4b09      	ldr	r3, [pc, #36]	@ (8005c58 <UART_SetConfig+0x69c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0320 	and.w	r3, r3, #32
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d016      	beq.n	8005c6c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005c3e:	4b06      	ldr	r3, [pc, #24]	@ (8005c58 <UART_SetConfig+0x69c>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	08db      	lsrs	r3, r3, #3
 8005c44:	f003 0303 	and.w	r3, r3, #3
 8005c48:	4a07      	ldr	r2, [pc, #28]	@ (8005c68 <UART_SetConfig+0x6ac>)
 8005c4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c50:	e01c      	b.n	8005c8c <UART_SetConfig+0x6d0>
 8005c52:	bf00      	nop
 8005c54:	40011400 	.word	0x40011400
 8005c58:	58024400 	.word	0x58024400
 8005c5c:	40007800 	.word	0x40007800
 8005c60:	40007c00 	.word	0x40007c00
 8005c64:	58000c00 	.word	0x58000c00
 8005c68:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005c6c:	4b9d      	ldr	r3, [pc, #628]	@ (8005ee4 <UART_SetConfig+0x928>)
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c70:	e00c      	b.n	8005c8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c72:	4b9d      	ldr	r3, [pc, #628]	@ (8005ee8 <UART_SetConfig+0x92c>)
 8005c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c76:	e009      	b.n	8005c8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c7e:	e005      	b.n	8005c8c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005c8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 81de 	beq.w	8006050 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c98:	4a94      	ldr	r2, [pc, #592]	@ (8005eec <UART_SetConfig+0x930>)
 8005c9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ca6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	4613      	mov	r3, r2
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	4413      	add	r3, r2
 8005cb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d305      	bcc.n	8005cc4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d903      	bls.n	8005ccc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005cca:	e1c1      	b.n	8006050 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cce:	2200      	movs	r2, #0
 8005cd0:	60bb      	str	r3, [r7, #8]
 8005cd2:	60fa      	str	r2, [r7, #12]
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd8:	4a84      	ldr	r2, [pc, #528]	@ (8005eec <UART_SetConfig+0x930>)
 8005cda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	603b      	str	r3, [r7, #0]
 8005ce4:	607a      	str	r2, [r7, #4]
 8005ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005cee:	f7fa faf7 	bl	80002e0 <__aeabi_uldivmod>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	4610      	mov	r0, r2
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	f04f 0200 	mov.w	r2, #0
 8005cfe:	f04f 0300 	mov.w	r3, #0
 8005d02:	020b      	lsls	r3, r1, #8
 8005d04:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d08:	0202      	lsls	r2, r0, #8
 8005d0a:	6979      	ldr	r1, [r7, #20]
 8005d0c:	6849      	ldr	r1, [r1, #4]
 8005d0e:	0849      	lsrs	r1, r1, #1
 8005d10:	2000      	movs	r0, #0
 8005d12:	460c      	mov	r4, r1
 8005d14:	4605      	mov	r5, r0
 8005d16:	eb12 0804 	adds.w	r8, r2, r4
 8005d1a:	eb43 0905 	adc.w	r9, r3, r5
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	469a      	mov	sl, r3
 8005d26:	4693      	mov	fp, r2
 8005d28:	4652      	mov	r2, sl
 8005d2a:	465b      	mov	r3, fp
 8005d2c:	4640      	mov	r0, r8
 8005d2e:	4649      	mov	r1, r9
 8005d30:	f7fa fad6 	bl	80002e0 <__aeabi_uldivmod>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4613      	mov	r3, r2
 8005d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d42:	d308      	bcc.n	8005d56 <UART_SetConfig+0x79a>
 8005d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d4a:	d204      	bcs.n	8005d56 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d52:	60da      	str	r2, [r3, #12]
 8005d54:	e17c      	b.n	8006050 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005d5c:	e178      	b.n	8006050 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d66:	f040 80c5 	bne.w	8005ef4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005d6a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005d6e:	2b20      	cmp	r3, #32
 8005d70:	dc48      	bgt.n	8005e04 <UART_SetConfig+0x848>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	db7b      	blt.n	8005e6e <UART_SetConfig+0x8b2>
 8005d76:	2b20      	cmp	r3, #32
 8005d78:	d879      	bhi.n	8005e6e <UART_SetConfig+0x8b2>
 8005d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d80 <UART_SetConfig+0x7c4>)
 8005d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d80:	08005e0b 	.word	0x08005e0b
 8005d84:	08005e13 	.word	0x08005e13
 8005d88:	08005e6f 	.word	0x08005e6f
 8005d8c:	08005e6f 	.word	0x08005e6f
 8005d90:	08005e1b 	.word	0x08005e1b
 8005d94:	08005e6f 	.word	0x08005e6f
 8005d98:	08005e6f 	.word	0x08005e6f
 8005d9c:	08005e6f 	.word	0x08005e6f
 8005da0:	08005e2b 	.word	0x08005e2b
 8005da4:	08005e6f 	.word	0x08005e6f
 8005da8:	08005e6f 	.word	0x08005e6f
 8005dac:	08005e6f 	.word	0x08005e6f
 8005db0:	08005e6f 	.word	0x08005e6f
 8005db4:	08005e6f 	.word	0x08005e6f
 8005db8:	08005e6f 	.word	0x08005e6f
 8005dbc:	08005e6f 	.word	0x08005e6f
 8005dc0:	08005e3b 	.word	0x08005e3b
 8005dc4:	08005e6f 	.word	0x08005e6f
 8005dc8:	08005e6f 	.word	0x08005e6f
 8005dcc:	08005e6f 	.word	0x08005e6f
 8005dd0:	08005e6f 	.word	0x08005e6f
 8005dd4:	08005e6f 	.word	0x08005e6f
 8005dd8:	08005e6f 	.word	0x08005e6f
 8005ddc:	08005e6f 	.word	0x08005e6f
 8005de0:	08005e6f 	.word	0x08005e6f
 8005de4:	08005e6f 	.word	0x08005e6f
 8005de8:	08005e6f 	.word	0x08005e6f
 8005dec:	08005e6f 	.word	0x08005e6f
 8005df0:	08005e6f 	.word	0x08005e6f
 8005df4:	08005e6f 	.word	0x08005e6f
 8005df8:	08005e6f 	.word	0x08005e6f
 8005dfc:	08005e6f 	.word	0x08005e6f
 8005e00:	08005e61 	.word	0x08005e61
 8005e04:	2b40      	cmp	r3, #64	@ 0x40
 8005e06:	d02e      	beq.n	8005e66 <UART_SetConfig+0x8aa>
 8005e08:	e031      	b.n	8005e6e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e0a:	f7fd fa1f 	bl	800324c <HAL_RCC_GetPCLK1Freq>
 8005e0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e10:	e033      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e12:	f7fd fa31 	bl	8003278 <HAL_RCC_GetPCLK2Freq>
 8005e16:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e18:	e02f      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fe fca2 	bl	8004768 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e28:	e027      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e2a:	f107 0318 	add.w	r3, r7, #24
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fe fdee 	bl	8004a10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e38:	e01f      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005ef0 <UART_SetConfig+0x934>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0320 	and.w	r3, r3, #32
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d009      	beq.n	8005e5a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e46:	4b2a      	ldr	r3, [pc, #168]	@ (8005ef0 <UART_SetConfig+0x934>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	08db      	lsrs	r3, r3, #3
 8005e4c:	f003 0303 	and.w	r3, r3, #3
 8005e50:	4a24      	ldr	r2, [pc, #144]	@ (8005ee4 <UART_SetConfig+0x928>)
 8005e52:	fa22 f303 	lsr.w	r3, r2, r3
 8005e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e58:	e00f      	b.n	8005e7a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005e5a:	4b22      	ldr	r3, [pc, #136]	@ (8005ee4 <UART_SetConfig+0x928>)
 8005e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e5e:	e00c      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e60:	4b21      	ldr	r3, [pc, #132]	@ (8005ee8 <UART_SetConfig+0x92c>)
 8005e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e64:	e009      	b.n	8005e7a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e6c:	e005      	b.n	8005e7a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005e78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 80e7 	beq.w	8006050 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e86:	4a19      	ldr	r2, [pc, #100]	@ (8005eec <UART_SetConfig+0x930>)
 8005e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e94:	005a      	lsls	r2, r3, #1
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	085b      	lsrs	r3, r3, #1
 8005e9c:	441a      	add	r2, r3
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eaa:	2b0f      	cmp	r3, #15
 8005eac:	d916      	bls.n	8005edc <UART_SetConfig+0x920>
 8005eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eb4:	d212      	bcs.n	8005edc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	f023 030f 	bic.w	r3, r3, #15
 8005ebe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec2:	085b      	lsrs	r3, r3, #1
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005ed8:	60da      	str	r2, [r3, #12]
 8005eda:	e0b9      	b.n	8006050 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005ee2:	e0b5      	b.n	8006050 <UART_SetConfig+0xa94>
 8005ee4:	03d09000 	.word	0x03d09000
 8005ee8:	003d0900 	.word	0x003d0900
 8005eec:	08009b18 	.word	0x08009b18
 8005ef0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ef4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005ef8:	2b20      	cmp	r3, #32
 8005efa:	dc49      	bgt.n	8005f90 <UART_SetConfig+0x9d4>
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	db7c      	blt.n	8005ffa <UART_SetConfig+0xa3e>
 8005f00:	2b20      	cmp	r3, #32
 8005f02:	d87a      	bhi.n	8005ffa <UART_SetConfig+0xa3e>
 8005f04:	a201      	add	r2, pc, #4	@ (adr r2, 8005f0c <UART_SetConfig+0x950>)
 8005f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0a:	bf00      	nop
 8005f0c:	08005f97 	.word	0x08005f97
 8005f10:	08005f9f 	.word	0x08005f9f
 8005f14:	08005ffb 	.word	0x08005ffb
 8005f18:	08005ffb 	.word	0x08005ffb
 8005f1c:	08005fa7 	.word	0x08005fa7
 8005f20:	08005ffb 	.word	0x08005ffb
 8005f24:	08005ffb 	.word	0x08005ffb
 8005f28:	08005ffb 	.word	0x08005ffb
 8005f2c:	08005fb7 	.word	0x08005fb7
 8005f30:	08005ffb 	.word	0x08005ffb
 8005f34:	08005ffb 	.word	0x08005ffb
 8005f38:	08005ffb 	.word	0x08005ffb
 8005f3c:	08005ffb 	.word	0x08005ffb
 8005f40:	08005ffb 	.word	0x08005ffb
 8005f44:	08005ffb 	.word	0x08005ffb
 8005f48:	08005ffb 	.word	0x08005ffb
 8005f4c:	08005fc7 	.word	0x08005fc7
 8005f50:	08005ffb 	.word	0x08005ffb
 8005f54:	08005ffb 	.word	0x08005ffb
 8005f58:	08005ffb 	.word	0x08005ffb
 8005f5c:	08005ffb 	.word	0x08005ffb
 8005f60:	08005ffb 	.word	0x08005ffb
 8005f64:	08005ffb 	.word	0x08005ffb
 8005f68:	08005ffb 	.word	0x08005ffb
 8005f6c:	08005ffb 	.word	0x08005ffb
 8005f70:	08005ffb 	.word	0x08005ffb
 8005f74:	08005ffb 	.word	0x08005ffb
 8005f78:	08005ffb 	.word	0x08005ffb
 8005f7c:	08005ffb 	.word	0x08005ffb
 8005f80:	08005ffb 	.word	0x08005ffb
 8005f84:	08005ffb 	.word	0x08005ffb
 8005f88:	08005ffb 	.word	0x08005ffb
 8005f8c:	08005fed 	.word	0x08005fed
 8005f90:	2b40      	cmp	r3, #64	@ 0x40
 8005f92:	d02e      	beq.n	8005ff2 <UART_SetConfig+0xa36>
 8005f94:	e031      	b.n	8005ffa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f96:	f7fd f959 	bl	800324c <HAL_RCC_GetPCLK1Freq>
 8005f9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005f9c:	e033      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f9e:	f7fd f96b 	bl	8003278 <HAL_RCC_GetPCLK2Freq>
 8005fa2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005fa4:	e02f      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe fbdc 	bl	8004768 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fb4:	e027      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fb6:	f107 0318 	add.w	r3, r7, #24
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fe fd28 	bl	8004a10 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fc4:	e01f      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800607c <UART_SetConfig+0xac0>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0320 	and.w	r3, r3, #32
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d009      	beq.n	8005fe6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800607c <UART_SetConfig+0xac0>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	08db      	lsrs	r3, r3, #3
 8005fd8:	f003 0303 	and.w	r3, r3, #3
 8005fdc:	4a28      	ldr	r2, [pc, #160]	@ (8006080 <UART_SetConfig+0xac4>)
 8005fde:	fa22 f303 	lsr.w	r3, r2, r3
 8005fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005fe4:	e00f      	b.n	8006006 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005fe6:	4b26      	ldr	r3, [pc, #152]	@ (8006080 <UART_SetConfig+0xac4>)
 8005fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fea:	e00c      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005fec:	4b25      	ldr	r3, [pc, #148]	@ (8006084 <UART_SetConfig+0xac8>)
 8005fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ff0:	e009      	b.n	8006006 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ff2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ff8:	e005      	b.n	8006006 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006004:	bf00      	nop
    }

    if (pclk != 0U)
 8006006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006008:	2b00      	cmp	r3, #0
 800600a:	d021      	beq.n	8006050 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006010:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <UART_SetConfig+0xacc>)
 8006012:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006016:	461a      	mov	r2, r3
 8006018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800601a:	fbb3 f2f2 	udiv	r2, r3, r2
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	085b      	lsrs	r3, r3, #1
 8006024:	441a      	add	r2, r3
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	fbb2 f3f3 	udiv	r3, r2, r3
 800602e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006032:	2b0f      	cmp	r3, #15
 8006034:	d909      	bls.n	800604a <UART_SetConfig+0xa8e>
 8006036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006038:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800603c:	d205      	bcs.n	800604a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800603e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006040:	b29a      	uxth	r2, r3
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	60da      	str	r2, [r3, #12]
 8006048:	e002      	b.n	8006050 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	2201      	movs	r2, #1
 8006054:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	2201      	movs	r2, #1
 800605c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2200      	movs	r2, #0
 8006064:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	2200      	movs	r2, #0
 800606a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800606c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006070:	4618      	mov	r0, r3
 8006072:	3748      	adds	r7, #72	@ 0x48
 8006074:	46bd      	mov	sp, r7
 8006076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800607a:	bf00      	nop
 800607c:	58024400 	.word	0x58024400
 8006080:	03d09000 	.word	0x03d09000
 8006084:	003d0900 	.word	0x003d0900
 8006088:	08009b18 	.word	0x08009b18

0800608c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00a      	beq.n	80060b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00a      	beq.n	80060d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	430a      	orrs	r2, r1
 80060d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060dc:	f003 0302 	and.w	r3, r3, #2
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00a      	beq.n	80060fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	430a      	orrs	r2, r1
 800611a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006120:	f003 0310 	and.w	r3, r3, #16
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00a      	beq.n	800613e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006142:	f003 0320 	and.w	r3, r3, #32
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	430a      	orrs	r2, r1
 800615e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006168:	2b00      	cmp	r3, #0
 800616a:	d01a      	beq.n	80061a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006186:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800618a:	d10a      	bne.n	80061a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00a      	beq.n	80061c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	430a      	orrs	r2, r1
 80061c2:	605a      	str	r2, [r3, #4]
  }
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b098      	sub	sp, #96	@ 0x60
 80061d4:	af02      	add	r7, sp, #8
 80061d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061e0:	f7fa ffd2 	bl	8001188 <HAL_GetTick>
 80061e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 0308 	and.w	r3, r3, #8
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d12f      	bne.n	8006254 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061f8:	9300      	str	r3, [sp, #0]
 80061fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061fc:	2200      	movs	r2, #0
 80061fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f88e 	bl	8006324 <UART_WaitOnFlagUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d022      	beq.n	8006254 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006216:	e853 3f00 	ldrex	r3, [r3]
 800621a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800621c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006222:	653b      	str	r3, [r7, #80]	@ 0x50
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	461a      	mov	r2, r3
 800622a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800622c:	647b      	str	r3, [r7, #68]	@ 0x44
 800622e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006230:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006232:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006234:	e841 2300 	strex	r3, r2, [r1]
 8006238:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800623a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1e6      	bne.n	800620e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2220      	movs	r2, #32
 8006244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e063      	b.n	800631c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0304 	and.w	r3, r3, #4
 800625e:	2b04      	cmp	r3, #4
 8006260:	d149      	bne.n	80062f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006262:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800626a:	2200      	movs	r2, #0
 800626c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f857 	bl	8006324 <UART_WaitOnFlagUntilTimeout>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d03c      	beq.n	80062f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006284:	e853 3f00 	ldrex	r3, [r3]
 8006288:	623b      	str	r3, [r7, #32]
   return(result);
 800628a:	6a3b      	ldr	r3, [r7, #32]
 800628c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	461a      	mov	r2, r3
 8006298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800629a:	633b      	str	r3, [r7, #48]	@ 0x30
 800629c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e6      	bne.n	800627c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3308      	adds	r3, #8
 80062b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	e853 3f00 	ldrex	r3, [r3]
 80062bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f023 0301 	bic.w	r3, r3, #1
 80062c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3308      	adds	r3, #8
 80062cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062ce:	61fa      	str	r2, [r7, #28]
 80062d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	69b9      	ldr	r1, [r7, #24]
 80062d4:	69fa      	ldr	r2, [r7, #28]
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	617b      	str	r3, [r7, #20]
   return(result);
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e5      	bne.n	80062ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2220      	movs	r2, #32
 80062e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e012      	b.n	800631c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2220      	movs	r2, #32
 8006302:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3758      	adds	r7, #88	@ 0x58
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	603b      	str	r3, [r7, #0]
 8006330:	4613      	mov	r3, r2
 8006332:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006334:	e04f      	b.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800633c:	d04b      	beq.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800633e:	f7fa ff23 	bl	8001188 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	429a      	cmp	r2, r3
 800634c:	d302      	bcc.n	8006354 <UART_WaitOnFlagUntilTimeout+0x30>
 800634e:	69bb      	ldr	r3, [r7, #24]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e04e      	b.n	80063f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0304 	and.w	r3, r3, #4
 8006362:	2b00      	cmp	r3, #0
 8006364:	d037      	beq.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2b80      	cmp	r3, #128	@ 0x80
 800636a:	d034      	beq.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	2b40      	cmp	r3, #64	@ 0x40
 8006370:	d031      	beq.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b08      	cmp	r3, #8
 800637e:	d110      	bne.n	80063a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2208      	movs	r2, #8
 8006386:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 f839 	bl	8006400 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2208      	movs	r2, #8
 8006392:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e029      	b.n	80063f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69db      	ldr	r3, [r3, #28]
 80063a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063b0:	d111      	bne.n	80063d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 f81f 	bl	8006400 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e00f      	b.n	80063f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	69da      	ldr	r2, [r3, #28]
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	4013      	ands	r3, r2
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	429a      	cmp	r2, r3
 80063e4:	bf0c      	ite	eq
 80063e6:	2301      	moveq	r3, #1
 80063e8:	2300      	movne	r3, #0
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	461a      	mov	r2, r3
 80063ee:	79fb      	ldrb	r3, [r7, #7]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d0a0      	beq.n	8006336 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006400:	b480      	push	{r7}
 8006402:	b095      	sub	sp, #84	@ 0x54
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006418:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800641c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006426:	643b      	str	r3, [r7, #64]	@ 0x40
 8006428:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800642c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800642e:	e841 2300 	strex	r3, r2, [r1]
 8006432:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1e6      	bne.n	8006408 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	3308      	adds	r3, #8
 8006440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	e853 3f00 	ldrex	r3, [r3]
 8006448:	61fb      	str	r3, [r7, #28]
   return(result);
 800644a:	69fa      	ldr	r2, [r7, #28]
 800644c:	4b1e      	ldr	r3, [pc, #120]	@ (80064c8 <UART_EndRxTransfer+0xc8>)
 800644e:	4013      	ands	r3, r2
 8006450:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	3308      	adds	r3, #8
 8006458:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800645a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800645c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006460:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006462:	e841 2300 	strex	r3, r2, [r1]
 8006466:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	2b00      	cmp	r3, #0
 800646c:	d1e5      	bne.n	800643a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006472:	2b01      	cmp	r3, #1
 8006474:	d118      	bne.n	80064a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	e853 3f00 	ldrex	r3, [r3]
 8006482:	60bb      	str	r3, [r7, #8]
   return(result);
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	f023 0310 	bic.w	r3, r3, #16
 800648a:	647b      	str	r3, [r7, #68]	@ 0x44
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006494:	61bb      	str	r3, [r7, #24]
 8006496:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006498:	6979      	ldr	r1, [r7, #20]
 800649a:	69ba      	ldr	r2, [r7, #24]
 800649c:	e841 2300 	strex	r3, r2, [r1]
 80064a0:	613b      	str	r3, [r7, #16]
   return(result);
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e6      	bne.n	8006476 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064bc:	bf00      	nop
 80064be:	3754      	adds	r7, #84	@ 0x54
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr
 80064c8:	effffffe 	.word	0xeffffffe

080064cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d101      	bne.n	80064e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80064de:	2302      	movs	r3, #2
 80064e0:	e027      	b.n	8006532 <HAL_UARTEx_DisableFifoMode+0x66>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2224      	movs	r2, #36	@ 0x24
 80064ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f022 0201 	bic.w	r2, r2, #1
 8006508:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006510:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2220      	movs	r2, #32
 8006524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800653e:	b580      	push	{r7, lr}
 8006540:	b084      	sub	sp, #16
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
 8006546:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800654e:	2b01      	cmp	r3, #1
 8006550:	d101      	bne.n	8006556 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006552:	2302      	movs	r3, #2
 8006554:	e02d      	b.n	80065b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2224      	movs	r2, #36	@ 0x24
 8006562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	681a      	ldr	r2, [r3, #0]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0201 	bic.w	r2, r2, #1
 800657c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	683a      	ldr	r2, [r7, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f850 	bl	8006638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2220      	movs	r2, #32
 80065a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3710      	adds	r7, #16
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b084      	sub	sp, #16
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d101      	bne.n	80065d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80065ce:	2302      	movs	r3, #2
 80065d0:	e02d      	b.n	800662e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2224      	movs	r2, #36	@ 0x24
 80065de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f022 0201 	bic.w	r2, r2, #1
 80065f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	683a      	ldr	r2, [r7, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 f812 	bl	8006638 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2220      	movs	r2, #32
 8006620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
	...

08006638 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006644:	2b00      	cmp	r3, #0
 8006646:	d108      	bne.n	800665a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006658:	e031      	b.n	80066be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800665a:	2310      	movs	r3, #16
 800665c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800665e:	2310      	movs	r3, #16
 8006660:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	0e5b      	lsrs	r3, r3, #25
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	0f5b      	lsrs	r3, r3, #29
 800667a:	b2db      	uxtb	r3, r3
 800667c:	f003 0307 	and.w	r3, r3, #7
 8006680:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	7b3a      	ldrb	r2, [r7, #12]
 8006686:	4911      	ldr	r1, [pc, #68]	@ (80066cc <UARTEx_SetNbDataToProcess+0x94>)
 8006688:	5c8a      	ldrb	r2, [r1, r2]
 800668a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800668e:	7b3a      	ldrb	r2, [r7, #12]
 8006690:	490f      	ldr	r1, [pc, #60]	@ (80066d0 <UARTEx_SetNbDataToProcess+0x98>)
 8006692:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006694:	fb93 f3f2 	sdiv	r3, r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	7b7a      	ldrb	r2, [r7, #13]
 80066a4:	4909      	ldr	r1, [pc, #36]	@ (80066cc <UARTEx_SetNbDataToProcess+0x94>)
 80066a6:	5c8a      	ldrb	r2, [r1, r2]
 80066a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80066ac:	7b7a      	ldrb	r2, [r7, #13]
 80066ae:	4908      	ldr	r1, [pc, #32]	@ (80066d0 <UARTEx_SetNbDataToProcess+0x98>)
 80066b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80066be:	bf00      	nop
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	08009b30 	.word	0x08009b30
 80066d0:	08009b38 	.word	0x08009b38

080066d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066d4:	b084      	sub	sp, #16
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b084      	sub	sp, #16
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
 80066de:	f107 001c 	add.w	r0, r7, #28
 80066e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80066e6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d121      	bne.n	8006732 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68da      	ldr	r2, [r3, #12]
 80066fe:	4b2c      	ldr	r3, [pc, #176]	@ (80067b0 <USB_CoreInit+0xdc>)
 8006700:	4013      	ands	r3, r2
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006712:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006716:	2b01      	cmp	r3, #1
 8006718:	d105      	bne.n	8006726 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 faaa 	bl	8006c80 <USB_CoreReset>
 800672c:	4603      	mov	r3, r0
 800672e:	73fb      	strb	r3, [r7, #15]
 8006730:	e01b      	b.n	800676a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fa9e 	bl	8006c80 <USB_CoreReset>
 8006744:	4603      	mov	r3, r0
 8006746:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006748:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800674c:	2b00      	cmp	r3, #0
 800674e:	d106      	bne.n	800675e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006754:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	639a      	str	r2, [r3, #56]	@ 0x38
 800675c:	e005      	b.n	800676a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006762:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800676a:	7fbb      	ldrb	r3, [r7, #30]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d116      	bne.n	800679e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006774:	b29a      	uxth	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800677e:	4b0d      	ldr	r3, [pc, #52]	@ (80067b4 <USB_CoreInit+0xe0>)
 8006780:	4313      	orrs	r3, r2
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f043 0206 	orr.w	r2, r3, #6
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f043 0220 	orr.w	r2, r3, #32
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80067aa:	b004      	add	sp, #16
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	ffbdffbf 	.word	0xffbdffbf
 80067b4:	03ee0000 	.word	0x03ee0000

080067b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	f023 0201 	bic.w	r2, r3, #1
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr

080067da <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
 80067e2:	460b      	mov	r3, r1
 80067e4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067f6:	78fb      	ldrb	r3, [r7, #3]
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d115      	bne.n	8006828 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006808:	200a      	movs	r0, #10
 800680a:	f7fa fcc9 	bl	80011a0 <HAL_Delay>
      ms += 10U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	330a      	adds	r3, #10
 8006812:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fa25 	bl	8006c64 <USB_GetMode>
 800681a:	4603      	mov	r3, r0
 800681c:	2b01      	cmp	r3, #1
 800681e:	d01e      	beq.n	800685e <USB_SetCurrentMode+0x84>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2bc7      	cmp	r3, #199	@ 0xc7
 8006824:	d9f0      	bls.n	8006808 <USB_SetCurrentMode+0x2e>
 8006826:	e01a      	b.n	800685e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006828:	78fb      	ldrb	r3, [r7, #3]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d115      	bne.n	800685a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800683a:	200a      	movs	r0, #10
 800683c:	f7fa fcb0 	bl	80011a0 <HAL_Delay>
      ms += 10U;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	330a      	adds	r3, #10
 8006844:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 fa0c 	bl	8006c64 <USB_GetMode>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d005      	beq.n	800685e <USB_SetCurrentMode+0x84>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2bc7      	cmp	r3, #199	@ 0xc7
 8006856:	d9f0      	bls.n	800683a <USB_SetCurrentMode+0x60>
 8006858:	e001      	b.n	800685e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e005      	b.n	800686a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2bc8      	cmp	r3, #200	@ 0xc8
 8006862:	d101      	bne.n	8006868 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	e000      	b.n	800686a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
	...

08006874 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006874:	b084      	sub	sp, #16
 8006876:	b580      	push	{r7, lr}
 8006878:	b086      	sub	sp, #24
 800687a:	af00      	add	r7, sp, #0
 800687c:	6078      	str	r0, [r7, #4]
 800687e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006882:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006886:	2300      	movs	r3, #0
 8006888:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800688e:	2300      	movs	r3, #0
 8006890:	613b      	str	r3, [r7, #16]
 8006892:	e009      	b.n	80068a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	3340      	adds	r3, #64	@ 0x40
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	2200      	movs	r2, #0
 80068a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	3301      	adds	r3, #1
 80068a6:	613b      	str	r3, [r7, #16]
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	2b0e      	cmp	r3, #14
 80068ac:	d9f2      	bls.n	8006894 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d11c      	bne.n	80068f0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068c4:	f043 0302 	orr.w	r3, r3, #2
 80068c8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	e005      	b.n	80068fc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006902:	461a      	mov	r2, r3
 8006904:	2300      	movs	r3, #0
 8006906:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006908:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800690c:	2b01      	cmp	r3, #1
 800690e:	d10d      	bne.n	800692c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006914:	2b00      	cmp	r3, #0
 8006916:	d104      	bne.n	8006922 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006918:	2100      	movs	r1, #0
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f968 	bl	8006bf0 <USB_SetDevSpeed>
 8006920:	e008      	b.n	8006934 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006922:	2101      	movs	r1, #1
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 f963 	bl	8006bf0 <USB_SetDevSpeed>
 800692a:	e003      	b.n	8006934 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800692c:	2103      	movs	r1, #3
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f95e 	bl	8006bf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006934:	2110      	movs	r1, #16
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f8fa 	bl	8006b30 <USB_FlushTxFifo>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d001      	beq.n	8006946 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f924 	bl	8006b94 <USB_FlushRxFifo>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800695c:	461a      	mov	r2, r3
 800695e:	2300      	movs	r3, #0
 8006960:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006968:	461a      	mov	r2, r3
 800696a:	2300      	movs	r3, #0
 800696c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006974:	461a      	mov	r2, r3
 8006976:	2300      	movs	r3, #0
 8006978:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800697a:	2300      	movs	r3, #0
 800697c:	613b      	str	r3, [r7, #16]
 800697e:	e043      	b.n	8006a08 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	015a      	lsls	r2, r3, #5
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4413      	add	r3, r2
 8006988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006992:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006996:	d118      	bne.n	80069ca <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10a      	bne.n	80069b4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	015a      	lsls	r2, r3, #5
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	4413      	add	r3, r2
 80069a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069aa:	461a      	mov	r2, r3
 80069ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069b0:	6013      	str	r3, [r2, #0]
 80069b2:	e013      	b.n	80069dc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069c0:	461a      	mov	r2, r3
 80069c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	e008      	b.n	80069dc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d6:	461a      	mov	r2, r3
 80069d8:	2300      	movs	r3, #0
 80069da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	015a      	lsls	r2, r3, #5
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069e8:	461a      	mov	r2, r3
 80069ea:	2300      	movs	r3, #0
 80069ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	015a      	lsls	r2, r3, #5
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	4413      	add	r3, r2
 80069f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069fa:	461a      	mov	r2, r3
 80069fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	3301      	adds	r3, #1
 8006a06:	613b      	str	r3, [r7, #16]
 8006a08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d3b5      	bcc.n	8006980 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]
 8006a18:	e043      	b.n	8006aa2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a30:	d118      	bne.n	8006a64 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10a      	bne.n	8006a4e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a44:	461a      	mov	r2, r3
 8006a46:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a4a:	6013      	str	r3, [r2, #0]
 8006a4c:	e013      	b.n	8006a76 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	015a      	lsls	r2, r3, #5
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	4413      	add	r3, r2
 8006a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a60:	6013      	str	r3, [r2, #0]
 8006a62:	e008      	b.n	8006a76 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	015a      	lsls	r2, r3, #5
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a70:	461a      	mov	r2, r3
 8006a72:	2300      	movs	r3, #0
 8006a74:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a82:	461a      	mov	r2, r3
 8006a84:	2300      	movs	r3, #0
 8006a86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	015a      	lsls	r2, r3, #5
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a94:	461a      	mov	r2, r3
 8006a96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a9a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	613b      	str	r3, [r7, #16]
 8006aa2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d3b5      	bcc.n	8006a1a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006abc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ac0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006ace:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d105      	bne.n	8006ae4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	f043 0210 	orr.w	r2, r3, #16
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8006b28 <USB_DevInit+0x2b4>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006af0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d005      	beq.n	8006b04 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	f043 0208 	orr.w	r2, r3, #8
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d105      	bne.n	8006b18 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	699a      	ldr	r2, [r3, #24]
 8006b10:	4b06      	ldr	r3, [pc, #24]	@ (8006b2c <USB_DevInit+0x2b8>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b24:	b004      	add	sp, #16
 8006b26:	4770      	bx	lr
 8006b28:	803c3800 	.word	0x803c3800
 8006b2c:	40000004 	.word	0x40000004

08006b30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	3301      	adds	r3, #1
 8006b42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b4a:	d901      	bls.n	8006b50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e01b      	b.n	8006b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	daf2      	bge.n	8006b3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	019b      	lsls	r3, r3, #6
 8006b60:	f043 0220 	orr.w	r2, r3, #32
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b74:	d901      	bls.n	8006b7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e006      	b.n	8006b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f003 0320 	and.w	r3, r3, #32
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d0f0      	beq.n	8006b68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3714      	adds	r7, #20
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bac:	d901      	bls.n	8006bb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e018      	b.n	8006be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	daf2      	bge.n	8006ba0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2210      	movs	r2, #16
 8006bc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bd0:	d901      	bls.n	8006bd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	e006      	b.n	8006be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	f003 0310 	and.w	r3, r3, #16
 8006bde:	2b10      	cmp	r3, #16
 8006be0:	d0f0      	beq.n	8006bc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3714      	adds	r7, #20
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	78fb      	ldrb	r3, [r7, #3]
 8006c0a:	68f9      	ldr	r1, [r7, #12]
 8006c0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c10:	4313      	orrs	r3, r2
 8006c12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3714      	adds	r7, #20
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr

08006c22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c22:	b480      	push	{r7}
 8006c24:	b085      	sub	sp, #20
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006c3c:	f023 0303 	bic.w	r3, r3, #3
 8006c40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c50:	f043 0302 	orr.w	r3, r3, #2
 8006c54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3714      	adds	r7, #20
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	f003 0301 	and.w	r3, r3, #1
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c98:	d901      	bls.n	8006c9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e01b      	b.n	8006cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	daf2      	bge.n	8006c8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	f043 0201 	orr.w	r2, r3, #1
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cc2:	d901      	bls.n	8006cc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e006      	b.n	8006cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d0f0      	beq.n	8006cb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
	...

08006ce4 <__NVIC_SetPriority>:
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	4603      	mov	r3, r0
 8006cec:	6039      	str	r1, [r7, #0]
 8006cee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006cf0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	db0a      	blt.n	8006d0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	490c      	ldr	r1, [pc, #48]	@ (8006d30 <__NVIC_SetPriority+0x4c>)
 8006cfe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d02:	0112      	lsls	r2, r2, #4
 8006d04:	b2d2      	uxtb	r2, r2
 8006d06:	440b      	add	r3, r1
 8006d08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d0c:	e00a      	b.n	8006d24 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	b2da      	uxtb	r2, r3
 8006d12:	4908      	ldr	r1, [pc, #32]	@ (8006d34 <__NVIC_SetPriority+0x50>)
 8006d14:	88fb      	ldrh	r3, [r7, #6]
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	3b04      	subs	r3, #4
 8006d1c:	0112      	lsls	r2, r2, #4
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	440b      	add	r3, r1
 8006d22:	761a      	strb	r2, [r3, #24]
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr
 8006d30:	e000e100 	.word	0xe000e100
 8006d34:	e000ed00 	.word	0xe000ed00

08006d38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006d3c:	4b05      	ldr	r3, [pc, #20]	@ (8006d54 <SysTick_Handler+0x1c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006d40:	f001 fd46 	bl	80087d0 <xTaskGetSchedulerState>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d001      	beq.n	8006d4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006d4a:	f002 fb3d 	bl	80093c8 <xPortSysTickHandler>
  }
}
 8006d4e:	bf00      	nop
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	e000e010 	.word	0xe000e010

08006d58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	f06f 0004 	mvn.w	r0, #4
 8006d62:	f7ff ffbf 	bl	8006ce4 <__NVIC_SetPriority>
#endif
}
 8006d66:	bf00      	nop
 8006d68:	bd80      	pop	{r7, pc}
	...

08006d6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d72:	f3ef 8305 	mrs	r3, IPSR
 8006d76:	603b      	str	r3, [r7, #0]
  return(result);
 8006d78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d7e:	f06f 0305 	mvn.w	r3, #5
 8006d82:	607b      	str	r3, [r7, #4]
 8006d84:	e00c      	b.n	8006da0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d86:	4b0a      	ldr	r3, [pc, #40]	@ (8006db0 <osKernelInitialize+0x44>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d105      	bne.n	8006d9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d8e:	4b08      	ldr	r3, [pc, #32]	@ (8006db0 <osKernelInitialize+0x44>)
 8006d90:	2201      	movs	r2, #1
 8006d92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d94:	2300      	movs	r3, #0
 8006d96:	607b      	str	r3, [r7, #4]
 8006d98:	e002      	b.n	8006da0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006da0:	687b      	ldr	r3, [r7, #4]
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	370c      	adds	r7, #12
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	240007fc 	.word	0x240007fc

08006db4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dba:	f3ef 8305 	mrs	r3, IPSR
 8006dbe:	603b      	str	r3, [r7, #0]
  return(result);
 8006dc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <osKernelStart+0x1a>
    stat = osErrorISR;
 8006dc6:	f06f 0305 	mvn.w	r3, #5
 8006dca:	607b      	str	r3, [r7, #4]
 8006dcc:	e010      	b.n	8006df0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006dce:	4b0b      	ldr	r3, [pc, #44]	@ (8006dfc <osKernelStart+0x48>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d109      	bne.n	8006dea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006dd6:	f7ff ffbf 	bl	8006d58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006dda:	4b08      	ldr	r3, [pc, #32]	@ (8006dfc <osKernelStart+0x48>)
 8006ddc:	2202      	movs	r2, #2
 8006dde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006de0:	f001 f892 	bl	8007f08 <vTaskStartScheduler>
      stat = osOK;
 8006de4:	2300      	movs	r3, #0
 8006de6:	607b      	str	r3, [r7, #4]
 8006de8:	e002      	b.n	8006df0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006dea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006dee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006df0:	687b      	ldr	r3, [r7, #4]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	240007fc 	.word	0x240007fc

08006e00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b08e      	sub	sp, #56	@ 0x38
 8006e04:	af04      	add	r7, sp, #16
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e10:	f3ef 8305 	mrs	r3, IPSR
 8006e14:	617b      	str	r3, [r7, #20]
  return(result);
 8006e16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d17e      	bne.n	8006f1a <osThreadNew+0x11a>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d07b      	beq.n	8006f1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e22:	2380      	movs	r3, #128	@ 0x80
 8006e24:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e26:	2318      	movs	r3, #24
 8006e28:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006e2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d045      	beq.n	8006ec6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d002      	beq.n	8006e48 <osThreadNew+0x48>
        name = attr->name;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d002      	beq.n	8006e56 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d008      	beq.n	8006e6e <osThreadNew+0x6e>
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	2b38      	cmp	r3, #56	@ 0x38
 8006e60:	d805      	bhi.n	8006e6e <osThreadNew+0x6e>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <osThreadNew+0x72>
        return (NULL);
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e054      	b.n	8006f1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	089b      	lsrs	r3, r3, #2
 8006e80:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d00e      	beq.n	8006ea8 <osThreadNew+0xa8>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e90:	d90a      	bls.n	8006ea8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d006      	beq.n	8006ea8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <osThreadNew+0xa8>
        mem = 1;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	61bb      	str	r3, [r7, #24]
 8006ea6:	e010      	b.n	8006eca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10c      	bne.n	8006eca <osThreadNew+0xca>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d108      	bne.n	8006eca <osThreadNew+0xca>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	691b      	ldr	r3, [r3, #16]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d104      	bne.n	8006eca <osThreadNew+0xca>
          mem = 0;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61bb      	str	r3, [r7, #24]
 8006ec4:	e001      	b.n	8006eca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d110      	bne.n	8006ef2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ed8:	9202      	str	r2, [sp, #8]
 8006eda:	9301      	str	r3, [sp, #4]
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	6a3a      	ldr	r2, [r7, #32]
 8006ee4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fe1a 	bl	8007b20 <xTaskCreateStatic>
 8006eec:	4603      	mov	r3, r0
 8006eee:	613b      	str	r3, [r7, #16]
 8006ef0:	e013      	b.n	8006f1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d110      	bne.n	8006f1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006ef8:	6a3b      	ldr	r3, [r7, #32]
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	f107 0310 	add.w	r3, r7, #16
 8006f00:	9301      	str	r3, [sp, #4]
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f0a:	68f8      	ldr	r0, [r7, #12]
 8006f0c:	f000 fe68 	bl	8007be0 <xTaskCreate>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d001      	beq.n	8006f1a <osThreadNew+0x11a>
            hTask = NULL;
 8006f16:	2300      	movs	r3, #0
 8006f18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006f1a:	693b      	ldr	r3, [r7, #16]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3728      	adds	r7, #40	@ 0x28
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f2c:	f3ef 8305 	mrs	r3, IPSR
 8006f30:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <osDelay+0x1c>
    stat = osErrorISR;
 8006f38:	f06f 0305 	mvn.w	r3, #5
 8006f3c:	60fb      	str	r3, [r7, #12]
 8006f3e:	e007      	b.n	8006f50 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 ffa6 	bl	8007e9c <vTaskDelay>
    }
  }

  return (stat);
 8006f50:	68fb      	ldr	r3, [r7, #12]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
	...

08006f5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4a07      	ldr	r2, [pc, #28]	@ (8006f88 <vApplicationGetIdleTaskMemory+0x2c>)
 8006f6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	4a06      	ldr	r2, [pc, #24]	@ (8006f8c <vApplicationGetIdleTaskMemory+0x30>)
 8006f72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2280      	movs	r2, #128	@ 0x80
 8006f78:	601a      	str	r2, [r3, #0]
}
 8006f7a:	bf00      	nop
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	24000800 	.word	0x24000800
 8006f8c:	240008a8 	.word	0x240008a8

08006f90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006f90:	b480      	push	{r7}
 8006f92:	b085      	sub	sp, #20
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	4a07      	ldr	r2, [pc, #28]	@ (8006fbc <vApplicationGetTimerTaskMemory+0x2c>)
 8006fa0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	4a06      	ldr	r2, [pc, #24]	@ (8006fc0 <vApplicationGetTimerTaskMemory+0x30>)
 8006fa6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fae:	601a      	str	r2, [r3, #0]
}
 8006fb0:	bf00      	nop
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	24000aa8 	.word	0x24000aa8
 8006fc0:	24000b50 	.word	0x24000b50

08006fc4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f103 0208 	add.w	r2, r3, #8
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fdc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f103 0208 	add.w	r2, r3, #8
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f103 0208 	add.w	r2, r3, #8
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800701e:	b480      	push	{r7}
 8007020:	b085      	sub	sp, #20
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
 8007026:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	683a      	ldr	r2, [r7, #0]
 8007042:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	683a      	ldr	r2, [r7, #0]
 8007048:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	1c5a      	adds	r2, r3, #1
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	601a      	str	r2, [r3, #0]
}
 800705a:	bf00      	nop
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007066:	b480      	push	{r7}
 8007068:	b085      	sub	sp, #20
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
 800706e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800707c:	d103      	bne.n	8007086 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	e00c      	b.n	80070a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	3308      	adds	r3, #8
 800708a:	60fb      	str	r3, [r7, #12]
 800708c:	e002      	b.n	8007094 <vListInsert+0x2e>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	429a      	cmp	r2, r3
 800709e:	d2f6      	bcs.n	800708e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	683a      	ldr	r2, [r7, #0]
 80070ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	601a      	str	r2, [r3, #0]
}
 80070cc:	bf00      	nop
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	691b      	ldr	r3, [r3, #16]
 80070e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6892      	ldr	r2, [r2, #8]
 80070ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	6852      	ldr	r2, [r2, #4]
 80070f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	429a      	cmp	r2, r3
 8007102:	d103      	bne.n	800710c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	1e5a      	subs	r2, r3, #1
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
}
 8007120:	4618      	mov	r0, r3
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10b      	bne.n	8007158 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007152:	bf00      	nop
 8007154:	bf00      	nop
 8007156:	e7fd      	b.n	8007154 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007158:	f002 f8a6 	bl	80092a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007164:	68f9      	ldr	r1, [r7, #12]
 8007166:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007168:	fb01 f303 	mul.w	r3, r1, r3
 800716c:	441a      	add	r2, r3
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007188:	3b01      	subs	r3, #1
 800718a:	68f9      	ldr	r1, [r7, #12]
 800718c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800718e:	fb01 f303 	mul.w	r3, r1, r3
 8007192:	441a      	add	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	22ff      	movs	r2, #255	@ 0xff
 800719c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	22ff      	movs	r2, #255	@ 0xff
 80071a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d114      	bne.n	80071d8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d01a      	beq.n	80071ec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	3310      	adds	r3, #16
 80071ba:	4618      	mov	r0, r3
 80071bc:	f001 f942 	bl	8008444 <xTaskRemoveFromEventList>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d012      	beq.n	80071ec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80071c6:	4b0d      	ldr	r3, [pc, #52]	@ (80071fc <xQueueGenericReset+0xd0>)
 80071c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071cc:	601a      	str	r2, [r3, #0]
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	f3bf 8f6f 	isb	sy
 80071d6:	e009      	b.n	80071ec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3310      	adds	r3, #16
 80071dc:	4618      	mov	r0, r3
 80071de:	f7ff fef1 	bl	8006fc4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	3324      	adds	r3, #36	@ 0x24
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7ff feec 	bl	8006fc4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80071ec:	f002 f88e 	bl	800930c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80071f0:	2301      	movs	r3, #1
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	e000ed04 	.word	0xe000ed04

08007200 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007200:	b580      	push	{r7, lr}
 8007202:	b08e      	sub	sp, #56	@ 0x38
 8007204:	af02      	add	r7, sp, #8
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	607a      	str	r2, [r7, #4]
 800720c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10b      	bne.n	800722c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007226:	bf00      	nop
 8007228:	bf00      	nop
 800722a:	e7fd      	b.n	8007228 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d10b      	bne.n	800724a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007244:	bf00      	nop
 8007246:	bf00      	nop
 8007248:	e7fd      	b.n	8007246 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <xQueueGenericCreateStatic+0x56>
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d001      	beq.n	800725a <xQueueGenericCreateStatic+0x5a>
 8007256:	2301      	movs	r3, #1
 8007258:	e000      	b.n	800725c <xQueueGenericCreateStatic+0x5c>
 800725a:	2300      	movs	r3, #0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10b      	bne.n	8007278 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	623b      	str	r3, [r7, #32]
}
 8007272:	bf00      	nop
 8007274:	bf00      	nop
 8007276:	e7fd      	b.n	8007274 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d102      	bne.n	8007284 <xQueueGenericCreateStatic+0x84>
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d101      	bne.n	8007288 <xQueueGenericCreateStatic+0x88>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <xQueueGenericCreateStatic+0x8a>
 8007288:	2300      	movs	r3, #0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10b      	bne.n	80072a6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	61fb      	str	r3, [r7, #28]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80072a6:	2350      	movs	r3, #80	@ 0x50
 80072a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b50      	cmp	r3, #80	@ 0x50
 80072ae:	d00b      	beq.n	80072c8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80072b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b4:	f383 8811 	msr	BASEPRI, r3
 80072b8:	f3bf 8f6f 	isb	sy
 80072bc:	f3bf 8f4f 	dsb	sy
 80072c0:	61bb      	str	r3, [r7, #24]
}
 80072c2:	bf00      	nop
 80072c4:	bf00      	nop
 80072c6:	e7fd      	b.n	80072c4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80072c8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80072ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d00d      	beq.n	80072f0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80072d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072dc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80072e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e2:	9300      	str	r3, [sp, #0]
 80072e4:	4613      	mov	r3, r2
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	68b9      	ldr	r1, [r7, #8]
 80072ea:	68f8      	ldr	r0, [r7, #12]
 80072ec:	f000 f805 	bl	80072fa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3730      	adds	r7, #48	@ 0x30
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b084      	sub	sp, #16
 80072fe:	af00      	add	r7, sp, #0
 8007300:	60f8      	str	r0, [r7, #12]
 8007302:	60b9      	str	r1, [r7, #8]
 8007304:	607a      	str	r2, [r7, #4]
 8007306:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d103      	bne.n	8007316 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	e002      	b.n	800731c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007328:	2101      	movs	r1, #1
 800732a:	69b8      	ldr	r0, [r7, #24]
 800732c:	f7ff fefe 	bl	800712c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	78fa      	ldrb	r2, [r7, #3]
 8007334:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007338:	bf00      	nop
 800733a:	3710      	adds	r7, #16
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b08e      	sub	sp, #56	@ 0x38
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800734e:	2300      	movs	r3, #0
 8007350:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10b      	bne.n	8007374 <xQueueGenericSend+0x34>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800736e:	bf00      	nop
 8007370:	bf00      	nop
 8007372:	e7fd      	b.n	8007370 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d103      	bne.n	8007382 <xQueueGenericSend+0x42>
 800737a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <xQueueGenericSend+0x46>
 8007382:	2301      	movs	r3, #1
 8007384:	e000      	b.n	8007388 <xQueueGenericSend+0x48>
 8007386:	2300      	movs	r3, #0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10b      	bne.n	80073a4 <xQueueGenericSend+0x64>
	__asm volatile
 800738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007390:	f383 8811 	msr	BASEPRI, r3
 8007394:	f3bf 8f6f 	isb	sy
 8007398:	f3bf 8f4f 	dsb	sy
 800739c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800739e:	bf00      	nop
 80073a0:	bf00      	nop
 80073a2:	e7fd      	b.n	80073a0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d103      	bne.n	80073b2 <xQueueGenericSend+0x72>
 80073aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d101      	bne.n	80073b6 <xQueueGenericSend+0x76>
 80073b2:	2301      	movs	r3, #1
 80073b4:	e000      	b.n	80073b8 <xQueueGenericSend+0x78>
 80073b6:	2300      	movs	r3, #0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d10b      	bne.n	80073d4 <xQueueGenericSend+0x94>
	__asm volatile
 80073bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c0:	f383 8811 	msr	BASEPRI, r3
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	f3bf 8f4f 	dsb	sy
 80073cc:	623b      	str	r3, [r7, #32]
}
 80073ce:	bf00      	nop
 80073d0:	bf00      	nop
 80073d2:	e7fd      	b.n	80073d0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073d4:	f001 f9fc 	bl	80087d0 <xTaskGetSchedulerState>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d102      	bne.n	80073e4 <xQueueGenericSend+0xa4>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d101      	bne.n	80073e8 <xQueueGenericSend+0xa8>
 80073e4:	2301      	movs	r3, #1
 80073e6:	e000      	b.n	80073ea <xQueueGenericSend+0xaa>
 80073e8:	2300      	movs	r3, #0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10b      	bne.n	8007406 <xQueueGenericSend+0xc6>
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	61fb      	str	r3, [r7, #28]
}
 8007400:	bf00      	nop
 8007402:	bf00      	nop
 8007404:	e7fd      	b.n	8007402 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007406:	f001 ff4f 	bl	80092a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007412:	429a      	cmp	r2, r3
 8007414:	d302      	bcc.n	800741c <xQueueGenericSend+0xdc>
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	2b02      	cmp	r3, #2
 800741a:	d129      	bne.n	8007470 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800741c:	683a      	ldr	r2, [r7, #0]
 800741e:	68b9      	ldr	r1, [r7, #8]
 8007420:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007422:	f000 fa0f 	bl	8007844 <prvCopyDataToQueue>
 8007426:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	2b00      	cmp	r3, #0
 800742e:	d010      	beq.n	8007452 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007432:	3324      	adds	r3, #36	@ 0x24
 8007434:	4618      	mov	r0, r3
 8007436:	f001 f805 	bl	8008444 <xTaskRemoveFromEventList>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d013      	beq.n	8007468 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007440:	4b3f      	ldr	r3, [pc, #252]	@ (8007540 <xQueueGenericSend+0x200>)
 8007442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007446:	601a      	str	r2, [r3, #0]
 8007448:	f3bf 8f4f 	dsb	sy
 800744c:	f3bf 8f6f 	isb	sy
 8007450:	e00a      	b.n	8007468 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007454:	2b00      	cmp	r3, #0
 8007456:	d007      	beq.n	8007468 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007458:	4b39      	ldr	r3, [pc, #228]	@ (8007540 <xQueueGenericSend+0x200>)
 800745a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800745e:	601a      	str	r2, [r3, #0]
 8007460:	f3bf 8f4f 	dsb	sy
 8007464:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007468:	f001 ff50 	bl	800930c <vPortExitCritical>
				return pdPASS;
 800746c:	2301      	movs	r3, #1
 800746e:	e063      	b.n	8007538 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d103      	bne.n	800747e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007476:	f001 ff49 	bl	800930c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800747a:	2300      	movs	r3, #0
 800747c:	e05c      	b.n	8007538 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800747e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007480:	2b00      	cmp	r3, #0
 8007482:	d106      	bne.n	8007492 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007484:	f107 0314 	add.w	r3, r7, #20
 8007488:	4618      	mov	r0, r3
 800748a:	f001 f83f 	bl	800850c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800748e:	2301      	movs	r3, #1
 8007490:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007492:	f001 ff3b 	bl	800930c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007496:	f000 fda7 	bl	8007fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800749a:	f001 ff05 	bl	80092a8 <vPortEnterCritical>
 800749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074a4:	b25b      	sxtb	r3, r3
 80074a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074aa:	d103      	bne.n	80074b4 <xQueueGenericSend+0x174>
 80074ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074ba:	b25b      	sxtb	r3, r3
 80074bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074c0:	d103      	bne.n	80074ca <xQueueGenericSend+0x18a>
 80074c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074ca:	f001 ff1f 	bl	800930c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074ce:	1d3a      	adds	r2, r7, #4
 80074d0:	f107 0314 	add.w	r3, r7, #20
 80074d4:	4611      	mov	r1, r2
 80074d6:	4618      	mov	r0, r3
 80074d8:	f001 f82e 	bl	8008538 <xTaskCheckForTimeOut>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d124      	bne.n	800752c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074e4:	f000 faa6 	bl	8007a34 <prvIsQueueFull>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d018      	beq.n	8007520 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f0:	3310      	adds	r3, #16
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	4611      	mov	r1, r2
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 ff52 	bl	80083a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074fe:	f000 fa31 	bl	8007964 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007502:	f000 fd7f 	bl	8008004 <xTaskResumeAll>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	f47f af7c 	bne.w	8007406 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800750e:	4b0c      	ldr	r3, [pc, #48]	@ (8007540 <xQueueGenericSend+0x200>)
 8007510:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	e772      	b.n	8007406 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007520:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007522:	f000 fa1f 	bl	8007964 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007526:	f000 fd6d 	bl	8008004 <xTaskResumeAll>
 800752a:	e76c      	b.n	8007406 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800752c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800752e:	f000 fa19 	bl	8007964 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007532:	f000 fd67 	bl	8008004 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007536:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007538:	4618      	mov	r0, r3
 800753a:	3738      	adds	r7, #56	@ 0x38
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	e000ed04 	.word	0xe000ed04

08007544 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b090      	sub	sp, #64	@ 0x40
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
 8007550:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10b      	bne.n	8007574 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800755c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007560:	f383 8811 	msr	BASEPRI, r3
 8007564:	f3bf 8f6f 	isb	sy
 8007568:	f3bf 8f4f 	dsb	sy
 800756c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800756e:	bf00      	nop
 8007570:	bf00      	nop
 8007572:	e7fd      	b.n	8007570 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d103      	bne.n	8007582 <xQueueGenericSendFromISR+0x3e>
 800757a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800757e:	2b00      	cmp	r3, #0
 8007580:	d101      	bne.n	8007586 <xQueueGenericSendFromISR+0x42>
 8007582:	2301      	movs	r3, #1
 8007584:	e000      	b.n	8007588 <xQueueGenericSendFromISR+0x44>
 8007586:	2300      	movs	r3, #0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10b      	bne.n	80075a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800758c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007590:	f383 8811 	msr	BASEPRI, r3
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	f3bf 8f4f 	dsb	sy
 800759c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d103      	bne.n	80075b2 <xQueueGenericSendFromISR+0x6e>
 80075aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d101      	bne.n	80075b6 <xQueueGenericSendFromISR+0x72>
 80075b2:	2301      	movs	r3, #1
 80075b4:	e000      	b.n	80075b8 <xQueueGenericSendFromISR+0x74>
 80075b6:	2300      	movs	r3, #0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10b      	bne.n	80075d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80075bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c0:	f383 8811 	msr	BASEPRI, r3
 80075c4:	f3bf 8f6f 	isb	sy
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	623b      	str	r3, [r7, #32]
}
 80075ce:	bf00      	nop
 80075d0:	bf00      	nop
 80075d2:	e7fd      	b.n	80075d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075d4:	f001 ff48 	bl	8009468 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80075d8:	f3ef 8211 	mrs	r2, BASEPRI
 80075dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e0:	f383 8811 	msr	BASEPRI, r3
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	61fa      	str	r2, [r7, #28]
 80075ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80075f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d302      	bcc.n	8007606 <xQueueGenericSendFromISR+0xc2>
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	2b02      	cmp	r3, #2
 8007604:	d12f      	bne.n	8007666 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007608:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800760c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800761c:	f000 f912 	bl	8007844 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007620:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007628:	d112      	bne.n	8007650 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800762e:	2b00      	cmp	r3, #0
 8007630:	d016      	beq.n	8007660 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007634:	3324      	adds	r3, #36	@ 0x24
 8007636:	4618      	mov	r0, r3
 8007638:	f000 ff04 	bl	8008444 <xTaskRemoveFromEventList>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d00e      	beq.n	8007660 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00b      	beq.n	8007660 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	601a      	str	r2, [r3, #0]
 800764e:	e007      	b.n	8007660 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007650:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007654:	3301      	adds	r3, #1
 8007656:	b2db      	uxtb	r3, r3
 8007658:	b25a      	sxtb	r2, r3
 800765a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007660:	2301      	movs	r3, #1
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007664:	e001      	b.n	800766a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007666:	2300      	movs	r3, #0
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800766a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800766c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007674:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007678:	4618      	mov	r0, r3
 800767a:	3740      	adds	r7, #64	@ 0x40
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08c      	sub	sp, #48	@ 0x30
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800768c:	2300      	movs	r3, #0
 800768e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10b      	bne.n	80076b2 <xQueueReceive+0x32>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	623b      	str	r3, [r7, #32]
}
 80076ac:	bf00      	nop
 80076ae:	bf00      	nop
 80076b0:	e7fd      	b.n	80076ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d103      	bne.n	80076c0 <xQueueReceive+0x40>
 80076b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d101      	bne.n	80076c4 <xQueueReceive+0x44>
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <xQueueReceive+0x46>
 80076c4:	2300      	movs	r3, #0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <xQueueReceive+0x62>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	61fb      	str	r3, [r7, #28]
}
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
 80076e0:	e7fd      	b.n	80076de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076e2:	f001 f875 	bl	80087d0 <xTaskGetSchedulerState>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d102      	bne.n	80076f2 <xQueueReceive+0x72>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <xQueueReceive+0x76>
 80076f2:	2301      	movs	r3, #1
 80076f4:	e000      	b.n	80076f8 <xQueueReceive+0x78>
 80076f6:	2300      	movs	r3, #0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10b      	bne.n	8007714 <xQueueReceive+0x94>
	__asm volatile
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	61bb      	str	r3, [r7, #24]
}
 800770e:	bf00      	nop
 8007710:	bf00      	nop
 8007712:	e7fd      	b.n	8007710 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007714:	f001 fdc8 	bl	80092a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800771a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007720:	2b00      	cmp	r3, #0
 8007722:	d01f      	beq.n	8007764 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007724:	68b9      	ldr	r1, [r7, #8]
 8007726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007728:	f000 f8f6 	bl	8007918 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800772c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772e:	1e5a      	subs	r2, r3, #1
 8007730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007732:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007736:	691b      	ldr	r3, [r3, #16]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00f      	beq.n	800775c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800773c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800773e:	3310      	adds	r3, #16
 8007740:	4618      	mov	r0, r3
 8007742:	f000 fe7f 	bl	8008444 <xTaskRemoveFromEventList>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d007      	beq.n	800775c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800774c:	4b3c      	ldr	r3, [pc, #240]	@ (8007840 <xQueueReceive+0x1c0>)
 800774e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007752:	601a      	str	r2, [r3, #0]
 8007754:	f3bf 8f4f 	dsb	sy
 8007758:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800775c:	f001 fdd6 	bl	800930c <vPortExitCritical>
				return pdPASS;
 8007760:	2301      	movs	r3, #1
 8007762:	e069      	b.n	8007838 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d103      	bne.n	8007772 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800776a:	f001 fdcf 	bl	800930c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800776e:	2300      	movs	r3, #0
 8007770:	e062      	b.n	8007838 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007774:	2b00      	cmp	r3, #0
 8007776:	d106      	bne.n	8007786 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007778:	f107 0310 	add.w	r3, r7, #16
 800777c:	4618      	mov	r0, r3
 800777e:	f000 fec5 	bl	800850c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007782:	2301      	movs	r3, #1
 8007784:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007786:	f001 fdc1 	bl	800930c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800778a:	f000 fc2d 	bl	8007fe8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800778e:	f001 fd8b 	bl	80092a8 <vPortEnterCritical>
 8007792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007798:	b25b      	sxtb	r3, r3
 800779a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800779e:	d103      	bne.n	80077a8 <xQueueReceive+0x128>
 80077a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80077ae:	b25b      	sxtb	r3, r3
 80077b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077b4:	d103      	bne.n	80077be <xQueueReceive+0x13e>
 80077b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077be:	f001 fda5 	bl	800930c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077c2:	1d3a      	adds	r2, r7, #4
 80077c4:	f107 0310 	add.w	r3, r7, #16
 80077c8:	4611      	mov	r1, r2
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 feb4 	bl	8008538 <xTaskCheckForTimeOut>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d123      	bne.n	800781e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077d8:	f000 f916 	bl	8007a08 <prvIsQueueEmpty>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d017      	beq.n	8007812 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077e4:	3324      	adds	r3, #36	@ 0x24
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 fdd8 	bl	80083a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80077f2:	f000 f8b7 	bl	8007964 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077f6:	f000 fc05 	bl	8008004 <xTaskResumeAll>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d189      	bne.n	8007714 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007800:	4b0f      	ldr	r3, [pc, #60]	@ (8007840 <xQueueReceive+0x1c0>)
 8007802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007806:	601a      	str	r2, [r3, #0]
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	f3bf 8f6f 	isb	sy
 8007810:	e780      	b.n	8007714 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007814:	f000 f8a6 	bl	8007964 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007818:	f000 fbf4 	bl	8008004 <xTaskResumeAll>
 800781c:	e77a      	b.n	8007714 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800781e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007820:	f000 f8a0 	bl	8007964 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007824:	f000 fbee 	bl	8008004 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800782a:	f000 f8ed 	bl	8007a08 <prvIsQueueEmpty>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	f43f af6f 	beq.w	8007714 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007836:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007838:	4618      	mov	r0, r3
 800783a:	3730      	adds	r7, #48	@ 0x30
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	e000ed04 	.word	0xe000ed04

08007844 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b086      	sub	sp, #24
 8007848:	af00      	add	r7, sp, #0
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	60b9      	str	r1, [r7, #8]
 800784e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007850:	2300      	movs	r3, #0
 8007852:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007858:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10d      	bne.n	800787e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d14d      	bne.n	8007906 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	4618      	mov	r0, r3
 8007870:	f000 ffcc 	bl	800880c <xTaskPriorityDisinherit>
 8007874:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	609a      	str	r2, [r3, #8]
 800787c:	e043      	b.n	8007906 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d119      	bne.n	80078b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6858      	ldr	r0, [r3, #4]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788c:	461a      	mov	r2, r3
 800788e:	68b9      	ldr	r1, [r7, #8]
 8007890:	f002 f8a6 	bl	80099e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800789c:	441a      	add	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	685a      	ldr	r2, [r3, #4]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d32b      	bcc.n	8007906 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	605a      	str	r2, [r3, #4]
 80078b6:	e026      	b.n	8007906 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	68d8      	ldr	r0, [r3, #12]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c0:	461a      	mov	r2, r3
 80078c2:	68b9      	ldr	r1, [r7, #8]
 80078c4:	f002 f88c 	bl	80099e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	68da      	ldr	r2, [r3, #12]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078d0:	425b      	negs	r3, r3
 80078d2:	441a      	add	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	68da      	ldr	r2, [r3, #12]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d207      	bcs.n	80078f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	689a      	ldr	r2, [r3, #8]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ec:	425b      	negs	r3, r3
 80078ee:	441a      	add	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d105      	bne.n	8007906 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d002      	beq.n	8007906 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	3b01      	subs	r3, #1
 8007904:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	1c5a      	adds	r2, r3, #1
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800790e:	697b      	ldr	r3, [r7, #20]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3718      	adds	r7, #24
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007926:	2b00      	cmp	r3, #0
 8007928:	d018      	beq.n	800795c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	68da      	ldr	r2, [r3, #12]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007932:	441a      	add	r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	68da      	ldr	r2, [r3, #12]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	429a      	cmp	r2, r3
 8007942:	d303      	bcc.n	800794c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68d9      	ldr	r1, [r3, #12]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007954:	461a      	mov	r2, r3
 8007956:	6838      	ldr	r0, [r7, #0]
 8007958:	f002 f842 	bl	80099e0 <memcpy>
	}
}
 800795c:	bf00      	nop
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800796c:	f001 fc9c 	bl	80092a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007976:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007978:	e011      	b.n	800799e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800797e:	2b00      	cmp	r3, #0
 8007980:	d012      	beq.n	80079a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3324      	adds	r3, #36	@ 0x24
 8007986:	4618      	mov	r0, r3
 8007988:	f000 fd5c 	bl	8008444 <xTaskRemoveFromEventList>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007992:	f000 fe35 	bl	8008600 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007996:	7bfb      	ldrb	r3, [r7, #15]
 8007998:	3b01      	subs	r3, #1
 800799a:	b2db      	uxtb	r3, r3
 800799c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800799e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dce9      	bgt.n	800797a <prvUnlockQueue+0x16>
 80079a6:	e000      	b.n	80079aa <prvUnlockQueue+0x46>
					break;
 80079a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	22ff      	movs	r2, #255	@ 0xff
 80079ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80079b2:	f001 fcab 	bl	800930c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079b6:	f001 fc77 	bl	80092a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079c2:	e011      	b.n	80079e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d012      	beq.n	80079f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	3310      	adds	r3, #16
 80079d0:	4618      	mov	r0, r3
 80079d2:	f000 fd37 	bl	8008444 <xTaskRemoveFromEventList>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079dc:	f000 fe10 	bl	8008600 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079e0:	7bbb      	ldrb	r3, [r7, #14]
 80079e2:	3b01      	subs	r3, #1
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	dce9      	bgt.n	80079c4 <prvUnlockQueue+0x60>
 80079f0:	e000      	b.n	80079f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80079f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	22ff      	movs	r2, #255	@ 0xff
 80079f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80079fc:	f001 fc86 	bl	800930c <vPortExitCritical>
}
 8007a00:	bf00      	nop
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a10:	f001 fc4a 	bl	80092a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d102      	bne.n	8007a22 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	60fb      	str	r3, [r7, #12]
 8007a20:	e001      	b.n	8007a26 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a22:	2300      	movs	r3, #0
 8007a24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a26:	f001 fc71 	bl	800930c <vPortExitCritical>

	return xReturn;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a3c:	f001 fc34 	bl	80092a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d102      	bne.n	8007a52 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	e001      	b.n	8007a56 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a52:	2300      	movs	r3, #0
 8007a54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a56:	f001 fc59 	bl	800930c <vPortExitCritical>

	return xReturn;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a6e:	2300      	movs	r3, #0
 8007a70:	60fb      	str	r3, [r7, #12]
 8007a72:	e014      	b.n	8007a9e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007a74:	4a0f      	ldr	r2, [pc, #60]	@ (8007ab4 <vQueueAddToRegistry+0x50>)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10b      	bne.n	8007a98 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007a80:	490c      	ldr	r1, [pc, #48]	@ (8007ab4 <vQueueAddToRegistry+0x50>)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007a8a:	4a0a      	ldr	r2, [pc, #40]	@ (8007ab4 <vQueueAddToRegistry+0x50>)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	00db      	lsls	r3, r3, #3
 8007a90:	4413      	add	r3, r2
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007a96:	e006      	b.n	8007aa6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	60fb      	str	r3, [r7, #12]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2b07      	cmp	r3, #7
 8007aa2:	d9e7      	bls.n	8007a74 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007aa4:	bf00      	nop
 8007aa6:	bf00      	nop
 8007aa8:	3714      	adds	r7, #20
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	24000f50 	.word	0x24000f50

08007ab8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b086      	sub	sp, #24
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007ac8:	f001 fbee 	bl	80092a8 <vPortEnterCritical>
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ad2:	b25b      	sxtb	r3, r3
 8007ad4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ad8:	d103      	bne.n	8007ae2 <vQueueWaitForMessageRestricted+0x2a>
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ae8:	b25b      	sxtb	r3, r3
 8007aea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aee:	d103      	bne.n	8007af8 <vQueueWaitForMessageRestricted+0x40>
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007af8:	f001 fc08 	bl	800930c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d106      	bne.n	8007b12 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	3324      	adds	r3, #36	@ 0x24
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f000 fc6d 	bl	80083ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b12:	6978      	ldr	r0, [r7, #20]
 8007b14:	f7ff ff26 	bl	8007964 <prvUnlockQueue>
	}
 8007b18:	bf00      	nop
 8007b1a:	3718      	adds	r7, #24
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b08e      	sub	sp, #56	@ 0x38
 8007b24:	af04      	add	r7, sp, #16
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10b      	bne.n	8007b4c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	623b      	str	r3, [r7, #32]
}
 8007b46:	bf00      	nop
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d10b      	bne.n	8007b6a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b56:	f383 8811 	msr	BASEPRI, r3
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	61fb      	str	r3, [r7, #28]
}
 8007b64:	bf00      	nop
 8007b66:	bf00      	nop
 8007b68:	e7fd      	b.n	8007b66 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b6a:	23a8      	movs	r3, #168	@ 0xa8
 8007b6c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	2ba8      	cmp	r3, #168	@ 0xa8
 8007b72:	d00b      	beq.n	8007b8c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	61bb      	str	r3, [r7, #24]
}
 8007b86:	bf00      	nop
 8007b88:	bf00      	nop
 8007b8a:	e7fd      	b.n	8007b88 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b8c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d01e      	beq.n	8007bd2 <xTaskCreateStatic+0xb2>
 8007b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d01b      	beq.n	8007bd2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ba2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bac:	2300      	movs	r3, #0
 8007bae:	9303      	str	r3, [sp, #12]
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb2:	9302      	str	r3, [sp, #8]
 8007bb4:	f107 0314 	add.w	r3, r7, #20
 8007bb8:	9301      	str	r3, [sp, #4]
 8007bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbc:	9300      	str	r3, [sp, #0]
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	687a      	ldr	r2, [r7, #4]
 8007bc2:	68b9      	ldr	r1, [r7, #8]
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f000 f851 	bl	8007c6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007bcc:	f000 f8f6 	bl	8007dbc <prvAddNewTaskToReadyList>
 8007bd0:	e001      	b.n	8007bd6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007bd6:	697b      	ldr	r3, [r7, #20]
	}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3728      	adds	r7, #40	@ 0x28
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b08c      	sub	sp, #48	@ 0x30
 8007be4:	af04      	add	r7, sp, #16
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	603b      	str	r3, [r7, #0]
 8007bec:	4613      	mov	r3, r2
 8007bee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007bf0:	88fb      	ldrh	r3, [r7, #6]
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	f001 fc79 	bl	80094ec <pvPortMalloc>
 8007bfa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00e      	beq.n	8007c20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c02:	20a8      	movs	r0, #168	@ 0xa8
 8007c04:	f001 fc72 	bl	80094ec <pvPortMalloc>
 8007c08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d003      	beq.n	8007c18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c16:	e005      	b.n	8007c24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c18:	6978      	ldr	r0, [r7, #20]
 8007c1a:	f001 fd3b 	bl	8009694 <vPortFree>
 8007c1e:	e001      	b.n	8007c24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d017      	beq.n	8007c5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c2a:	69fb      	ldr	r3, [r7, #28]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c32:	88fa      	ldrh	r2, [r7, #6]
 8007c34:	2300      	movs	r3, #0
 8007c36:	9303      	str	r3, [sp, #12]
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	9302      	str	r3, [sp, #8]
 8007c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c3e:	9301      	str	r3, [sp, #4]
 8007c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c42:	9300      	str	r3, [sp, #0]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	68b9      	ldr	r1, [r7, #8]
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 f80f 	bl	8007c6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c4e:	69f8      	ldr	r0, [r7, #28]
 8007c50:	f000 f8b4 	bl	8007dbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c54:	2301      	movs	r3, #1
 8007c56:	61bb      	str	r3, [r7, #24]
 8007c58:	e002      	b.n	8007c60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007c5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c60:	69bb      	ldr	r3, [r7, #24]
	}
 8007c62:	4618      	mov	r0, r3
 8007c64:	3720      	adds	r7, #32
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
	...

08007c6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b088      	sub	sp, #32
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	461a      	mov	r2, r3
 8007c84:	21a5      	movs	r1, #165	@ 0xa5
 8007c86:	f001 fe27 	bl	80098d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c8e:	6879      	ldr	r1, [r7, #4]
 8007c90:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007c94:	440b      	add	r3, r1
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	f023 0307 	bic.w	r3, r3, #7
 8007ca2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d00b      	beq.n	8007cc6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	617b      	str	r3, [r7, #20]
}
 8007cc0:	bf00      	nop
 8007cc2:	bf00      	nop
 8007cc4:	e7fd      	b.n	8007cc2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d01f      	beq.n	8007d0c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ccc:	2300      	movs	r3, #0
 8007cce:	61fb      	str	r3, [r7, #28]
 8007cd0:	e012      	b.n	8007cf8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	7819      	ldrb	r1, [r3, #0]
 8007cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	4413      	add	r3, r2
 8007ce0:	3334      	adds	r3, #52	@ 0x34
 8007ce2:	460a      	mov	r2, r1
 8007ce4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	4413      	add	r3, r2
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d006      	beq.n	8007d00 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	61fb      	str	r3, [r7, #28]
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2b0f      	cmp	r3, #15
 8007cfc:	d9e9      	bls.n	8007cd2 <prvInitialiseNewTask+0x66>
 8007cfe:	e000      	b.n	8007d02 <prvInitialiseNewTask+0x96>
			{
				break;
 8007d00:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d0a:	e003      	b.n	8007d14 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d16:	2b37      	cmp	r3, #55	@ 0x37
 8007d18:	d901      	bls.n	8007d1e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d1a:	2337      	movs	r3, #55	@ 0x37
 8007d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d22:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d28:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	3304      	adds	r3, #4
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7ff f965 	bl	8007004 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	3318      	adds	r3, #24
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7ff f960 	bl	8007004 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d58:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6c:	3354      	adds	r3, #84	@ 0x54
 8007d6e:	224c      	movs	r2, #76	@ 0x4c
 8007d70:	2100      	movs	r1, #0
 8007d72:	4618      	mov	r0, r3
 8007d74:	f001 fdb0 	bl	80098d8 <memset>
 8007d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7a:	4a0d      	ldr	r2, [pc, #52]	@ (8007db0 <prvInitialiseNewTask+0x144>)
 8007d7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8007d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d80:	4a0c      	ldr	r2, [pc, #48]	@ (8007db4 <prvInitialiseNewTask+0x148>)
 8007d82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d86:	4a0c      	ldr	r2, [pc, #48]	@ (8007db8 <prvInitialiseNewTask+0x14c>)
 8007d88:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	68f9      	ldr	r1, [r7, #12]
 8007d8e:	69b8      	ldr	r0, [r7, #24]
 8007d90:	f001 f95a 	bl	8009048 <pxPortInitialiseStack>
 8007d94:	4602      	mov	r2, r0
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d002      	beq.n	8007da6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007da6:	bf00      	nop
 8007da8:	3720      	adds	r7, #32
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	24065774 	.word	0x24065774
 8007db4:	240657dc 	.word	0x240657dc
 8007db8:	24065844 	.word	0x24065844

08007dbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007dc4:	f001 fa70 	bl	80092a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	4a2c      	ldr	r2, [pc, #176]	@ (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007dd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dda:	4a2a      	ldr	r2, [pc, #168]	@ (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007de0:	4b27      	ldr	r3, [pc, #156]	@ (8007e80 <prvAddNewTaskToReadyList+0xc4>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d110      	bne.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007de8:	f000 fc2e 	bl	8008648 <prvInitialiseTaskLists>
 8007dec:	e00d      	b.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007dee:	4b26      	ldr	r3, [pc, #152]	@ (8007e88 <prvAddNewTaskToReadyList+0xcc>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007df6:	4b23      	ldr	r3, [pc, #140]	@ (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d802      	bhi.n	8007e0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e04:	4a1f      	ldr	r2, [pc, #124]	@ (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e0a:	4b20      	ldr	r3, [pc, #128]	@ (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	4a1e      	ldr	r2, [pc, #120]	@ (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e14:	4b1d      	ldr	r3, [pc, #116]	@ (8007e8c <prvAddNewTaskToReadyList+0xd0>)
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e20:	4b1b      	ldr	r3, [pc, #108]	@ (8007e90 <prvAddNewTaskToReadyList+0xd4>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d903      	bls.n	8007e30 <prvAddNewTaskToReadyList+0x74>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2c:	4a18      	ldr	r2, [pc, #96]	@ (8007e90 <prvAddNewTaskToReadyList+0xd4>)
 8007e2e:	6013      	str	r3, [r2, #0]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e34:	4613      	mov	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4413      	add	r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4a15      	ldr	r2, [pc, #84]	@ (8007e94 <prvAddNewTaskToReadyList+0xd8>)
 8007e3e:	441a      	add	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	3304      	adds	r3, #4
 8007e44:	4619      	mov	r1, r3
 8007e46:	4610      	mov	r0, r2
 8007e48:	f7ff f8e9 	bl	800701e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e4c:	f001 fa5e 	bl	800930c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e50:	4b0d      	ldr	r3, [pc, #52]	@ (8007e88 <prvAddNewTaskToReadyList+0xcc>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00e      	beq.n	8007e76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e58:	4b0a      	ldr	r3, [pc, #40]	@ (8007e84 <prvAddNewTaskToReadyList+0xc8>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d207      	bcs.n	8007e76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e66:	4b0c      	ldr	r3, [pc, #48]	@ (8007e98 <prvAddNewTaskToReadyList+0xdc>)
 8007e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e76:	bf00      	nop
 8007e78:	3708      	adds	r7, #8
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
 8007e7e:	bf00      	nop
 8007e80:	24001464 	.word	0x24001464
 8007e84:	24000f90 	.word	0x24000f90
 8007e88:	24001470 	.word	0x24001470
 8007e8c:	24001480 	.word	0x24001480
 8007e90:	2400146c 	.word	0x2400146c
 8007e94:	24000f94 	.word	0x24000f94
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d018      	beq.n	8007ee0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007eae:	4b14      	ldr	r3, [pc, #80]	@ (8007f00 <vTaskDelay+0x64>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d00b      	beq.n	8007ece <vTaskDelay+0x32>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60bb      	str	r3, [r7, #8]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ece:	f000 f88b 	bl	8007fe8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 fd09 	bl	80088ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007eda:	f000 f893 	bl	8008004 <xTaskResumeAll>
 8007ede:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d107      	bne.n	8007ef6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007ee6:	4b07      	ldr	r3, [pc, #28]	@ (8007f04 <vTaskDelay+0x68>)
 8007ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eec:	601a      	str	r2, [r3, #0]
 8007eee:	f3bf 8f4f 	dsb	sy
 8007ef2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007ef6:	bf00      	nop
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	2400148c 	.word	0x2400148c
 8007f04:	e000ed04 	.word	0xe000ed04

08007f08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b08a      	sub	sp, #40	@ 0x28
 8007f0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f12:	2300      	movs	r3, #0
 8007f14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f16:	463a      	mov	r2, r7
 8007f18:	1d39      	adds	r1, r7, #4
 8007f1a:	f107 0308 	add.w	r3, r7, #8
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff f81c 	bl	8006f5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f24:	6839      	ldr	r1, [r7, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	68ba      	ldr	r2, [r7, #8]
 8007f2a:	9202      	str	r2, [sp, #8]
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	2300      	movs	r3, #0
 8007f34:	460a      	mov	r2, r1
 8007f36:	4924      	ldr	r1, [pc, #144]	@ (8007fc8 <vTaskStartScheduler+0xc0>)
 8007f38:	4824      	ldr	r0, [pc, #144]	@ (8007fcc <vTaskStartScheduler+0xc4>)
 8007f3a:	f7ff fdf1 	bl	8007b20 <xTaskCreateStatic>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	4a23      	ldr	r2, [pc, #140]	@ (8007fd0 <vTaskStartScheduler+0xc8>)
 8007f42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f44:	4b22      	ldr	r3, [pc, #136]	@ (8007fd0 <vTaskStartScheduler+0xc8>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d002      	beq.n	8007f52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	617b      	str	r3, [r7, #20]
 8007f50:	e001      	b.n	8007f56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f52:	2300      	movs	r3, #0
 8007f54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d102      	bne.n	8007f62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f5c:	f000 fd1a 	bl	8008994 <xTimerCreateTimerTask>
 8007f60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d11b      	bne.n	8007fa0 <vTaskStartScheduler+0x98>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	613b      	str	r3, [r7, #16]
}
 8007f7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f7c:	4b15      	ldr	r3, [pc, #84]	@ (8007fd4 <vTaskStartScheduler+0xcc>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	3354      	adds	r3, #84	@ 0x54
 8007f82:	4a15      	ldr	r2, [pc, #84]	@ (8007fd8 <vTaskStartScheduler+0xd0>)
 8007f84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f86:	4b15      	ldr	r3, [pc, #84]	@ (8007fdc <vTaskStartScheduler+0xd4>)
 8007f88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f8e:	4b14      	ldr	r3, [pc, #80]	@ (8007fe0 <vTaskStartScheduler+0xd8>)
 8007f90:	2201      	movs	r2, #1
 8007f92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f94:	4b13      	ldr	r3, [pc, #76]	@ (8007fe4 <vTaskStartScheduler+0xdc>)
 8007f96:	2200      	movs	r2, #0
 8007f98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f9a:	f001 f8e1 	bl	8009160 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f9e:	e00f      	b.n	8007fc0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fa6:	d10b      	bne.n	8007fc0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	60fb      	str	r3, [r7, #12]
}
 8007fba:	bf00      	nop
 8007fbc:	bf00      	nop
 8007fbe:	e7fd      	b.n	8007fbc <vTaskStartScheduler+0xb4>
}
 8007fc0:	bf00      	nop
 8007fc2:	3718      	adds	r7, #24
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bd80      	pop	{r7, pc}
 8007fc8:	08009acc 	.word	0x08009acc
 8007fcc:	08008619 	.word	0x08008619
 8007fd0:	24001488 	.word	0x24001488
 8007fd4:	24000f90 	.word	0x24000f90
 8007fd8:	24000014 	.word	0x24000014
 8007fdc:	24001484 	.word	0x24001484
 8007fe0:	24001470 	.word	0x24001470
 8007fe4:	24001468 	.word	0x24001468

08007fe8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007fe8:	b480      	push	{r7}
 8007fea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fec:	4b04      	ldr	r3, [pc, #16]	@ (8008000 <vTaskSuspendAll+0x18>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	4a03      	ldr	r2, [pc, #12]	@ (8008000 <vTaskSuspendAll+0x18>)
 8007ff4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ff6:	bf00      	nop
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr
 8008000:	2400148c 	.word	0x2400148c

08008004 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800800e:	2300      	movs	r3, #0
 8008010:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008012:	4b42      	ldr	r3, [pc, #264]	@ (800811c <xTaskResumeAll+0x118>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <xTaskResumeAll+0x2e>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	603b      	str	r3, [r7, #0]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008032:	f001 f939 	bl	80092a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008036:	4b39      	ldr	r3, [pc, #228]	@ (800811c <xTaskResumeAll+0x118>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	3b01      	subs	r3, #1
 800803c:	4a37      	ldr	r2, [pc, #220]	@ (800811c <xTaskResumeAll+0x118>)
 800803e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008040:	4b36      	ldr	r3, [pc, #216]	@ (800811c <xTaskResumeAll+0x118>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d162      	bne.n	800810e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008048:	4b35      	ldr	r3, [pc, #212]	@ (8008120 <xTaskResumeAll+0x11c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d05e      	beq.n	800810e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008050:	e02f      	b.n	80080b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008052:	4b34      	ldr	r3, [pc, #208]	@ (8008124 <xTaskResumeAll+0x120>)
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	3318      	adds	r3, #24
 800805e:	4618      	mov	r0, r3
 8008060:	f7ff f83a 	bl	80070d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	3304      	adds	r3, #4
 8008068:	4618      	mov	r0, r3
 800806a:	f7ff f835 	bl	80070d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008072:	4b2d      	ldr	r3, [pc, #180]	@ (8008128 <xTaskResumeAll+0x124>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	429a      	cmp	r2, r3
 8008078:	d903      	bls.n	8008082 <xTaskResumeAll+0x7e>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807e:	4a2a      	ldr	r2, [pc, #168]	@ (8008128 <xTaskResumeAll+0x124>)
 8008080:	6013      	str	r3, [r2, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008086:	4613      	mov	r3, r2
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	4413      	add	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4a27      	ldr	r2, [pc, #156]	@ (800812c <xTaskResumeAll+0x128>)
 8008090:	441a      	add	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	3304      	adds	r3, #4
 8008096:	4619      	mov	r1, r3
 8008098:	4610      	mov	r0, r2
 800809a:	f7fe ffc0 	bl	800701e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080a2:	4b23      	ldr	r3, [pc, #140]	@ (8008130 <xTaskResumeAll+0x12c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d302      	bcc.n	80080b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80080ac:	4b21      	ldr	r3, [pc, #132]	@ (8008134 <xTaskResumeAll+0x130>)
 80080ae:	2201      	movs	r2, #1
 80080b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080b2:	4b1c      	ldr	r3, [pc, #112]	@ (8008124 <xTaskResumeAll+0x120>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d1cb      	bne.n	8008052 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080c0:	f000 fb66 	bl	8008790 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080c4:	4b1c      	ldr	r3, [pc, #112]	@ (8008138 <xTaskResumeAll+0x134>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d010      	beq.n	80080f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080d0:	f000 f846 	bl	8008160 <xTaskIncrementTick>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d002      	beq.n	80080e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80080da:	4b16      	ldr	r3, [pc, #88]	@ (8008134 <xTaskResumeAll+0x130>)
 80080dc:	2201      	movs	r2, #1
 80080de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	3b01      	subs	r3, #1
 80080e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1f1      	bne.n	80080d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80080ec:	4b12      	ldr	r3, [pc, #72]	@ (8008138 <xTaskResumeAll+0x134>)
 80080ee:	2200      	movs	r2, #0
 80080f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080f2:	4b10      	ldr	r3, [pc, #64]	@ (8008134 <xTaskResumeAll+0x130>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d009      	beq.n	800810e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080fa:	2301      	movs	r3, #1
 80080fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080fe:	4b0f      	ldr	r3, [pc, #60]	@ (800813c <xTaskResumeAll+0x138>)
 8008100:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800810e:	f001 f8fd 	bl	800930c <vPortExitCritical>

	return xAlreadyYielded;
 8008112:	68bb      	ldr	r3, [r7, #8]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3710      	adds	r7, #16
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	2400148c 	.word	0x2400148c
 8008120:	24001464 	.word	0x24001464
 8008124:	24001424 	.word	0x24001424
 8008128:	2400146c 	.word	0x2400146c
 800812c:	24000f94 	.word	0x24000f94
 8008130:	24000f90 	.word	0x24000f90
 8008134:	24001478 	.word	0x24001478
 8008138:	24001474 	.word	0x24001474
 800813c:	e000ed04 	.word	0xe000ed04

08008140 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008140:	b480      	push	{r7}
 8008142:	b083      	sub	sp, #12
 8008144:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008146:	4b05      	ldr	r3, [pc, #20]	@ (800815c <xTaskGetTickCount+0x1c>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800814c:	687b      	ldr	r3, [r7, #4]
}
 800814e:	4618      	mov	r0, r3
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	24001468 	.word	0x24001468

08008160 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b086      	sub	sp, #24
 8008164:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008166:	2300      	movs	r3, #0
 8008168:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800816a:	4b4f      	ldr	r3, [pc, #316]	@ (80082a8 <xTaskIncrementTick+0x148>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b00      	cmp	r3, #0
 8008170:	f040 8090 	bne.w	8008294 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008174:	4b4d      	ldr	r3, [pc, #308]	@ (80082ac <xTaskIncrementTick+0x14c>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	3301      	adds	r3, #1
 800817a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800817c:	4a4b      	ldr	r2, [pc, #300]	@ (80082ac <xTaskIncrementTick+0x14c>)
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d121      	bne.n	80081cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008188:	4b49      	ldr	r3, [pc, #292]	@ (80082b0 <xTaskIncrementTick+0x150>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00b      	beq.n	80081aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	603b      	str	r3, [r7, #0]
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop
 80081a8:	e7fd      	b.n	80081a6 <xTaskIncrementTick+0x46>
 80081aa:	4b41      	ldr	r3, [pc, #260]	@ (80082b0 <xTaskIncrementTick+0x150>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	60fb      	str	r3, [r7, #12]
 80081b0:	4b40      	ldr	r3, [pc, #256]	@ (80082b4 <xTaskIncrementTick+0x154>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a3e      	ldr	r2, [pc, #248]	@ (80082b0 <xTaskIncrementTick+0x150>)
 80081b6:	6013      	str	r3, [r2, #0]
 80081b8:	4a3e      	ldr	r2, [pc, #248]	@ (80082b4 <xTaskIncrementTick+0x154>)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	4b3e      	ldr	r3, [pc, #248]	@ (80082b8 <xTaskIncrementTick+0x158>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3301      	adds	r3, #1
 80081c4:	4a3c      	ldr	r2, [pc, #240]	@ (80082b8 <xTaskIncrementTick+0x158>)
 80081c6:	6013      	str	r3, [r2, #0]
 80081c8:	f000 fae2 	bl	8008790 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081cc:	4b3b      	ldr	r3, [pc, #236]	@ (80082bc <xTaskIncrementTick+0x15c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	693a      	ldr	r2, [r7, #16]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d349      	bcc.n	800826a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081d6:	4b36      	ldr	r3, [pc, #216]	@ (80082b0 <xTaskIncrementTick+0x150>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d104      	bne.n	80081ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081e0:	4b36      	ldr	r3, [pc, #216]	@ (80082bc <xTaskIncrementTick+0x15c>)
 80081e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081e6:	601a      	str	r2, [r3, #0]
					break;
 80081e8:	e03f      	b.n	800826a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081ea:	4b31      	ldr	r3, [pc, #196]	@ (80082b0 <xTaskIncrementTick+0x150>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	68db      	ldr	r3, [r3, #12]
 80081f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	429a      	cmp	r2, r3
 8008200:	d203      	bcs.n	800820a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008202:	4a2e      	ldr	r2, [pc, #184]	@ (80082bc <xTaskIncrementTick+0x15c>)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008208:	e02f      	b.n	800826a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	3304      	adds	r3, #4
 800820e:	4618      	mov	r0, r3
 8008210:	f7fe ff62 	bl	80070d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008218:	2b00      	cmp	r3, #0
 800821a:	d004      	beq.n	8008226 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	3318      	adds	r3, #24
 8008220:	4618      	mov	r0, r3
 8008222:	f7fe ff59 	bl	80070d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800822a:	4b25      	ldr	r3, [pc, #148]	@ (80082c0 <xTaskIncrementTick+0x160>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	429a      	cmp	r2, r3
 8008230:	d903      	bls.n	800823a <xTaskIncrementTick+0xda>
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008236:	4a22      	ldr	r2, [pc, #136]	@ (80082c0 <xTaskIncrementTick+0x160>)
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800823e:	4613      	mov	r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4413      	add	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4a1f      	ldr	r2, [pc, #124]	@ (80082c4 <xTaskIncrementTick+0x164>)
 8008248:	441a      	add	r2, r3
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	3304      	adds	r3, #4
 800824e:	4619      	mov	r1, r3
 8008250:	4610      	mov	r0, r2
 8008252:	f7fe fee4 	bl	800701e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800825a:	4b1b      	ldr	r3, [pc, #108]	@ (80082c8 <xTaskIncrementTick+0x168>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008260:	429a      	cmp	r2, r3
 8008262:	d3b8      	bcc.n	80081d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008264:	2301      	movs	r3, #1
 8008266:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008268:	e7b5      	b.n	80081d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800826a:	4b17      	ldr	r3, [pc, #92]	@ (80082c8 <xTaskIncrementTick+0x168>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008270:	4914      	ldr	r1, [pc, #80]	@ (80082c4 <xTaskIncrementTick+0x164>)
 8008272:	4613      	mov	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d901      	bls.n	8008286 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008282:	2301      	movs	r3, #1
 8008284:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008286:	4b11      	ldr	r3, [pc, #68]	@ (80082cc <xTaskIncrementTick+0x16c>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d007      	beq.n	800829e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800828e:	2301      	movs	r3, #1
 8008290:	617b      	str	r3, [r7, #20]
 8008292:	e004      	b.n	800829e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008294:	4b0e      	ldr	r3, [pc, #56]	@ (80082d0 <xTaskIncrementTick+0x170>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3301      	adds	r3, #1
 800829a:	4a0d      	ldr	r2, [pc, #52]	@ (80082d0 <xTaskIncrementTick+0x170>)
 800829c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800829e:	697b      	ldr	r3, [r7, #20]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3718      	adds	r7, #24
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	2400148c 	.word	0x2400148c
 80082ac:	24001468 	.word	0x24001468
 80082b0:	2400141c 	.word	0x2400141c
 80082b4:	24001420 	.word	0x24001420
 80082b8:	2400147c 	.word	0x2400147c
 80082bc:	24001484 	.word	0x24001484
 80082c0:	2400146c 	.word	0x2400146c
 80082c4:	24000f94 	.word	0x24000f94
 80082c8:	24000f90 	.word	0x24000f90
 80082cc:	24001478 	.word	0x24001478
 80082d0:	24001474 	.word	0x24001474

080082d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082d4:	b480      	push	{r7}
 80082d6:	b085      	sub	sp, #20
 80082d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082da:	4b2b      	ldr	r3, [pc, #172]	@ (8008388 <vTaskSwitchContext+0xb4>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082e2:	4b2a      	ldr	r3, [pc, #168]	@ (800838c <vTaskSwitchContext+0xb8>)
 80082e4:	2201      	movs	r2, #1
 80082e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80082e8:	e047      	b.n	800837a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80082ea:	4b28      	ldr	r3, [pc, #160]	@ (800838c <vTaskSwitchContext+0xb8>)
 80082ec:	2200      	movs	r2, #0
 80082ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f0:	4b27      	ldr	r3, [pc, #156]	@ (8008390 <vTaskSwitchContext+0xbc>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	60fb      	str	r3, [r7, #12]
 80082f6:	e011      	b.n	800831c <vTaskSwitchContext+0x48>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d10b      	bne.n	8008316 <vTaskSwitchContext+0x42>
	__asm volatile
 80082fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	607b      	str	r3, [r7, #4]
}
 8008310:	bf00      	nop
 8008312:	bf00      	nop
 8008314:	e7fd      	b.n	8008312 <vTaskSwitchContext+0x3e>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	3b01      	subs	r3, #1
 800831a:	60fb      	str	r3, [r7, #12]
 800831c:	491d      	ldr	r1, [pc, #116]	@ (8008394 <vTaskSwitchContext+0xc0>)
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	4613      	mov	r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	4413      	add	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	440b      	add	r3, r1
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d0e3      	beq.n	80082f8 <vTaskSwitchContext+0x24>
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	4613      	mov	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	4413      	add	r3, r2
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4a16      	ldr	r2, [pc, #88]	@ (8008394 <vTaskSwitchContext+0xc0>)
 800833c:	4413      	add	r3, r2
 800833e:	60bb      	str	r3, [r7, #8]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	685a      	ldr	r2, [r3, #4]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	605a      	str	r2, [r3, #4]
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	685a      	ldr	r2, [r3, #4]
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	3308      	adds	r3, #8
 8008352:	429a      	cmp	r2, r3
 8008354:	d104      	bne.n	8008360 <vTaskSwitchContext+0x8c>
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	605a      	str	r2, [r3, #4]
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	4a0c      	ldr	r2, [pc, #48]	@ (8008398 <vTaskSwitchContext+0xc4>)
 8008368:	6013      	str	r3, [r2, #0]
 800836a:	4a09      	ldr	r2, [pc, #36]	@ (8008390 <vTaskSwitchContext+0xbc>)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008370:	4b09      	ldr	r3, [pc, #36]	@ (8008398 <vTaskSwitchContext+0xc4>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3354      	adds	r3, #84	@ 0x54
 8008376:	4a09      	ldr	r2, [pc, #36]	@ (800839c <vTaskSwitchContext+0xc8>)
 8008378:	6013      	str	r3, [r2, #0]
}
 800837a:	bf00      	nop
 800837c:	3714      	adds	r7, #20
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	2400148c 	.word	0x2400148c
 800838c:	24001478 	.word	0x24001478
 8008390:	2400146c 	.word	0x2400146c
 8008394:	24000f94 	.word	0x24000f94
 8008398:	24000f90 	.word	0x24000f90
 800839c:	24000014 	.word	0x24000014

080083a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d10b      	bne.n	80083c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80083b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b4:	f383 8811 	msr	BASEPRI, r3
 80083b8:	f3bf 8f6f 	isb	sy
 80083bc:	f3bf 8f4f 	dsb	sy
 80083c0:	60fb      	str	r3, [r7, #12]
}
 80083c2:	bf00      	nop
 80083c4:	bf00      	nop
 80083c6:	e7fd      	b.n	80083c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80083c8:	4b07      	ldr	r3, [pc, #28]	@ (80083e8 <vTaskPlaceOnEventList+0x48>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3318      	adds	r3, #24
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f7fe fe48 	bl	8007066 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80083d6:	2101      	movs	r1, #1
 80083d8:	6838      	ldr	r0, [r7, #0]
 80083da:	f000 fa87 	bl	80088ec <prvAddCurrentTaskToDelayedList>
}
 80083de:	bf00      	nop
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	24000f90 	.word	0x24000f90

080083ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10b      	bne.n	8008416 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	617b      	str	r3, [r7, #20]
}
 8008410:	bf00      	nop
 8008412:	bf00      	nop
 8008414:	e7fd      	b.n	8008412 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008416:	4b0a      	ldr	r3, [pc, #40]	@ (8008440 <vTaskPlaceOnEventListRestricted+0x54>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	3318      	adds	r3, #24
 800841c:	4619      	mov	r1, r3
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f7fe fdfd 	bl	800701e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d002      	beq.n	8008430 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800842a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800842e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008430:	6879      	ldr	r1, [r7, #4]
 8008432:	68b8      	ldr	r0, [r7, #8]
 8008434:	f000 fa5a 	bl	80088ec <prvAddCurrentTaskToDelayedList>
	}
 8008438:	bf00      	nop
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	24000f90 	.word	0x24000f90

08008444 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b086      	sub	sp, #24
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d10b      	bne.n	8008472 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800845a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845e:	f383 8811 	msr	BASEPRI, r3
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	f3bf 8f4f 	dsb	sy
 800846a:	60fb      	str	r3, [r7, #12]
}
 800846c:	bf00      	nop
 800846e:	bf00      	nop
 8008470:	e7fd      	b.n	800846e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	3318      	adds	r3, #24
 8008476:	4618      	mov	r0, r3
 8008478:	f7fe fe2e 	bl	80070d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800847c:	4b1d      	ldr	r3, [pc, #116]	@ (80084f4 <xTaskRemoveFromEventList+0xb0>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d11d      	bne.n	80084c0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	3304      	adds	r3, #4
 8008488:	4618      	mov	r0, r3
 800848a:	f7fe fe25 	bl	80070d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008492:	4b19      	ldr	r3, [pc, #100]	@ (80084f8 <xTaskRemoveFromEventList+0xb4>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d903      	bls.n	80084a2 <xTaskRemoveFromEventList+0x5e>
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800849e:	4a16      	ldr	r2, [pc, #88]	@ (80084f8 <xTaskRemoveFromEventList+0xb4>)
 80084a0:	6013      	str	r3, [r2, #0]
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084a6:	4613      	mov	r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	4413      	add	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	4a13      	ldr	r2, [pc, #76]	@ (80084fc <xTaskRemoveFromEventList+0xb8>)
 80084b0:	441a      	add	r2, r3
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	3304      	adds	r3, #4
 80084b6:	4619      	mov	r1, r3
 80084b8:	4610      	mov	r0, r2
 80084ba:	f7fe fdb0 	bl	800701e <vListInsertEnd>
 80084be:	e005      	b.n	80084cc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	3318      	adds	r3, #24
 80084c4:	4619      	mov	r1, r3
 80084c6:	480e      	ldr	r0, [pc, #56]	@ (8008500 <xTaskRemoveFromEventList+0xbc>)
 80084c8:	f7fe fda9 	bl	800701e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008504 <xTaskRemoveFromEventList+0xc0>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d905      	bls.n	80084e6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80084da:	2301      	movs	r3, #1
 80084dc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80084de:	4b0a      	ldr	r3, [pc, #40]	@ (8008508 <xTaskRemoveFromEventList+0xc4>)
 80084e0:	2201      	movs	r2, #1
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	e001      	b.n	80084ea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80084e6:	2300      	movs	r3, #0
 80084e8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80084ea:	697b      	ldr	r3, [r7, #20]
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3718      	adds	r7, #24
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}
 80084f4:	2400148c 	.word	0x2400148c
 80084f8:	2400146c 	.word	0x2400146c
 80084fc:	24000f94 	.word	0x24000f94
 8008500:	24001424 	.word	0x24001424
 8008504:	24000f90 	.word	0x24000f90
 8008508:	24001478 	.word	0x24001478

0800850c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008514:	4b06      	ldr	r3, [pc, #24]	@ (8008530 <vTaskInternalSetTimeOutState+0x24>)
 8008516:	681a      	ldr	r2, [r3, #0]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800851c:	4b05      	ldr	r3, [pc, #20]	@ (8008534 <vTaskInternalSetTimeOutState+0x28>)
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	605a      	str	r2, [r3, #4]
}
 8008524:	bf00      	nop
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr
 8008530:	2400147c 	.word	0x2400147c
 8008534:	24001468 	.word	0x24001468

08008538 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b088      	sub	sp, #32
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d10b      	bne.n	8008560 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	613b      	str	r3, [r7, #16]
}
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	e7fd      	b.n	800855c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d10b      	bne.n	800857e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	60fb      	str	r3, [r7, #12]
}
 8008578:	bf00      	nop
 800857a:	bf00      	nop
 800857c:	e7fd      	b.n	800857a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800857e:	f000 fe93 	bl	80092a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008582:	4b1d      	ldr	r3, [pc, #116]	@ (80085f8 <xTaskCheckForTimeOut+0xc0>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	69ba      	ldr	r2, [r7, #24]
 800858e:	1ad3      	subs	r3, r2, r3
 8008590:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800859a:	d102      	bne.n	80085a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800859c:	2300      	movs	r3, #0
 800859e:	61fb      	str	r3, [r7, #28]
 80085a0:	e023      	b.n	80085ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681a      	ldr	r2, [r3, #0]
 80085a6:	4b15      	ldr	r3, [pc, #84]	@ (80085fc <xTaskCheckForTimeOut+0xc4>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d007      	beq.n	80085be <xTaskCheckForTimeOut+0x86>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	69ba      	ldr	r2, [r7, #24]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d302      	bcc.n	80085be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80085b8:	2301      	movs	r3, #1
 80085ba:	61fb      	str	r3, [r7, #28]
 80085bc:	e015      	b.n	80085ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d20b      	bcs.n	80085e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	1ad2      	subs	r2, r2, r3
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f7ff ff99 	bl	800850c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80085da:	2300      	movs	r3, #0
 80085dc:	61fb      	str	r3, [r7, #28]
 80085de:	e004      	b.n	80085ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	2200      	movs	r2, #0
 80085e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80085e6:	2301      	movs	r3, #1
 80085e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80085ea:	f000 fe8f 	bl	800930c <vPortExitCritical>

	return xReturn;
 80085ee:	69fb      	ldr	r3, [r7, #28]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3720      	adds	r7, #32
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	24001468 	.word	0x24001468
 80085fc:	2400147c 	.word	0x2400147c

08008600 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008600:	b480      	push	{r7}
 8008602:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008604:	4b03      	ldr	r3, [pc, #12]	@ (8008614 <vTaskMissedYield+0x14>)
 8008606:	2201      	movs	r2, #1
 8008608:	601a      	str	r2, [r3, #0]
}
 800860a:	bf00      	nop
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr
 8008614:	24001478 	.word	0x24001478

08008618 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008620:	f000 f852 	bl	80086c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008624:	4b06      	ldr	r3, [pc, #24]	@ (8008640 <prvIdleTask+0x28>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d9f9      	bls.n	8008620 <prvIdleTask+0x8>
			{
				taskYIELD();
 800862c:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <prvIdleTask+0x2c>)
 800862e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800863c:	e7f0      	b.n	8008620 <prvIdleTask+0x8>
 800863e:	bf00      	nop
 8008640:	24000f94 	.word	0x24000f94
 8008644:	e000ed04 	.word	0xe000ed04

08008648 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800864e:	2300      	movs	r3, #0
 8008650:	607b      	str	r3, [r7, #4]
 8008652:	e00c      	b.n	800866e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	4613      	mov	r3, r2
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	4413      	add	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	4a12      	ldr	r2, [pc, #72]	@ (80086a8 <prvInitialiseTaskLists+0x60>)
 8008660:	4413      	add	r3, r2
 8008662:	4618      	mov	r0, r3
 8008664:	f7fe fcae 	bl	8006fc4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	3301      	adds	r3, #1
 800866c:	607b      	str	r3, [r7, #4]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b37      	cmp	r3, #55	@ 0x37
 8008672:	d9ef      	bls.n	8008654 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008674:	480d      	ldr	r0, [pc, #52]	@ (80086ac <prvInitialiseTaskLists+0x64>)
 8008676:	f7fe fca5 	bl	8006fc4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800867a:	480d      	ldr	r0, [pc, #52]	@ (80086b0 <prvInitialiseTaskLists+0x68>)
 800867c:	f7fe fca2 	bl	8006fc4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008680:	480c      	ldr	r0, [pc, #48]	@ (80086b4 <prvInitialiseTaskLists+0x6c>)
 8008682:	f7fe fc9f 	bl	8006fc4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008686:	480c      	ldr	r0, [pc, #48]	@ (80086b8 <prvInitialiseTaskLists+0x70>)
 8008688:	f7fe fc9c 	bl	8006fc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800868c:	480b      	ldr	r0, [pc, #44]	@ (80086bc <prvInitialiseTaskLists+0x74>)
 800868e:	f7fe fc99 	bl	8006fc4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008692:	4b0b      	ldr	r3, [pc, #44]	@ (80086c0 <prvInitialiseTaskLists+0x78>)
 8008694:	4a05      	ldr	r2, [pc, #20]	@ (80086ac <prvInitialiseTaskLists+0x64>)
 8008696:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008698:	4b0a      	ldr	r3, [pc, #40]	@ (80086c4 <prvInitialiseTaskLists+0x7c>)
 800869a:	4a05      	ldr	r2, [pc, #20]	@ (80086b0 <prvInitialiseTaskLists+0x68>)
 800869c:	601a      	str	r2, [r3, #0]
}
 800869e:	bf00      	nop
 80086a0:	3708      	adds	r7, #8
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop
 80086a8:	24000f94 	.word	0x24000f94
 80086ac:	240013f4 	.word	0x240013f4
 80086b0:	24001408 	.word	0x24001408
 80086b4:	24001424 	.word	0x24001424
 80086b8:	24001438 	.word	0x24001438
 80086bc:	24001450 	.word	0x24001450
 80086c0:	2400141c 	.word	0x2400141c
 80086c4:	24001420 	.word	0x24001420

080086c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086ce:	e019      	b.n	8008704 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086d0:	f000 fdea 	bl	80092a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086d4:	4b10      	ldr	r3, [pc, #64]	@ (8008718 <prvCheckTasksWaitingTermination+0x50>)
 80086d6:	68db      	ldr	r3, [r3, #12]
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	3304      	adds	r3, #4
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7fe fcf9 	bl	80070d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80086e6:	4b0d      	ldr	r3, [pc, #52]	@ (800871c <prvCheckTasksWaitingTermination+0x54>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3b01      	subs	r3, #1
 80086ec:	4a0b      	ldr	r2, [pc, #44]	@ (800871c <prvCheckTasksWaitingTermination+0x54>)
 80086ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80086f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008720 <prvCheckTasksWaitingTermination+0x58>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	3b01      	subs	r3, #1
 80086f6:	4a0a      	ldr	r2, [pc, #40]	@ (8008720 <prvCheckTasksWaitingTermination+0x58>)
 80086f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80086fa:	f000 fe07 	bl	800930c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f810 	bl	8008724 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008704:	4b06      	ldr	r3, [pc, #24]	@ (8008720 <prvCheckTasksWaitingTermination+0x58>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1e1      	bne.n	80086d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	3708      	adds	r7, #8
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	24001438 	.word	0x24001438
 800871c:	24001464 	.word	0x24001464
 8008720:	2400144c 	.word	0x2400144c

08008724 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	3354      	adds	r3, #84	@ 0x54
 8008730:	4618      	mov	r0, r3
 8008732:	f001 f8d9 	bl	80098e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800873c:	2b00      	cmp	r3, #0
 800873e:	d108      	bne.n	8008752 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008744:	4618      	mov	r0, r3
 8008746:	f000 ffa5 	bl	8009694 <vPortFree>
				vPortFree( pxTCB );
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 ffa2 	bl	8009694 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008750:	e019      	b.n	8008786 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008758:	2b01      	cmp	r3, #1
 800875a:	d103      	bne.n	8008764 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 ff99 	bl	8009694 <vPortFree>
	}
 8008762:	e010      	b.n	8008786 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800876a:	2b02      	cmp	r3, #2
 800876c:	d00b      	beq.n	8008786 <prvDeleteTCB+0x62>
	__asm volatile
 800876e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	60fb      	str	r3, [r7, #12]
}
 8008780:	bf00      	nop
 8008782:	bf00      	nop
 8008784:	e7fd      	b.n	8008782 <prvDeleteTCB+0x5e>
	}
 8008786:	bf00      	nop
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
	...

08008790 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008790:	b480      	push	{r7}
 8008792:	b083      	sub	sp, #12
 8008794:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008796:	4b0c      	ldr	r3, [pc, #48]	@ (80087c8 <prvResetNextTaskUnblockTime+0x38>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d104      	bne.n	80087aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087a0:	4b0a      	ldr	r3, [pc, #40]	@ (80087cc <prvResetNextTaskUnblockTime+0x3c>)
 80087a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087a8:	e008      	b.n	80087bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087aa:	4b07      	ldr	r3, [pc, #28]	@ (80087c8 <prvResetNextTaskUnblockTime+0x38>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	4a04      	ldr	r2, [pc, #16]	@ (80087cc <prvResetNextTaskUnblockTime+0x3c>)
 80087ba:	6013      	str	r3, [r2, #0]
}
 80087bc:	bf00      	nop
 80087be:	370c      	adds	r7, #12
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr
 80087c8:	2400141c 	.word	0x2400141c
 80087cc:	24001484 	.word	0x24001484

080087d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80087d6:	4b0b      	ldr	r3, [pc, #44]	@ (8008804 <xTaskGetSchedulerState+0x34>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d102      	bne.n	80087e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80087de:	2301      	movs	r3, #1
 80087e0:	607b      	str	r3, [r7, #4]
 80087e2:	e008      	b.n	80087f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087e4:	4b08      	ldr	r3, [pc, #32]	@ (8008808 <xTaskGetSchedulerState+0x38>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d102      	bne.n	80087f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80087ec:	2302      	movs	r3, #2
 80087ee:	607b      	str	r3, [r7, #4]
 80087f0:	e001      	b.n	80087f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80087f2:	2300      	movs	r3, #0
 80087f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80087f6:	687b      	ldr	r3, [r7, #4]
	}
 80087f8:	4618      	mov	r0, r3
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr
 8008804:	24001470 	.word	0x24001470
 8008808:	2400148c 	.word	0x2400148c

0800880c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800880c:	b580      	push	{r7, lr}
 800880e:	b086      	sub	sp, #24
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008818:	2300      	movs	r3, #0
 800881a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d058      	beq.n	80088d4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008822:	4b2f      	ldr	r3, [pc, #188]	@ (80088e0 <xTaskPriorityDisinherit+0xd4>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	429a      	cmp	r2, r3
 800882a:	d00b      	beq.n	8008844 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800882c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008830:	f383 8811 	msr	BASEPRI, r3
 8008834:	f3bf 8f6f 	isb	sy
 8008838:	f3bf 8f4f 	dsb	sy
 800883c:	60fb      	str	r3, [r7, #12]
}
 800883e:	bf00      	nop
 8008840:	bf00      	nop
 8008842:	e7fd      	b.n	8008840 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008848:	2b00      	cmp	r3, #0
 800884a:	d10b      	bne.n	8008864 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	60bb      	str	r3, [r7, #8]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008868:	1e5a      	subs	r2, r3, #1
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008876:	429a      	cmp	r2, r3
 8008878:	d02c      	beq.n	80088d4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800887e:	2b00      	cmp	r3, #0
 8008880:	d128      	bne.n	80088d4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	3304      	adds	r3, #4
 8008886:	4618      	mov	r0, r3
 8008888:	f7fe fc26 	bl	80070d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008898:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a4:	4b0f      	ldr	r3, [pc, #60]	@ (80088e4 <xTaskPriorityDisinherit+0xd8>)
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d903      	bls.n	80088b4 <xTaskPriorityDisinherit+0xa8>
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088b0:	4a0c      	ldr	r2, [pc, #48]	@ (80088e4 <xTaskPriorityDisinherit+0xd8>)
 80088b2:	6013      	str	r3, [r2, #0]
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b8:	4613      	mov	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	4a09      	ldr	r2, [pc, #36]	@ (80088e8 <xTaskPriorityDisinherit+0xdc>)
 80088c2:	441a      	add	r2, r3
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	3304      	adds	r3, #4
 80088c8:	4619      	mov	r1, r3
 80088ca:	4610      	mov	r0, r2
 80088cc:	f7fe fba7 	bl	800701e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80088d0:	2301      	movs	r3, #1
 80088d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80088d4:	697b      	ldr	r3, [r7, #20]
	}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3718      	adds	r7, #24
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	24000f90 	.word	0x24000f90
 80088e4:	2400146c 	.word	0x2400146c
 80088e8:	24000f94 	.word	0x24000f94

080088ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80088f6:	4b21      	ldr	r3, [pc, #132]	@ (800897c <prvAddCurrentTaskToDelayedList+0x90>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088fc:	4b20      	ldr	r3, [pc, #128]	@ (8008980 <prvAddCurrentTaskToDelayedList+0x94>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3304      	adds	r3, #4
 8008902:	4618      	mov	r0, r3
 8008904:	f7fe fbe8 	bl	80070d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800890e:	d10a      	bne.n	8008926 <prvAddCurrentTaskToDelayedList+0x3a>
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d007      	beq.n	8008926 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008916:	4b1a      	ldr	r3, [pc, #104]	@ (8008980 <prvAddCurrentTaskToDelayedList+0x94>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	3304      	adds	r3, #4
 800891c:	4619      	mov	r1, r3
 800891e:	4819      	ldr	r0, [pc, #100]	@ (8008984 <prvAddCurrentTaskToDelayedList+0x98>)
 8008920:	f7fe fb7d 	bl	800701e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008924:	e026      	b.n	8008974 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4413      	add	r3, r2
 800892c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800892e:	4b14      	ldr	r3, [pc, #80]	@ (8008980 <prvAddCurrentTaskToDelayedList+0x94>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	429a      	cmp	r2, r3
 800893c:	d209      	bcs.n	8008952 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800893e:	4b12      	ldr	r3, [pc, #72]	@ (8008988 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	4b0f      	ldr	r3, [pc, #60]	@ (8008980 <prvAddCurrentTaskToDelayedList+0x94>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	3304      	adds	r3, #4
 8008948:	4619      	mov	r1, r3
 800894a:	4610      	mov	r0, r2
 800894c:	f7fe fb8b 	bl	8007066 <vListInsert>
}
 8008950:	e010      	b.n	8008974 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008952:	4b0e      	ldr	r3, [pc, #56]	@ (800898c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	4b0a      	ldr	r3, [pc, #40]	@ (8008980 <prvAddCurrentTaskToDelayedList+0x94>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	3304      	adds	r3, #4
 800895c:	4619      	mov	r1, r3
 800895e:	4610      	mov	r0, r2
 8008960:	f7fe fb81 	bl	8007066 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008964:	4b0a      	ldr	r3, [pc, #40]	@ (8008990 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	429a      	cmp	r2, r3
 800896c:	d202      	bcs.n	8008974 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800896e:	4a08      	ldr	r2, [pc, #32]	@ (8008990 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	6013      	str	r3, [r2, #0]
}
 8008974:	bf00      	nop
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	24001468 	.word	0x24001468
 8008980:	24000f90 	.word	0x24000f90
 8008984:	24001450 	.word	0x24001450
 8008988:	24001420 	.word	0x24001420
 800898c:	2400141c 	.word	0x2400141c
 8008990:	24001484 	.word	0x24001484

08008994 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b08a      	sub	sp, #40	@ 0x28
 8008998:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800899a:	2300      	movs	r3, #0
 800899c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800899e:	f000 fb13 	bl	8008fc8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80089a2:	4b1d      	ldr	r3, [pc, #116]	@ (8008a18 <xTimerCreateTimerTask+0x84>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d021      	beq.n	80089ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80089ae:	2300      	movs	r3, #0
 80089b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80089b2:	1d3a      	adds	r2, r7, #4
 80089b4:	f107 0108 	add.w	r1, r7, #8
 80089b8:	f107 030c 	add.w	r3, r7, #12
 80089bc:	4618      	mov	r0, r3
 80089be:	f7fe fae7 	bl	8006f90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80089c2:	6879      	ldr	r1, [r7, #4]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	68fa      	ldr	r2, [r7, #12]
 80089c8:	9202      	str	r2, [sp, #8]
 80089ca:	9301      	str	r3, [sp, #4]
 80089cc:	2302      	movs	r3, #2
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	2300      	movs	r3, #0
 80089d2:	460a      	mov	r2, r1
 80089d4:	4911      	ldr	r1, [pc, #68]	@ (8008a1c <xTimerCreateTimerTask+0x88>)
 80089d6:	4812      	ldr	r0, [pc, #72]	@ (8008a20 <xTimerCreateTimerTask+0x8c>)
 80089d8:	f7ff f8a2 	bl	8007b20 <xTaskCreateStatic>
 80089dc:	4603      	mov	r3, r0
 80089de:	4a11      	ldr	r2, [pc, #68]	@ (8008a24 <xTimerCreateTimerTask+0x90>)
 80089e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80089e2:	4b10      	ldr	r3, [pc, #64]	@ (8008a24 <xTimerCreateTimerTask+0x90>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80089ea:	2301      	movs	r3, #1
 80089ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10b      	bne.n	8008a0c <xTimerCreateTimerTask+0x78>
	__asm volatile
 80089f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f8:	f383 8811 	msr	BASEPRI, r3
 80089fc:	f3bf 8f6f 	isb	sy
 8008a00:	f3bf 8f4f 	dsb	sy
 8008a04:	613b      	str	r3, [r7, #16]
}
 8008a06:	bf00      	nop
 8008a08:	bf00      	nop
 8008a0a:	e7fd      	b.n	8008a08 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a0c:	697b      	ldr	r3, [r7, #20]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3718      	adds	r7, #24
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	240014c0 	.word	0x240014c0
 8008a1c:	08009ad4 	.word	0x08009ad4
 8008a20:	08008b61 	.word	0x08008b61
 8008a24:	240014c4 	.word	0x240014c4

08008a28 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b08a      	sub	sp, #40	@ 0x28
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	60f8      	str	r0, [r7, #12]
 8008a30:	60b9      	str	r1, [r7, #8]
 8008a32:	607a      	str	r2, [r7, #4]
 8008a34:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10b      	bne.n	8008a58 <xTimerGenericCommand+0x30>
	__asm volatile
 8008a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	623b      	str	r3, [r7, #32]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a58:	4b19      	ldr	r3, [pc, #100]	@ (8008ac0 <xTimerGenericCommand+0x98>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d02a      	beq.n	8008ab6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	2b05      	cmp	r3, #5
 8008a70:	dc18      	bgt.n	8008aa4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a72:	f7ff fead 	bl	80087d0 <xTaskGetSchedulerState>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d109      	bne.n	8008a90 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a7c:	4b10      	ldr	r3, [pc, #64]	@ (8008ac0 <xTimerGenericCommand+0x98>)
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	f107 0110 	add.w	r1, r7, #16
 8008a84:	2300      	movs	r3, #0
 8008a86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a88:	f7fe fc5a 	bl	8007340 <xQueueGenericSend>
 8008a8c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008a8e:	e012      	b.n	8008ab6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a90:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac0 <xTimerGenericCommand+0x98>)
 8008a92:	6818      	ldr	r0, [r3, #0]
 8008a94:	f107 0110 	add.w	r1, r7, #16
 8008a98:	2300      	movs	r3, #0
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f7fe fc50 	bl	8007340 <xQueueGenericSend>
 8008aa0:	6278      	str	r0, [r7, #36]	@ 0x24
 8008aa2:	e008      	b.n	8008ab6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008aa4:	4b06      	ldr	r3, [pc, #24]	@ (8008ac0 <xTimerGenericCommand+0x98>)
 8008aa6:	6818      	ldr	r0, [r3, #0]
 8008aa8:	f107 0110 	add.w	r1, r7, #16
 8008aac:	2300      	movs	r3, #0
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	f7fe fd48 	bl	8007544 <xQueueGenericSendFromISR>
 8008ab4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3728      	adds	r7, #40	@ 0x28
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	240014c0 	.word	0x240014c0

08008ac4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b088      	sub	sp, #32
 8008ac8:	af02      	add	r7, sp, #8
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ace:	4b23      	ldr	r3, [pc, #140]	@ (8008b5c <prvProcessExpiredTimer+0x98>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	3304      	adds	r3, #4
 8008adc:	4618      	mov	r0, r3
 8008ade:	f7fe fafb 	bl	80070d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ae8:	f003 0304 	and.w	r3, r3, #4
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d023      	beq.n	8008b38 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	699a      	ldr	r2, [r3, #24]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	18d1      	adds	r1, r2, r3
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	6978      	ldr	r0, [r7, #20]
 8008afe:	f000 f8d5 	bl	8008cac <prvInsertTimerInActiveList>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d020      	beq.n	8008b4a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b08:	2300      	movs	r3, #0
 8008b0a:	9300      	str	r3, [sp, #0]
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	687a      	ldr	r2, [r7, #4]
 8008b10:	2100      	movs	r1, #0
 8008b12:	6978      	ldr	r0, [r7, #20]
 8008b14:	f7ff ff88 	bl	8008a28 <xTimerGenericCommand>
 8008b18:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d114      	bne.n	8008b4a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	60fb      	str	r3, [r7, #12]
}
 8008b32:	bf00      	nop
 8008b34:	bf00      	nop
 8008b36:	e7fd      	b.n	8008b34 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b3e:	f023 0301 	bic.w	r3, r3, #1
 8008b42:	b2da      	uxtb	r2, r3
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	6a1b      	ldr	r3, [r3, #32]
 8008b4e:	6978      	ldr	r0, [r7, #20]
 8008b50:	4798      	blx	r3
}
 8008b52:	bf00      	nop
 8008b54:	3718      	adds	r7, #24
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	240014b8 	.word	0x240014b8

08008b60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b68:	f107 0308 	add.w	r3, r7, #8
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f000 f859 	bl	8008c24 <prvGetNextExpireTime>
 8008b72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	4619      	mov	r1, r3
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f000 f805 	bl	8008b88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b7e:	f000 f8d7 	bl	8008d30 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b82:	bf00      	nop
 8008b84:	e7f0      	b.n	8008b68 <prvTimerTask+0x8>
	...

08008b88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b92:	f7ff fa29 	bl	8007fe8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b96:	f107 0308 	add.w	r3, r7, #8
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f000 f866 	bl	8008c6c <prvSampleTimeNow>
 8008ba0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d130      	bne.n	8008c0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d10a      	bne.n	8008bc4 <prvProcessTimerOrBlockTask+0x3c>
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d806      	bhi.n	8008bc4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008bb6:	f7ff fa25 	bl	8008004 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008bba:	68f9      	ldr	r1, [r7, #12]
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f7ff ff81 	bl	8008ac4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008bc2:	e024      	b.n	8008c0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d008      	beq.n	8008bdc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008bca:	4b13      	ldr	r3, [pc, #76]	@ (8008c18 <prvProcessTimerOrBlockTask+0x90>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d101      	bne.n	8008bd8 <prvProcessTimerOrBlockTask+0x50>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e000      	b.n	8008bda <prvProcessTimerOrBlockTask+0x52>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8008c1c <prvProcessTimerOrBlockTask+0x94>)
 8008bde:	6818      	ldr	r0, [r3, #0]
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	1ad3      	subs	r3, r2, r3
 8008be6:	683a      	ldr	r2, [r7, #0]
 8008be8:	4619      	mov	r1, r3
 8008bea:	f7fe ff65 	bl	8007ab8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008bee:	f7ff fa09 	bl	8008004 <xTaskResumeAll>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d10a      	bne.n	8008c0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008bf8:	4b09      	ldr	r3, [pc, #36]	@ (8008c20 <prvProcessTimerOrBlockTask+0x98>)
 8008bfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bfe:	601a      	str	r2, [r3, #0]
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	f3bf 8f6f 	isb	sy
}
 8008c08:	e001      	b.n	8008c0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c0a:	f7ff f9fb 	bl	8008004 <xTaskResumeAll>
}
 8008c0e:	bf00      	nop
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}
 8008c16:	bf00      	nop
 8008c18:	240014bc 	.word	0x240014bc
 8008c1c:	240014c0 	.word	0x240014c0
 8008c20:	e000ed04 	.word	0xe000ed04

08008c24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8008c68 <prvGetNextExpireTime+0x44>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d101      	bne.n	8008c3a <prvGetNextExpireTime+0x16>
 8008c36:	2201      	movs	r2, #1
 8008c38:	e000      	b.n	8008c3c <prvGetNextExpireTime+0x18>
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d105      	bne.n	8008c54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c48:	4b07      	ldr	r3, [pc, #28]	@ (8008c68 <prvGetNextExpireTime+0x44>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	60fb      	str	r3, [r7, #12]
 8008c52:	e001      	b.n	8008c58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c54:	2300      	movs	r3, #0
 8008c56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c58:	68fb      	ldr	r3, [r7, #12]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3714      	adds	r7, #20
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	240014b8 	.word	0x240014b8

08008c6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c74:	f7ff fa64 	bl	8008140 <xTaskGetTickCount>
 8008c78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8008ca8 <prvSampleTimeNow+0x3c>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d205      	bcs.n	8008c90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c84:	f000 f93a 	bl	8008efc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	e002      	b.n	8008c96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c96:	4a04      	ldr	r2, [pc, #16]	@ (8008ca8 <prvSampleTimeNow+0x3c>)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3710      	adds	r7, #16
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	240014c8 	.word	0x240014c8

08008cac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b086      	sub	sp, #24
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
 8008cb8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	68fa      	ldr	r2, [r7, #12]
 8008cc8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d812      	bhi.n	8008cf8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	1ad2      	subs	r2, r2, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	699b      	ldr	r3, [r3, #24]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d302      	bcc.n	8008ce6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	617b      	str	r3, [r7, #20]
 8008ce4:	e01b      	b.n	8008d1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ce6:	4b10      	ldr	r3, [pc, #64]	@ (8008d28 <prvInsertTimerInActiveList+0x7c>)
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	3304      	adds	r3, #4
 8008cee:	4619      	mov	r1, r3
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	f7fe f9b8 	bl	8007066 <vListInsert>
 8008cf6:	e012      	b.n	8008d1e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008cf8:	687a      	ldr	r2, [r7, #4]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	429a      	cmp	r2, r3
 8008cfe:	d206      	bcs.n	8008d0e <prvInsertTimerInActiveList+0x62>
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d302      	bcc.n	8008d0e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	617b      	str	r3, [r7, #20]
 8008d0c:	e007      	b.n	8008d1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d0e:	4b07      	ldr	r3, [pc, #28]	@ (8008d2c <prvInsertTimerInActiveList+0x80>)
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	3304      	adds	r3, #4
 8008d16:	4619      	mov	r1, r3
 8008d18:	4610      	mov	r0, r2
 8008d1a:	f7fe f9a4 	bl	8007066 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008d1e:	697b      	ldr	r3, [r7, #20]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3718      	adds	r7, #24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	240014bc 	.word	0x240014bc
 8008d2c:	240014b8 	.word	0x240014b8

08008d30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b08e      	sub	sp, #56	@ 0x38
 8008d34:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d36:	e0ce      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	da19      	bge.n	8008d72 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008d3e:	1d3b      	adds	r3, r7, #4
 8008d40:	3304      	adds	r3, #4
 8008d42:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d10b      	bne.n	8008d62 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	61fb      	str	r3, [r7, #28]
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	e7fd      	b.n	8008d5e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d68:	6850      	ldr	r0, [r2, #4]
 8008d6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d6c:	6892      	ldr	r2, [r2, #8]
 8008d6e:	4611      	mov	r1, r2
 8008d70:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f2c0 80ae 	blt.w	8008ed6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d004      	beq.n	8008d90 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d88:	3304      	adds	r3, #4
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7fe f9a4 	bl	80070d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d90:	463b      	mov	r3, r7
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7ff ff6a 	bl	8008c6c <prvSampleTimeNow>
 8008d98:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2b09      	cmp	r3, #9
 8008d9e:	f200 8097 	bhi.w	8008ed0 <prvProcessReceivedCommands+0x1a0>
 8008da2:	a201      	add	r2, pc, #4	@ (adr r2, 8008da8 <prvProcessReceivedCommands+0x78>)
 8008da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da8:	08008dd1 	.word	0x08008dd1
 8008dac:	08008dd1 	.word	0x08008dd1
 8008db0:	08008dd1 	.word	0x08008dd1
 8008db4:	08008e47 	.word	0x08008e47
 8008db8:	08008e5b 	.word	0x08008e5b
 8008dbc:	08008ea7 	.word	0x08008ea7
 8008dc0:	08008dd1 	.word	0x08008dd1
 8008dc4:	08008dd1 	.word	0x08008dd1
 8008dc8:	08008e47 	.word	0x08008e47
 8008dcc:	08008e5b 	.word	0x08008e5b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008dd6:	f043 0301 	orr.w	r3, r3, #1
 8008dda:	b2da      	uxtb	r2, r3
 8008ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	18d1      	adds	r1, r2, r3
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008df0:	f7ff ff5c 	bl	8008cac <prvInsertTimerInActiveList>
 8008df4:	4603      	mov	r3, r0
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d06c      	beq.n	8008ed4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dfc:	6a1b      	ldr	r3, [r3, #32]
 8008dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e08:	f003 0304 	and.w	r3, r3, #4
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d061      	beq.n	8008ed4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e14:	699b      	ldr	r3, [r3, #24]
 8008e16:	441a      	add	r2, r3
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	2100      	movs	r1, #0
 8008e20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e22:	f7ff fe01 	bl	8008a28 <xTimerGenericCommand>
 8008e26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008e28:	6a3b      	ldr	r3, [r7, #32]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d152      	bne.n	8008ed4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e32:	f383 8811 	msr	BASEPRI, r3
 8008e36:	f3bf 8f6f 	isb	sy
 8008e3a:	f3bf 8f4f 	dsb	sy
 8008e3e:	61bb      	str	r3, [r7, #24]
}
 8008e40:	bf00      	nop
 8008e42:	bf00      	nop
 8008e44:	e7fd      	b.n	8008e42 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e4c:	f023 0301 	bic.w	r3, r3, #1
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008e58:	e03d      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e60:	f043 0301 	orr.w	r3, r3, #1
 8008e64:	b2da      	uxtb	r2, r3
 8008e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e6c:	68ba      	ldr	r2, [r7, #8]
 8008e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d10b      	bne.n	8008e92 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e7e:	f383 8811 	msr	BASEPRI, r3
 8008e82:	f3bf 8f6f 	isb	sy
 8008e86:	f3bf 8f4f 	dsb	sy
 8008e8a:	617b      	str	r3, [r7, #20]
}
 8008e8c:	bf00      	nop
 8008e8e:	bf00      	nop
 8008e90:	e7fd      	b.n	8008e8e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e94:	699a      	ldr	r2, [r3, #24]
 8008e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e98:	18d1      	adds	r1, r2, r3
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ea0:	f7ff ff04 	bl	8008cac <prvInsertTimerInActiveList>
					break;
 8008ea4:	e017      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008eac:	f003 0302 	and.w	r3, r3, #2
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d103      	bne.n	8008ebc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008eb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008eb6:	f000 fbed 	bl	8009694 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008eba:	e00c      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ec2:	f023 0301 	bic.w	r3, r3, #1
 8008ec6:	b2da      	uxtb	r2, r3
 8008ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008ece:	e002      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008ed0:	bf00      	nop
 8008ed2:	e000      	b.n	8008ed6 <prvProcessReceivedCommands+0x1a6>
					break;
 8008ed4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ed6:	4b08      	ldr	r3, [pc, #32]	@ (8008ef8 <prvProcessReceivedCommands+0x1c8>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	1d39      	adds	r1, r7, #4
 8008edc:	2200      	movs	r2, #0
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7fe fbce 	bl	8007680 <xQueueReceive>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	f47f af26 	bne.w	8008d38 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008eec:	bf00      	nop
 8008eee:	bf00      	nop
 8008ef0:	3730      	adds	r7, #48	@ 0x30
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	240014c0 	.word	0x240014c0

08008efc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b088      	sub	sp, #32
 8008f00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f02:	e049      	b.n	8008f98 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f04:	4b2e      	ldr	r3, [pc, #184]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7fe f8db 	bl	80070d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6a1b      	ldr	r3, [r3, #32]
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f30:	f003 0304 	and.w	r3, r3, #4
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d02f      	beq.n	8008f98 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	699b      	ldr	r3, [r3, #24]
 8008f3c:	693a      	ldr	r2, [r7, #16]
 8008f3e:	4413      	add	r3, r2
 8008f40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d90e      	bls.n	8008f68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f56:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3304      	adds	r3, #4
 8008f5e:	4619      	mov	r1, r3
 8008f60:	4610      	mov	r0, r2
 8008f62:	f7fe f880 	bl	8007066 <vListInsert>
 8008f66:	e017      	b.n	8008f98 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f68:	2300      	movs	r3, #0
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	693a      	ldr	r2, [r7, #16]
 8008f70:	2100      	movs	r1, #0
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f7ff fd58 	bl	8008a28 <xTimerGenericCommand>
 8008f78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10b      	bne.n	8008f98 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	603b      	str	r3, [r7, #0]
}
 8008f92:	bf00      	nop
 8008f94:	bf00      	nop
 8008f96:	e7fd      	b.n	8008f94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f98:	4b09      	ldr	r3, [pc, #36]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1b0      	bne.n	8008f04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008fa2:	4b07      	ldr	r3, [pc, #28]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008fa8:	4b06      	ldr	r3, [pc, #24]	@ (8008fc4 <prvSwitchTimerLists+0xc8>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a04      	ldr	r2, [pc, #16]	@ (8008fc0 <prvSwitchTimerLists+0xc4>)
 8008fae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008fb0:	4a04      	ldr	r2, [pc, #16]	@ (8008fc4 <prvSwitchTimerLists+0xc8>)
 8008fb2:	697b      	ldr	r3, [r7, #20]
 8008fb4:	6013      	str	r3, [r2, #0]
}
 8008fb6:	bf00      	nop
 8008fb8:	3718      	adds	r7, #24
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	240014b8 	.word	0x240014b8
 8008fc4:	240014bc 	.word	0x240014bc

08008fc8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008fce:	f000 f96b 	bl	80092a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008fd2:	4b15      	ldr	r3, [pc, #84]	@ (8009028 <prvCheckForValidListAndQueue+0x60>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d120      	bne.n	800901c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008fda:	4814      	ldr	r0, [pc, #80]	@ (800902c <prvCheckForValidListAndQueue+0x64>)
 8008fdc:	f7fd fff2 	bl	8006fc4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008fe0:	4813      	ldr	r0, [pc, #76]	@ (8009030 <prvCheckForValidListAndQueue+0x68>)
 8008fe2:	f7fd ffef 	bl	8006fc4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008fe6:	4b13      	ldr	r3, [pc, #76]	@ (8009034 <prvCheckForValidListAndQueue+0x6c>)
 8008fe8:	4a10      	ldr	r2, [pc, #64]	@ (800902c <prvCheckForValidListAndQueue+0x64>)
 8008fea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008fec:	4b12      	ldr	r3, [pc, #72]	@ (8009038 <prvCheckForValidListAndQueue+0x70>)
 8008fee:	4a10      	ldr	r2, [pc, #64]	@ (8009030 <prvCheckForValidListAndQueue+0x68>)
 8008ff0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	9300      	str	r3, [sp, #0]
 8008ff6:	4b11      	ldr	r3, [pc, #68]	@ (800903c <prvCheckForValidListAndQueue+0x74>)
 8008ff8:	4a11      	ldr	r2, [pc, #68]	@ (8009040 <prvCheckForValidListAndQueue+0x78>)
 8008ffa:	2110      	movs	r1, #16
 8008ffc:	200a      	movs	r0, #10
 8008ffe:	f7fe f8ff 	bl	8007200 <xQueueGenericCreateStatic>
 8009002:	4603      	mov	r3, r0
 8009004:	4a08      	ldr	r2, [pc, #32]	@ (8009028 <prvCheckForValidListAndQueue+0x60>)
 8009006:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009008:	4b07      	ldr	r3, [pc, #28]	@ (8009028 <prvCheckForValidListAndQueue+0x60>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d005      	beq.n	800901c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009010:	4b05      	ldr	r3, [pc, #20]	@ (8009028 <prvCheckForValidListAndQueue+0x60>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	490b      	ldr	r1, [pc, #44]	@ (8009044 <prvCheckForValidListAndQueue+0x7c>)
 8009016:	4618      	mov	r0, r3
 8009018:	f7fe fd24 	bl	8007a64 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800901c:	f000 f976 	bl	800930c <vPortExitCritical>
}
 8009020:	bf00      	nop
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	240014c0 	.word	0x240014c0
 800902c:	24001490 	.word	0x24001490
 8009030:	240014a4 	.word	0x240014a4
 8009034:	240014b8 	.word	0x240014b8
 8009038:	240014bc 	.word	0x240014bc
 800903c:	2400156c 	.word	0x2400156c
 8009040:	240014cc 	.word	0x240014cc
 8009044:	08009adc 	.word	0x08009adc

08009048 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
 800904e:	60f8      	str	r0, [r7, #12]
 8009050:	60b9      	str	r1, [r7, #8]
 8009052:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	3b04      	subs	r3, #4
 8009058:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009060:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	3b04      	subs	r3, #4
 8009066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	f023 0201 	bic.w	r2, r3, #1
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	3b04      	subs	r3, #4
 8009076:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009078:	4a0c      	ldr	r2, [pc, #48]	@ (80090ac <pxPortInitialiseStack+0x64>)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	3b14      	subs	r3, #20
 8009082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	3b04      	subs	r3, #4
 800908e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f06f 0202 	mvn.w	r2, #2
 8009096:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	3b20      	subs	r3, #32
 800909c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800909e:	68fb      	ldr	r3, [r7, #12]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3714      	adds	r7, #20
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	080090b1 	.word	0x080090b1

080090b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80090b0:	b480      	push	{r7}
 80090b2:	b085      	sub	sp, #20
 80090b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80090b6:	2300      	movs	r3, #0
 80090b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80090ba:	4b13      	ldr	r3, [pc, #76]	@ (8009108 <prvTaskExitError+0x58>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090c2:	d00b      	beq.n	80090dc <prvTaskExitError+0x2c>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	60fb      	str	r3, [r7, #12]
}
 80090d6:	bf00      	nop
 80090d8:	bf00      	nop
 80090da:	e7fd      	b.n	80090d8 <prvTaskExitError+0x28>
	__asm volatile
 80090dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e0:	f383 8811 	msr	BASEPRI, r3
 80090e4:	f3bf 8f6f 	isb	sy
 80090e8:	f3bf 8f4f 	dsb	sy
 80090ec:	60bb      	str	r3, [r7, #8]
}
 80090ee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80090f0:	bf00      	nop
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d0fc      	beq.n	80090f2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80090f8:	bf00      	nop
 80090fa:	bf00      	nop
 80090fc:	3714      	adds	r7, #20
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop
 8009108:	24000010 	.word	0x24000010
 800910c:	00000000 	.word	0x00000000

08009110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009110:	4b07      	ldr	r3, [pc, #28]	@ (8009130 <pxCurrentTCBConst2>)
 8009112:	6819      	ldr	r1, [r3, #0]
 8009114:	6808      	ldr	r0, [r1, #0]
 8009116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800911a:	f380 8809 	msr	PSP, r0
 800911e:	f3bf 8f6f 	isb	sy
 8009122:	f04f 0000 	mov.w	r0, #0
 8009126:	f380 8811 	msr	BASEPRI, r0
 800912a:	4770      	bx	lr
 800912c:	f3af 8000 	nop.w

08009130 <pxCurrentTCBConst2>:
 8009130:	24000f90 	.word	0x24000f90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009134:	bf00      	nop
 8009136:	bf00      	nop

08009138 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009138:	4808      	ldr	r0, [pc, #32]	@ (800915c <prvPortStartFirstTask+0x24>)
 800913a:	6800      	ldr	r0, [r0, #0]
 800913c:	6800      	ldr	r0, [r0, #0]
 800913e:	f380 8808 	msr	MSP, r0
 8009142:	f04f 0000 	mov.w	r0, #0
 8009146:	f380 8814 	msr	CONTROL, r0
 800914a:	b662      	cpsie	i
 800914c:	b661      	cpsie	f
 800914e:	f3bf 8f4f 	dsb	sy
 8009152:	f3bf 8f6f 	isb	sy
 8009156:	df00      	svc	0
 8009158:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800915a:	bf00      	nop
 800915c:	e000ed08 	.word	0xe000ed08

08009160 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b086      	sub	sp, #24
 8009164:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009166:	4b47      	ldr	r3, [pc, #284]	@ (8009284 <xPortStartScheduler+0x124>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a47      	ldr	r2, [pc, #284]	@ (8009288 <xPortStartScheduler+0x128>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d10b      	bne.n	8009188 <xPortStartScheduler+0x28>
	__asm volatile
 8009170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009174:	f383 8811 	msr	BASEPRI, r3
 8009178:	f3bf 8f6f 	isb	sy
 800917c:	f3bf 8f4f 	dsb	sy
 8009180:	613b      	str	r3, [r7, #16]
}
 8009182:	bf00      	nop
 8009184:	bf00      	nop
 8009186:	e7fd      	b.n	8009184 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009188:	4b3e      	ldr	r3, [pc, #248]	@ (8009284 <xPortStartScheduler+0x124>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a3f      	ldr	r2, [pc, #252]	@ (800928c <xPortStartScheduler+0x12c>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d10b      	bne.n	80091aa <xPortStartScheduler+0x4a>
	__asm volatile
 8009192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009196:	f383 8811 	msr	BASEPRI, r3
 800919a:	f3bf 8f6f 	isb	sy
 800919e:	f3bf 8f4f 	dsb	sy
 80091a2:	60fb      	str	r3, [r7, #12]
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop
 80091a8:	e7fd      	b.n	80091a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091aa:	4b39      	ldr	r3, [pc, #228]	@ (8009290 <xPortStartScheduler+0x130>)
 80091ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	22ff      	movs	r2, #255	@ 0xff
 80091ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091c4:	78fb      	ldrb	r3, [r7, #3]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80091cc:	b2da      	uxtb	r2, r3
 80091ce:	4b31      	ldr	r3, [pc, #196]	@ (8009294 <xPortStartScheduler+0x134>)
 80091d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091d2:	4b31      	ldr	r3, [pc, #196]	@ (8009298 <xPortStartScheduler+0x138>)
 80091d4:	2207      	movs	r2, #7
 80091d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091d8:	e009      	b.n	80091ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80091da:	4b2f      	ldr	r3, [pc, #188]	@ (8009298 <xPortStartScheduler+0x138>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	3b01      	subs	r3, #1
 80091e0:	4a2d      	ldr	r2, [pc, #180]	@ (8009298 <xPortStartScheduler+0x138>)
 80091e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80091e4:	78fb      	ldrb	r3, [r7, #3]
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	005b      	lsls	r3, r3, #1
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091ee:	78fb      	ldrb	r3, [r7, #3]
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091f6:	2b80      	cmp	r3, #128	@ 0x80
 80091f8:	d0ef      	beq.n	80091da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80091fa:	4b27      	ldr	r3, [pc, #156]	@ (8009298 <xPortStartScheduler+0x138>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f1c3 0307 	rsb	r3, r3, #7
 8009202:	2b04      	cmp	r3, #4
 8009204:	d00b      	beq.n	800921e <xPortStartScheduler+0xbe>
	__asm volatile
 8009206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920a:	f383 8811 	msr	BASEPRI, r3
 800920e:	f3bf 8f6f 	isb	sy
 8009212:	f3bf 8f4f 	dsb	sy
 8009216:	60bb      	str	r3, [r7, #8]
}
 8009218:	bf00      	nop
 800921a:	bf00      	nop
 800921c:	e7fd      	b.n	800921a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800921e:	4b1e      	ldr	r3, [pc, #120]	@ (8009298 <xPortStartScheduler+0x138>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	4a1c      	ldr	r2, [pc, #112]	@ (8009298 <xPortStartScheduler+0x138>)
 8009226:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009228:	4b1b      	ldr	r3, [pc, #108]	@ (8009298 <xPortStartScheduler+0x138>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009230:	4a19      	ldr	r2, [pc, #100]	@ (8009298 <xPortStartScheduler+0x138>)
 8009232:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	b2da      	uxtb	r2, r3
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800923c:	4b17      	ldr	r3, [pc, #92]	@ (800929c <xPortStartScheduler+0x13c>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a16      	ldr	r2, [pc, #88]	@ (800929c <xPortStartScheduler+0x13c>)
 8009242:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009246:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009248:	4b14      	ldr	r3, [pc, #80]	@ (800929c <xPortStartScheduler+0x13c>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a13      	ldr	r2, [pc, #76]	@ (800929c <xPortStartScheduler+0x13c>)
 800924e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009252:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009254:	f000 f8da 	bl	800940c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009258:	4b11      	ldr	r3, [pc, #68]	@ (80092a0 <xPortStartScheduler+0x140>)
 800925a:	2200      	movs	r2, #0
 800925c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800925e:	f000 f8f9 	bl	8009454 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009262:	4b10      	ldr	r3, [pc, #64]	@ (80092a4 <xPortStartScheduler+0x144>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a0f      	ldr	r2, [pc, #60]	@ (80092a4 <xPortStartScheduler+0x144>)
 8009268:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800926c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800926e:	f7ff ff63 	bl	8009138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009272:	f7ff f82f 	bl	80082d4 <vTaskSwitchContext>
	prvTaskExitError();
 8009276:	f7ff ff1b 	bl	80090b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800927a:	2300      	movs	r3, #0
}
 800927c:	4618      	mov	r0, r3
 800927e:	3718      	adds	r7, #24
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}
 8009284:	e000ed00 	.word	0xe000ed00
 8009288:	410fc271 	.word	0x410fc271
 800928c:	410fc270 	.word	0x410fc270
 8009290:	e000e400 	.word	0xe000e400
 8009294:	240015bc 	.word	0x240015bc
 8009298:	240015c0 	.word	0x240015c0
 800929c:	e000ed20 	.word	0xe000ed20
 80092a0:	24000010 	.word	0x24000010
 80092a4:	e000ef34 	.word	0xe000ef34

080092a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
	__asm volatile
 80092ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b2:	f383 8811 	msr	BASEPRI, r3
 80092b6:	f3bf 8f6f 	isb	sy
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	607b      	str	r3, [r7, #4]
}
 80092c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092c2:	4b10      	ldr	r3, [pc, #64]	@ (8009304 <vPortEnterCritical+0x5c>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3301      	adds	r3, #1
 80092c8:	4a0e      	ldr	r2, [pc, #56]	@ (8009304 <vPortEnterCritical+0x5c>)
 80092ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009304 <vPortEnterCritical+0x5c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d110      	bne.n	80092f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009308 <vPortEnterCritical+0x60>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00b      	beq.n	80092f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80092de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e2:	f383 8811 	msr	BASEPRI, r3
 80092e6:	f3bf 8f6f 	isb	sy
 80092ea:	f3bf 8f4f 	dsb	sy
 80092ee:	603b      	str	r3, [r7, #0]
}
 80092f0:	bf00      	nop
 80092f2:	bf00      	nop
 80092f4:	e7fd      	b.n	80092f2 <vPortEnterCritical+0x4a>
	}
}
 80092f6:	bf00      	nop
 80092f8:	370c      	adds	r7, #12
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr
 8009302:	bf00      	nop
 8009304:	24000010 	.word	0x24000010
 8009308:	e000ed04 	.word	0xe000ed04

0800930c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800930c:	b480      	push	{r7}
 800930e:	b083      	sub	sp, #12
 8009310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009312:	4b12      	ldr	r3, [pc, #72]	@ (800935c <vPortExitCritical+0x50>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10b      	bne.n	8009332 <vPortExitCritical+0x26>
	__asm volatile
 800931a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931e:	f383 8811 	msr	BASEPRI, r3
 8009322:	f3bf 8f6f 	isb	sy
 8009326:	f3bf 8f4f 	dsb	sy
 800932a:	607b      	str	r3, [r7, #4]
}
 800932c:	bf00      	nop
 800932e:	bf00      	nop
 8009330:	e7fd      	b.n	800932e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009332:	4b0a      	ldr	r3, [pc, #40]	@ (800935c <vPortExitCritical+0x50>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3b01      	subs	r3, #1
 8009338:	4a08      	ldr	r2, [pc, #32]	@ (800935c <vPortExitCritical+0x50>)
 800933a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800933c:	4b07      	ldr	r3, [pc, #28]	@ (800935c <vPortExitCritical+0x50>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d105      	bne.n	8009350 <vPortExitCritical+0x44>
 8009344:	2300      	movs	r3, #0
 8009346:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	f383 8811 	msr	BASEPRI, r3
}
 800934e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr
 800935c:	24000010 	.word	0x24000010

08009360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009360:	f3ef 8009 	mrs	r0, PSP
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	4b15      	ldr	r3, [pc, #84]	@ (80093c0 <pxCurrentTCBConst>)
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	f01e 0f10 	tst.w	lr, #16
 8009370:	bf08      	it	eq
 8009372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937a:	6010      	str	r0, [r2, #0]
 800937c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009380:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009384:	f380 8811 	msr	BASEPRI, r0
 8009388:	f3bf 8f4f 	dsb	sy
 800938c:	f3bf 8f6f 	isb	sy
 8009390:	f7fe ffa0 	bl	80082d4 <vTaskSwitchContext>
 8009394:	f04f 0000 	mov.w	r0, #0
 8009398:	f380 8811 	msr	BASEPRI, r0
 800939c:	bc09      	pop	{r0, r3}
 800939e:	6819      	ldr	r1, [r3, #0]
 80093a0:	6808      	ldr	r0, [r1, #0]
 80093a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a6:	f01e 0f10 	tst.w	lr, #16
 80093aa:	bf08      	it	eq
 80093ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80093b0:	f380 8809 	msr	PSP, r0
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	f3af 8000 	nop.w

080093c0 <pxCurrentTCBConst>:
 80093c0:	24000f90 	.word	0x24000f90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop

080093c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	607b      	str	r3, [r7, #4]
}
 80093e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093e2:	f7fe febd 	bl	8008160 <xTaskIncrementTick>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d003      	beq.n	80093f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093ec:	4b06      	ldr	r3, [pc, #24]	@ (8009408 <xPortSysTickHandler+0x40>)
 80093ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093f2:	601a      	str	r2, [r3, #0]
 80093f4:	2300      	movs	r3, #0
 80093f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	f383 8811 	msr	BASEPRI, r3
}
 80093fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009400:	bf00      	nop
 8009402:	3708      	adds	r7, #8
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}
 8009408:	e000ed04 	.word	0xe000ed04

0800940c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800940c:	b480      	push	{r7}
 800940e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009410:	4b0b      	ldr	r3, [pc, #44]	@ (8009440 <vPortSetupTimerInterrupt+0x34>)
 8009412:	2200      	movs	r2, #0
 8009414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009416:	4b0b      	ldr	r3, [pc, #44]	@ (8009444 <vPortSetupTimerInterrupt+0x38>)
 8009418:	2200      	movs	r2, #0
 800941a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800941c:	4b0a      	ldr	r3, [pc, #40]	@ (8009448 <vPortSetupTimerInterrupt+0x3c>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a0a      	ldr	r2, [pc, #40]	@ (800944c <vPortSetupTimerInterrupt+0x40>)
 8009422:	fba2 2303 	umull	r2, r3, r2, r3
 8009426:	099b      	lsrs	r3, r3, #6
 8009428:	4a09      	ldr	r2, [pc, #36]	@ (8009450 <vPortSetupTimerInterrupt+0x44>)
 800942a:	3b01      	subs	r3, #1
 800942c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800942e:	4b04      	ldr	r3, [pc, #16]	@ (8009440 <vPortSetupTimerInterrupt+0x34>)
 8009430:	2207      	movs	r2, #7
 8009432:	601a      	str	r2, [r3, #0]
}
 8009434:	bf00      	nop
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr
 800943e:	bf00      	nop
 8009440:	e000e010 	.word	0xe000e010
 8009444:	e000e018 	.word	0xe000e018
 8009448:	24000000 	.word	0x24000000
 800944c:	10624dd3 	.word	0x10624dd3
 8009450:	e000e014 	.word	0xe000e014

08009454 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009454:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009464 <vPortEnableVFP+0x10>
 8009458:	6801      	ldr	r1, [r0, #0]
 800945a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800945e:	6001      	str	r1, [r0, #0]
 8009460:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009462:	bf00      	nop
 8009464:	e000ed88 	.word	0xe000ed88

08009468 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009468:	b480      	push	{r7}
 800946a:	b085      	sub	sp, #20
 800946c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800946e:	f3ef 8305 	mrs	r3, IPSR
 8009472:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2b0f      	cmp	r3, #15
 8009478:	d915      	bls.n	80094a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800947a:	4a18      	ldr	r2, [pc, #96]	@ (80094dc <vPortValidateInterruptPriority+0x74>)
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	4413      	add	r3, r2
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009484:	4b16      	ldr	r3, [pc, #88]	@ (80094e0 <vPortValidateInterruptPriority+0x78>)
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	7afa      	ldrb	r2, [r7, #11]
 800948a:	429a      	cmp	r2, r3
 800948c:	d20b      	bcs.n	80094a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800948e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009492:	f383 8811 	msr	BASEPRI, r3
 8009496:	f3bf 8f6f 	isb	sy
 800949a:	f3bf 8f4f 	dsb	sy
 800949e:	607b      	str	r3, [r7, #4]
}
 80094a0:	bf00      	nop
 80094a2:	bf00      	nop
 80094a4:	e7fd      	b.n	80094a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80094a6:	4b0f      	ldr	r3, [pc, #60]	@ (80094e4 <vPortValidateInterruptPriority+0x7c>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80094ae:	4b0e      	ldr	r3, [pc, #56]	@ (80094e8 <vPortValidateInterruptPriority+0x80>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d90b      	bls.n	80094ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	603b      	str	r3, [r7, #0]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <vPortValidateInterruptPriority+0x62>
	}
 80094ce:	bf00      	nop
 80094d0:	3714      	adds	r7, #20
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	e000e3f0 	.word	0xe000e3f0
 80094e0:	240015bc 	.word	0x240015bc
 80094e4:	e000ed0c 	.word	0xe000ed0c
 80094e8:	240015c0 	.word	0x240015c0

080094ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b08a      	sub	sp, #40	@ 0x28
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80094f4:	2300      	movs	r3, #0
 80094f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80094f8:	f7fe fd76 	bl	8007fe8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094fc:	4b5f      	ldr	r3, [pc, #380]	@ (800967c <pvPortMalloc+0x190>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d101      	bne.n	8009508 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009504:	f000 f92a 	bl	800975c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009508:	4b5d      	ldr	r3, [pc, #372]	@ (8009680 <pvPortMalloc+0x194>)
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	4013      	ands	r3, r2
 8009510:	2b00      	cmp	r3, #0
 8009512:	f040 8095 	bne.w	8009640 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d01e      	beq.n	800955a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800951c:	2208      	movs	r2, #8
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4413      	add	r3, r2
 8009522:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f003 0307 	and.w	r3, r3, #7
 800952a:	2b00      	cmp	r3, #0
 800952c:	d015      	beq.n	800955a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f023 0307 	bic.w	r3, r3, #7
 8009534:	3308      	adds	r3, #8
 8009536:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f003 0307 	and.w	r3, r3, #7
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00b      	beq.n	800955a <pvPortMalloc+0x6e>
	__asm volatile
 8009542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009546:	f383 8811 	msr	BASEPRI, r3
 800954a:	f3bf 8f6f 	isb	sy
 800954e:	f3bf 8f4f 	dsb	sy
 8009552:	617b      	str	r3, [r7, #20]
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	e7fd      	b.n	8009556 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d06f      	beq.n	8009640 <pvPortMalloc+0x154>
 8009560:	4b48      	ldr	r3, [pc, #288]	@ (8009684 <pvPortMalloc+0x198>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	429a      	cmp	r2, r3
 8009568:	d86a      	bhi.n	8009640 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800956a:	4b47      	ldr	r3, [pc, #284]	@ (8009688 <pvPortMalloc+0x19c>)
 800956c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800956e:	4b46      	ldr	r3, [pc, #280]	@ (8009688 <pvPortMalloc+0x19c>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009574:	e004      	b.n	8009580 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009578:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800957a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	429a      	cmp	r2, r3
 8009588:	d903      	bls.n	8009592 <pvPortMalloc+0xa6>
 800958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d1f1      	bne.n	8009576 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009592:	4b3a      	ldr	r3, [pc, #232]	@ (800967c <pvPortMalloc+0x190>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009598:	429a      	cmp	r2, r3
 800959a:	d051      	beq.n	8009640 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	2208      	movs	r2, #8
 80095a2:	4413      	add	r3, r2
 80095a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80095a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	6a3b      	ldr	r3, [r7, #32]
 80095ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80095ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	1ad2      	subs	r2, r2, r3
 80095b6:	2308      	movs	r3, #8
 80095b8:	005b      	lsls	r3, r3, #1
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d920      	bls.n	8009600 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80095be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4413      	add	r3, r2
 80095c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	f003 0307 	and.w	r3, r3, #7
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00b      	beq.n	80095e8 <pvPortMalloc+0xfc>
	__asm volatile
 80095d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d4:	f383 8811 	msr	BASEPRI, r3
 80095d8:	f3bf 8f6f 	isb	sy
 80095dc:	f3bf 8f4f 	dsb	sy
 80095e0:	613b      	str	r3, [r7, #16]
}
 80095e2:	bf00      	nop
 80095e4:	bf00      	nop
 80095e6:	e7fd      	b.n	80095e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80095e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ea:	685a      	ldr	r2, [r3, #4]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	1ad2      	subs	r2, r2, r3
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80095f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f6:	687a      	ldr	r2, [r7, #4]
 80095f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80095fa:	69b8      	ldr	r0, [r7, #24]
 80095fc:	f000 f912 	bl	8009824 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009600:	4b20      	ldr	r3, [pc, #128]	@ (8009684 <pvPortMalloc+0x198>)
 8009602:	681a      	ldr	r2, [r3, #0]
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	1ad3      	subs	r3, r2, r3
 800960a:	4a1e      	ldr	r2, [pc, #120]	@ (8009684 <pvPortMalloc+0x198>)
 800960c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800960e:	4b1d      	ldr	r3, [pc, #116]	@ (8009684 <pvPortMalloc+0x198>)
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	4b1e      	ldr	r3, [pc, #120]	@ (800968c <pvPortMalloc+0x1a0>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	429a      	cmp	r2, r3
 8009618:	d203      	bcs.n	8009622 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800961a:	4b1a      	ldr	r3, [pc, #104]	@ (8009684 <pvPortMalloc+0x198>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a1b      	ldr	r2, [pc, #108]	@ (800968c <pvPortMalloc+0x1a0>)
 8009620:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	4b16      	ldr	r3, [pc, #88]	@ (8009680 <pvPortMalloc+0x194>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	431a      	orrs	r2, r3
 800962c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009632:	2200      	movs	r2, #0
 8009634:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009636:	4b16      	ldr	r3, [pc, #88]	@ (8009690 <pvPortMalloc+0x1a4>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3301      	adds	r3, #1
 800963c:	4a14      	ldr	r2, [pc, #80]	@ (8009690 <pvPortMalloc+0x1a4>)
 800963e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009640:	f7fe fce0 	bl	8008004 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800964a:	f7f7 f8db 	bl	8000804 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	f003 0307 	and.w	r3, r3, #7
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00b      	beq.n	8009670 <pvPortMalloc+0x184>
	__asm volatile
 8009658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965c:	f383 8811 	msr	BASEPRI, r3
 8009660:	f3bf 8f6f 	isb	sy
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	60fb      	str	r3, [r7, #12]
}
 800966a:	bf00      	nop
 800966c:	bf00      	nop
 800966e:	e7fd      	b.n	800966c <pvPortMalloc+0x180>
	return pvReturn;
 8009670:	69fb      	ldr	r3, [r7, #28]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3728      	adds	r7, #40	@ 0x28
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop
 800967c:	2406575c 	.word	0x2406575c
 8009680:	24065770 	.word	0x24065770
 8009684:	24065760 	.word	0x24065760
 8009688:	24065754 	.word	0x24065754
 800968c:	24065764 	.word	0x24065764
 8009690:	24065768 	.word	0x24065768

08009694 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b086      	sub	sp, #24
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d04f      	beq.n	8009746 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80096a6:	2308      	movs	r3, #8
 80096a8:	425b      	negs	r3, r3
 80096aa:	697a      	ldr	r2, [r7, #20]
 80096ac:	4413      	add	r3, r2
 80096ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	685a      	ldr	r2, [r3, #4]
 80096b8:	4b25      	ldr	r3, [pc, #148]	@ (8009750 <vPortFree+0xbc>)
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4013      	ands	r3, r2
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10b      	bne.n	80096da <vPortFree+0x46>
	__asm volatile
 80096c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c6:	f383 8811 	msr	BASEPRI, r3
 80096ca:	f3bf 8f6f 	isb	sy
 80096ce:	f3bf 8f4f 	dsb	sy
 80096d2:	60fb      	str	r3, [r7, #12]
}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	e7fd      	b.n	80096d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00b      	beq.n	80096fa <vPortFree+0x66>
	__asm volatile
 80096e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e6:	f383 8811 	msr	BASEPRI, r3
 80096ea:	f3bf 8f6f 	isb	sy
 80096ee:	f3bf 8f4f 	dsb	sy
 80096f2:	60bb      	str	r3, [r7, #8]
}
 80096f4:	bf00      	nop
 80096f6:	bf00      	nop
 80096f8:	e7fd      	b.n	80096f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	4b14      	ldr	r3, [pc, #80]	@ (8009750 <vPortFree+0xbc>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4013      	ands	r3, r2
 8009704:	2b00      	cmp	r3, #0
 8009706:	d01e      	beq.n	8009746 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d11a      	bne.n	8009746 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	685a      	ldr	r2, [r3, #4]
 8009714:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <vPortFree+0xbc>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	43db      	mvns	r3, r3
 800971a:	401a      	ands	r2, r3
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009720:	f7fe fc62 	bl	8007fe8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	685a      	ldr	r2, [r3, #4]
 8009728:	4b0a      	ldr	r3, [pc, #40]	@ (8009754 <vPortFree+0xc0>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4413      	add	r3, r2
 800972e:	4a09      	ldr	r2, [pc, #36]	@ (8009754 <vPortFree+0xc0>)
 8009730:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009732:	6938      	ldr	r0, [r7, #16]
 8009734:	f000 f876 	bl	8009824 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009738:	4b07      	ldr	r3, [pc, #28]	@ (8009758 <vPortFree+0xc4>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	3301      	adds	r3, #1
 800973e:	4a06      	ldr	r2, [pc, #24]	@ (8009758 <vPortFree+0xc4>)
 8009740:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009742:	f7fe fc5f 	bl	8008004 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009746:	bf00      	nop
 8009748:	3718      	adds	r7, #24
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	24065770 	.word	0x24065770
 8009754:	24065760 	.word	0x24065760
 8009758:	2406576c 	.word	0x2406576c

0800975c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009762:	4b29      	ldr	r3, [pc, #164]	@ (8009808 <prvHeapInit+0xac>)
 8009764:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009766:	4b29      	ldr	r3, [pc, #164]	@ (800980c <prvHeapInit+0xb0>)
 8009768:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f003 0307 	and.w	r3, r3, #7
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00c      	beq.n	800978e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3307      	adds	r3, #7
 8009778:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	f023 0307 	bic.w	r3, r3, #7
 8009780:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	1ad3      	subs	r3, r2, r3
 8009788:	4a20      	ldr	r2, [pc, #128]	@ (800980c <prvHeapInit+0xb0>)
 800978a:	4413      	add	r3, r2
 800978c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009792:	4a1f      	ldr	r2, [pc, #124]	@ (8009810 <prvHeapInit+0xb4>)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009798:	4b1d      	ldr	r3, [pc, #116]	@ (8009810 <prvHeapInit+0xb4>)
 800979a:	2200      	movs	r2, #0
 800979c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	4413      	add	r3, r2
 80097a4:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80097a6:	2208      	movs	r2, #8
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	1a9b      	subs	r3, r3, r2
 80097ac:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f023 0307 	bic.w	r3, r3, #7
 80097b4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	4a16      	ldr	r2, [pc, #88]	@ (8009814 <prvHeapInit+0xb8>)
 80097ba:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80097bc:	4b15      	ldr	r3, [pc, #84]	@ (8009814 <prvHeapInit+0xb8>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2200      	movs	r2, #0
 80097c2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80097c4:	4b13      	ldr	r3, [pc, #76]	@ (8009814 <prvHeapInit+0xb8>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	2200      	movs	r2, #0
 80097ca:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	68fa      	ldr	r2, [r7, #12]
 80097d4:	1ad2      	subs	r2, r2, r3
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80097da:	4b0e      	ldr	r3, [pc, #56]	@ (8009814 <prvHeapInit+0xb8>)
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	4a0c      	ldr	r2, [pc, #48]	@ (8009818 <prvHeapInit+0xbc>)
 80097e8:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	4a0b      	ldr	r2, [pc, #44]	@ (800981c <prvHeapInit+0xc0>)
 80097f0:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80097f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009820 <prvHeapInit+0xc4>)
 80097f4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80097f8:	601a      	str	r2, [r3, #0]
}
 80097fa:	bf00      	nop
 80097fc:	3714      	adds	r7, #20
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr
 8009806:	bf00      	nop
 8009808:	00064190 	.word	0x00064190
 800980c:	240015c4 	.word	0x240015c4
 8009810:	24065754 	.word	0x24065754
 8009814:	2406575c 	.word	0x2406575c
 8009818:	24065764 	.word	0x24065764
 800981c:	24065760 	.word	0x24065760
 8009820:	24065770 	.word	0x24065770

08009824 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800982c:	4b28      	ldr	r3, [pc, #160]	@ (80098d0 <prvInsertBlockIntoFreeList+0xac>)
 800982e:	60fb      	str	r3, [r7, #12]
 8009830:	e002      	b.n	8009838 <prvInsertBlockIntoFreeList+0x14>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60fb      	str	r3, [r7, #12]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	429a      	cmp	r2, r3
 8009840:	d8f7      	bhi.n	8009832 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	4413      	add	r3, r2
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	429a      	cmp	r2, r3
 8009852:	d108      	bne.n	8009866 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	685b      	ldr	r3, [r3, #4]
 800985c:	441a      	add	r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	441a      	add	r2, r3
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	429a      	cmp	r2, r3
 8009878:	d118      	bne.n	80098ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	4b15      	ldr	r3, [pc, #84]	@ (80098d4 <prvInsertBlockIntoFreeList+0xb0>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	429a      	cmp	r2, r3
 8009884:	d00d      	beq.n	80098a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	685a      	ldr	r2, [r3, #4]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	441a      	add	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	601a      	str	r2, [r3, #0]
 80098a0:	e008      	b.n	80098b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098a2:	4b0c      	ldr	r3, [pc, #48]	@ (80098d4 <prvInsertBlockIntoFreeList+0xb0>)
 80098a4:	681a      	ldr	r2, [r3, #0]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	601a      	str	r2, [r3, #0]
 80098aa:	e003      	b.n	80098b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d002      	beq.n	80098c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098c2:	bf00      	nop
 80098c4:	3714      	adds	r7, #20
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	24065754 	.word	0x24065754
 80098d4:	2406575c 	.word	0x2406575c

080098d8 <memset>:
 80098d8:	4402      	add	r2, r0
 80098da:	4603      	mov	r3, r0
 80098dc:	4293      	cmp	r3, r2
 80098de:	d100      	bne.n	80098e2 <memset+0xa>
 80098e0:	4770      	bx	lr
 80098e2:	f803 1b01 	strb.w	r1, [r3], #1
 80098e6:	e7f9      	b.n	80098dc <memset+0x4>

080098e8 <_reclaim_reent>:
 80098e8:	4b29      	ldr	r3, [pc, #164]	@ (8009990 <_reclaim_reent+0xa8>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4283      	cmp	r3, r0
 80098ee:	b570      	push	{r4, r5, r6, lr}
 80098f0:	4604      	mov	r4, r0
 80098f2:	d04b      	beq.n	800998c <_reclaim_reent+0xa4>
 80098f4:	69c3      	ldr	r3, [r0, #28]
 80098f6:	b1ab      	cbz	r3, 8009924 <_reclaim_reent+0x3c>
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	b16b      	cbz	r3, 8009918 <_reclaim_reent+0x30>
 80098fc:	2500      	movs	r5, #0
 80098fe:	69e3      	ldr	r3, [r4, #28]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	5959      	ldr	r1, [r3, r5]
 8009904:	2900      	cmp	r1, #0
 8009906:	d13b      	bne.n	8009980 <_reclaim_reent+0x98>
 8009908:	3504      	adds	r5, #4
 800990a:	2d80      	cmp	r5, #128	@ 0x80
 800990c:	d1f7      	bne.n	80098fe <_reclaim_reent+0x16>
 800990e:	69e3      	ldr	r3, [r4, #28]
 8009910:	4620      	mov	r0, r4
 8009912:	68d9      	ldr	r1, [r3, #12]
 8009914:	f000 f872 	bl	80099fc <_free_r>
 8009918:	69e3      	ldr	r3, [r4, #28]
 800991a:	6819      	ldr	r1, [r3, #0]
 800991c:	b111      	cbz	r1, 8009924 <_reclaim_reent+0x3c>
 800991e:	4620      	mov	r0, r4
 8009920:	f000 f86c 	bl	80099fc <_free_r>
 8009924:	6961      	ldr	r1, [r4, #20]
 8009926:	b111      	cbz	r1, 800992e <_reclaim_reent+0x46>
 8009928:	4620      	mov	r0, r4
 800992a:	f000 f867 	bl	80099fc <_free_r>
 800992e:	69e1      	ldr	r1, [r4, #28]
 8009930:	b111      	cbz	r1, 8009938 <_reclaim_reent+0x50>
 8009932:	4620      	mov	r0, r4
 8009934:	f000 f862 	bl	80099fc <_free_r>
 8009938:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800993a:	b111      	cbz	r1, 8009942 <_reclaim_reent+0x5a>
 800993c:	4620      	mov	r0, r4
 800993e:	f000 f85d 	bl	80099fc <_free_r>
 8009942:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009944:	b111      	cbz	r1, 800994c <_reclaim_reent+0x64>
 8009946:	4620      	mov	r0, r4
 8009948:	f000 f858 	bl	80099fc <_free_r>
 800994c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800994e:	b111      	cbz	r1, 8009956 <_reclaim_reent+0x6e>
 8009950:	4620      	mov	r0, r4
 8009952:	f000 f853 	bl	80099fc <_free_r>
 8009956:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009958:	b111      	cbz	r1, 8009960 <_reclaim_reent+0x78>
 800995a:	4620      	mov	r0, r4
 800995c:	f000 f84e 	bl	80099fc <_free_r>
 8009960:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009962:	b111      	cbz	r1, 800996a <_reclaim_reent+0x82>
 8009964:	4620      	mov	r0, r4
 8009966:	f000 f849 	bl	80099fc <_free_r>
 800996a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800996c:	b111      	cbz	r1, 8009974 <_reclaim_reent+0x8c>
 800996e:	4620      	mov	r0, r4
 8009970:	f000 f844 	bl	80099fc <_free_r>
 8009974:	6a23      	ldr	r3, [r4, #32]
 8009976:	b14b      	cbz	r3, 800998c <_reclaim_reent+0xa4>
 8009978:	4620      	mov	r0, r4
 800997a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800997e:	4718      	bx	r3
 8009980:	680e      	ldr	r6, [r1, #0]
 8009982:	4620      	mov	r0, r4
 8009984:	f000 f83a 	bl	80099fc <_free_r>
 8009988:	4631      	mov	r1, r6
 800998a:	e7bb      	b.n	8009904 <_reclaim_reent+0x1c>
 800998c:	bd70      	pop	{r4, r5, r6, pc}
 800998e:	bf00      	nop
 8009990:	24000014 	.word	0x24000014

08009994 <__libc_init_array>:
 8009994:	b570      	push	{r4, r5, r6, lr}
 8009996:	4d0d      	ldr	r5, [pc, #52]	@ (80099cc <__libc_init_array+0x38>)
 8009998:	4c0d      	ldr	r4, [pc, #52]	@ (80099d0 <__libc_init_array+0x3c>)
 800999a:	1b64      	subs	r4, r4, r5
 800999c:	10a4      	asrs	r4, r4, #2
 800999e:	2600      	movs	r6, #0
 80099a0:	42a6      	cmp	r6, r4
 80099a2:	d109      	bne.n	80099b8 <__libc_init_array+0x24>
 80099a4:	4d0b      	ldr	r5, [pc, #44]	@ (80099d4 <__libc_init_array+0x40>)
 80099a6:	4c0c      	ldr	r4, [pc, #48]	@ (80099d8 <__libc_init_array+0x44>)
 80099a8:	f000 f87e 	bl	8009aa8 <_init>
 80099ac:	1b64      	subs	r4, r4, r5
 80099ae:	10a4      	asrs	r4, r4, #2
 80099b0:	2600      	movs	r6, #0
 80099b2:	42a6      	cmp	r6, r4
 80099b4:	d105      	bne.n	80099c2 <__libc_init_array+0x2e>
 80099b6:	bd70      	pop	{r4, r5, r6, pc}
 80099b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80099bc:	4798      	blx	r3
 80099be:	3601      	adds	r6, #1
 80099c0:	e7ee      	b.n	80099a0 <__libc_init_array+0xc>
 80099c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80099c6:	4798      	blx	r3
 80099c8:	3601      	adds	r6, #1
 80099ca:	e7f2      	b.n	80099b2 <__libc_init_array+0x1e>
 80099cc:	08009b48 	.word	0x08009b48
 80099d0:	08009b48 	.word	0x08009b48
 80099d4:	08009b48 	.word	0x08009b48
 80099d8:	08009b4c 	.word	0x08009b4c

080099dc <__retarget_lock_acquire_recursive>:
 80099dc:	4770      	bx	lr

080099de <__retarget_lock_release_recursive>:
 80099de:	4770      	bx	lr

080099e0 <memcpy>:
 80099e0:	440a      	add	r2, r1
 80099e2:	4291      	cmp	r1, r2
 80099e4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80099e8:	d100      	bne.n	80099ec <memcpy+0xc>
 80099ea:	4770      	bx	lr
 80099ec:	b510      	push	{r4, lr}
 80099ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099f6:	4291      	cmp	r1, r2
 80099f8:	d1f9      	bne.n	80099ee <memcpy+0xe>
 80099fa:	bd10      	pop	{r4, pc}

080099fc <_free_r>:
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4605      	mov	r5, r0
 8009a00:	2900      	cmp	r1, #0
 8009a02:	d041      	beq.n	8009a88 <_free_r+0x8c>
 8009a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a08:	1f0c      	subs	r4, r1, #4
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	bfb8      	it	lt
 8009a0e:	18e4      	addlt	r4, r4, r3
 8009a10:	f000 f83e 	bl	8009a90 <__malloc_lock>
 8009a14:	4a1d      	ldr	r2, [pc, #116]	@ (8009a8c <_free_r+0x90>)
 8009a16:	6813      	ldr	r3, [r2, #0]
 8009a18:	b933      	cbnz	r3, 8009a28 <_free_r+0x2c>
 8009a1a:	6063      	str	r3, [r4, #4]
 8009a1c:	6014      	str	r4, [r2, #0]
 8009a1e:	4628      	mov	r0, r5
 8009a20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a24:	f000 b83a 	b.w	8009a9c <__malloc_unlock>
 8009a28:	42a3      	cmp	r3, r4
 8009a2a:	d908      	bls.n	8009a3e <_free_r+0x42>
 8009a2c:	6820      	ldr	r0, [r4, #0]
 8009a2e:	1821      	adds	r1, r4, r0
 8009a30:	428b      	cmp	r3, r1
 8009a32:	bf01      	itttt	eq
 8009a34:	6819      	ldreq	r1, [r3, #0]
 8009a36:	685b      	ldreq	r3, [r3, #4]
 8009a38:	1809      	addeq	r1, r1, r0
 8009a3a:	6021      	streq	r1, [r4, #0]
 8009a3c:	e7ed      	b.n	8009a1a <_free_r+0x1e>
 8009a3e:	461a      	mov	r2, r3
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	b10b      	cbz	r3, 8009a48 <_free_r+0x4c>
 8009a44:	42a3      	cmp	r3, r4
 8009a46:	d9fa      	bls.n	8009a3e <_free_r+0x42>
 8009a48:	6811      	ldr	r1, [r2, #0]
 8009a4a:	1850      	adds	r0, r2, r1
 8009a4c:	42a0      	cmp	r0, r4
 8009a4e:	d10b      	bne.n	8009a68 <_free_r+0x6c>
 8009a50:	6820      	ldr	r0, [r4, #0]
 8009a52:	4401      	add	r1, r0
 8009a54:	1850      	adds	r0, r2, r1
 8009a56:	4283      	cmp	r3, r0
 8009a58:	6011      	str	r1, [r2, #0]
 8009a5a:	d1e0      	bne.n	8009a1e <_free_r+0x22>
 8009a5c:	6818      	ldr	r0, [r3, #0]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	6053      	str	r3, [r2, #4]
 8009a62:	4408      	add	r0, r1
 8009a64:	6010      	str	r0, [r2, #0]
 8009a66:	e7da      	b.n	8009a1e <_free_r+0x22>
 8009a68:	d902      	bls.n	8009a70 <_free_r+0x74>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	602b      	str	r3, [r5, #0]
 8009a6e:	e7d6      	b.n	8009a1e <_free_r+0x22>
 8009a70:	6820      	ldr	r0, [r4, #0]
 8009a72:	1821      	adds	r1, r4, r0
 8009a74:	428b      	cmp	r3, r1
 8009a76:	bf04      	itt	eq
 8009a78:	6819      	ldreq	r1, [r3, #0]
 8009a7a:	685b      	ldreq	r3, [r3, #4]
 8009a7c:	6063      	str	r3, [r4, #4]
 8009a7e:	bf04      	itt	eq
 8009a80:	1809      	addeq	r1, r1, r0
 8009a82:	6021      	streq	r1, [r4, #0]
 8009a84:	6054      	str	r4, [r2, #4]
 8009a86:	e7ca      	b.n	8009a1e <_free_r+0x22>
 8009a88:	bd38      	pop	{r3, r4, r5, pc}
 8009a8a:	bf00      	nop
 8009a8c:	240658b0 	.word	0x240658b0

08009a90 <__malloc_lock>:
 8009a90:	4801      	ldr	r0, [pc, #4]	@ (8009a98 <__malloc_lock+0x8>)
 8009a92:	f7ff bfa3 	b.w	80099dc <__retarget_lock_acquire_recursive>
 8009a96:	bf00      	nop
 8009a98:	240658ac 	.word	0x240658ac

08009a9c <__malloc_unlock>:
 8009a9c:	4801      	ldr	r0, [pc, #4]	@ (8009aa4 <__malloc_unlock+0x8>)
 8009a9e:	f7ff bf9e 	b.w	80099de <__retarget_lock_release_recursive>
 8009aa2:	bf00      	nop
 8009aa4:	240658ac 	.word	0x240658ac

08009aa8 <_init>:
 8009aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aaa:	bf00      	nop
 8009aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aae:	bc08      	pop	{r3}
 8009ab0:	469e      	mov	lr, r3
 8009ab2:	4770      	bx	lr

08009ab4 <_fini>:
 8009ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab6:	bf00      	nop
 8009ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aba:	bc08      	pop	{r3}
 8009abc:	469e      	mov	lr, r3
 8009abe:	4770      	bx	lr
