# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Buck_Control.srcs/sources_1/ip/clk_wiz_0" \
"ACD_range_test_tb_time_impl.v" \
"../../../../../Buck_Control.srcs/sim_1/new/ACD_range_test_tb.v" \

# Do not sort compile order
nosort
