Timing Analyzer report for DUT
Tue Apr  5 13:07:08 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Hold: 'sys_clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'sys_clk'
 23. Slow 1200mV 0C Model Hold: 'sys_clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'sys_clk'
 31. Fast 1200mV 0C Model Hold: 'sys_clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; DUT                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.5%      ;
;     Processor 3            ;   3.2%      ;
;     Processor 4            ;   3.0%      ;
;     Processors 5-8         ;   2.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DUT.sdc       ; OK     ; Tue Apr  5 13:07:07 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }     ;
; sys_clk    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.04 MHz ; 103.04 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; 30.295 ; 0.000            ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.408 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk     ; 16.000 ; 0.000                          ;
; sys_clk ; 19.494 ; 0.000                          ;
+---------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.295 ; halfband_2nd_sym:HB2|sum_lvl_1[2][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.026      ; 9.749      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.502 ; halfband_2nd_sym:HB2|sum_lvl_1[3][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.024      ; 9.540      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.517 ; halfband_2nd_sym:HB2|sum_lvl_1[7][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.031      ; 9.532      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.564 ; halfband_2nd_sym:HB2|sum_lvl_1[6][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.020      ; 9.474      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][10] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][11] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][12] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][13] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][14] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][15] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][16] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.591 ; halfband_2nd_sym:HB2|sum_lvl_1[1][17] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.002      ; 9.429      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][0]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][1]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][2]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][3]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][4]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][5]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][6]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][7]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][8]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
; 30.829 ; halfband_1st_sym:HB1|sum_lvl_1[5][9]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 9.232      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                             ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; SysCnt                             ; SysCnt                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; halfSysCnt                         ; halfSysCnt                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.078      ; 0.674      ;
; 0.427 ; halfband_2nd_sym:HB2|sum_lvl_4[17] ; halfband_2nd_sym:HB2|y[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; halfband_2nd_sym:HB2|x[7][2]       ; halfband_2nd_sym:HB2|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; halfband_2nd_sym:HB2|x[7][4]       ; halfband_2nd_sym:HB2|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; halfband_2nd_sym:HB2|x[7][8]       ; halfband_2nd_sym:HB2|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; halfband_2nd_sym:HB2|x[7][10]      ; halfband_2nd_sym:HB2|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; halfband_1st_sym:HB1|sum_lvl_4[11] ; halfband_1st_sym:HB1|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; halfband_2nd_sym:HB2|x[7][11]      ; halfband_2nd_sym:HB2|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; halfband_2nd_sym:HB2|sum_lvl_4[2]  ; halfband_2nd_sym:HB2|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; halfband_2nd_sym:HB2|sum_lvl_4[8]  ; halfband_2nd_sym:HB2|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][9]       ; halfband_2nd_sym:HB2|x[8][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; halfband_1st_sym:HB1|x[7][13]      ; halfband_1st_sym:HB1|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][3]       ; halfband_2nd_sym:HB2|x[8][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][5]       ; halfband_2nd_sym:HB2|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][14]      ; halfband_2nd_sym:HB2|x[8][14]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][16]      ; halfband_2nd_sym:HB2|x[8][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; halfband_2nd_sym:HB2|x[7][17]      ; halfband_2nd_sym:HB2|x[8][17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; halfband_2nd_sym:HB2|sum_lvl_4[0]  ; halfband_2nd_sym:HB2|y[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; halfband_2nd_sym:HB2|sum_lvl_4[4]  ; halfband_2nd_sym:HB2|y[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; halfband_2nd_sym:HB2|sum_lvl_4[12] ; halfband_2nd_sym:HB2|y[12]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_2nd_sym:HB2|sum_lvl_4[15] ; halfband_2nd_sym:HB2|y[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][15]      ; halfband_1st_sym:HB1|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][11]      ; halfband_1st_sym:HB1|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][6]       ; halfband_1st_sym:HB1|x[8][6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][4]       ; halfband_1st_sym:HB1|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][2]       ; halfband_1st_sym:HB1|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][0]       ; halfband_1st_sym:HB1|x[8][0]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_1st_sym:HB1|sum_lvl_4[9]  ; halfband_1st_sym:HB1|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_2nd_sym:HB2|x[7][15]      ; halfband_2nd_sym:HB2|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][12]      ; halfband_1st_sym:HB1|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; halfband_1st_sym:HB1|x[7][8]       ; halfband_1st_sym:HB1|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; halfband_2nd_sym:HB2|sum_lvl_4[1]  ; halfband_2nd_sym:HB2|y[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; halfband_1st_sym:HB1|x[7][1]       ; halfband_1st_sym:HB1|x[8][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; halfband_2nd_sym:HB2|sum_lvl_4[10] ; halfband_2nd_sym:HB2|y[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; halfband_1st_sym:HB1|sum_lvl_4[7]  ; halfband_1st_sym:HB1|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; halfband_2nd_sym:HB2|x[7][12]      ; halfband_2nd_sym:HB2|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; halfband_2nd_sym:HB2|sum_lvl_4[3]  ; halfband_2nd_sym:HB2|y[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; halfband_2nd_sym:HB2|sum_lvl_4[9]  ; halfband_2nd_sym:HB2|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_2nd_sym:HB2|sum_lvl_4[11] ; halfband_2nd_sym:HB2|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_2nd_sym:HB2|sum_lvl_4[16] ; halfband_2nd_sym:HB2|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_1st_sym:HB1|x[7][10]      ; halfband_1st_sym:HB1|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; halfband_1st_sym:HB1|x[7][7]       ; halfband_1st_sym:HB1|x[8][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; halfband_2nd_sym:HB2|sum_lvl_4[7]  ; halfband_2nd_sym:HB2|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_2nd_sym:HB2|x[7][13]      ; halfband_2nd_sym:HB2|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_1st_sym:HB1|sum_lvl_4[14] ; halfband_1st_sym:HB1|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; halfband_1st_sym:HB1|sum_lvl_4[16] ; halfband_1st_sym:HB1|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; halfband_1st_sym:HB1|sum_lvl_4[2]  ; halfband_1st_sym:HB1|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; halfband_1st_sym:HB1|sum_lvl_4[8]  ; halfband_1st_sym:HB1|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; halfband_1st_sym:HB1|x[7][5]       ; halfband_1st_sym:HB1|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; halfband_2nd_sym:HB2|sum_lvl_4[14] ; halfband_2nd_sym:HB2|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.699      ;
; 0.449 ; halfband_2nd_sym:HB2|x[4][11]      ; halfband_2nd_sym:HB2|x[5][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; halfband_2nd_sym:HB2|x[12][2]      ; halfband_2nd_sym:HB2|x[13][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; halfband_2nd_sym:HB2|x[10][6]      ; halfband_2nd_sym:HB2|x[11][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; halfband_2nd_sym:HB2|x[3][10]      ; halfband_2nd_sym:HB2|x[4][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; halfband_2nd_sym:HB2|x[13][7]      ; halfband_2nd_sym:HB2|x[14][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[6][9]       ; halfband_2nd_sym:HB2|x[7][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_1st_sym:HB1|x[11][2]      ; halfband_1st_sym:HB1|x[12][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[13][12]     ; halfband_2nd_sym:HB2|x[14][12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[13][11]     ; halfband_2nd_sym:HB2|x[14][11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[13][10]     ; halfband_2nd_sym:HB2|x[14][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[13][5]      ; halfband_2nd_sym:HB2|x[14][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[10][3]      ; halfband_2nd_sym:HB2|x[11][3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[10][2]      ; halfband_2nd_sym:HB2|x[11][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[8][13]      ; halfband_2nd_sym:HB2|x[9][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; halfband_2nd_sym:HB2|x[2][2]       ; halfband_2nd_sym:HB2|x[3][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[2][3]       ; halfband_2nd_sym:HB2|x[3][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; halfband_2nd_sym:HB2|x[4][5]       ; halfband_2nd_sym:HB2|x[5][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; halfband_2nd_sym:HB2|x[12][9]      ; halfband_2nd_sym:HB2|x[13][9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[11][7]      ; halfband_2nd_sym:HB2|x[12][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[10][9]      ; halfband_2nd_sym:HB2|x[11][9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[10][7]      ; halfband_2nd_sym:HB2|x[11][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][7]       ; halfband_2nd_sym:HB2|x[10][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[8][7]       ; halfband_2nd_sym:HB2|x[9][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[6][7]       ; halfband_2nd_sym:HB2|x[7][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[2][7]       ; halfband_2nd_sym:HB2|x[3][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[3][9]       ; halfband_2nd_sym:HB2|x[4][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_1st_sym:HB1|x[13][13]     ; halfband_1st_sym:HB1|x[14][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_1st_sym:HB1|x[13][2]      ; halfband_1st_sym:HB1|x[14][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_1st_sym:HB1|x[8][17]      ; halfband_1st_sym:HB1|x[9][17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_1st_sym:HB1|x[4][16]      ; halfband_1st_sym:HB1|x[5][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_1st_sym:HB1|x[11][15]     ; halfband_1st_sym:HB1|x[12][15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_1st_sym:HB1|x[2][11]      ; halfband_1st_sym:HB1|x[3][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_1st_sym:HB1|x[12][2]      ; halfband_1st_sym:HB1|x[13][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_1st_sym:HB1|x[1][0]       ; halfband_1st_sym:HB1|x[2][0]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_2nd_sym:HB2|x[13][16]     ; halfband_2nd_sym:HB2|x[14][16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[13][13]     ; halfband_2nd_sym:HB2|x[14][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; halfband_2nd_sym:HB2|x[12][8]      ; halfband_2nd_sym:HB2|x[13][8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[12][6]      ; halfband_2nd_sym:HB2|x[13][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[11][10]     ; halfband_2nd_sym:HB2|x[12][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[11][8]      ; halfband_2nd_sym:HB2|x[12][8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[11][5]      ; halfband_2nd_sym:HB2|x[12][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[10][0]      ; halfband_2nd_sym:HB2|x[11][0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][16]      ; halfband_2nd_sym:HB2|x[10][16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][12]      ; halfband_2nd_sym:HB2|x[10][12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][5]       ; halfband_2nd_sym:HB2|x[10][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][4]       ; halfband_2nd_sym:HB2|x[10][4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[9][0]       ; halfband_2nd_sym:HB2|x[10][0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[8][10]      ; halfband_2nd_sym:HB2|x[9][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; halfband_2nd_sym:HB2|x[8][4]       ; halfband_2nd_sym:HB2|x[9][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.718      ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 113.15 MHz ; 113.15 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; 31.162 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.366 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk     ; 16.000 ; 0.000                         ;
; sys_clk ; 19.531 ; 0.000                         ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                        ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.162 ; halfband_2nd_sym:HB2|sum_lvl_1[2][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.039      ; 8.896      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.327 ; halfband_2nd_sym:HB2|sum_lvl_1[7][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.043      ; 8.735      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.358 ; halfband_2nd_sym:HB2|sum_lvl_1[3][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.038      ; 8.699      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.407 ; halfband_2nd_sym:HB2|sum_lvl_1[6][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; 0.034      ; 8.646      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][10] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][11] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][12] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][13] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][14] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][15] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][16] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.432 ; halfband_2nd_sym:HB2|sum_lvl_1[1][17] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.018      ; 8.605      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][0]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][1]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][2]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][3]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][4]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][5]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][6]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][7]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][8]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
; 31.660 ; halfband_1st_sym:HB1|sum_lvl_1[0][9]  ; halfband_1st_sym:HB1|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.082      ; 8.441      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                              ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; SysCnt                             ; SysCnt                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; halfSysCnt                         ; halfSysCnt                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.608      ;
; 0.394 ; halfband_2nd_sym:HB2|x[7][2]       ; halfband_2nd_sym:HB2|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; halfband_2nd_sym:HB2|x[7][8]       ; halfband_2nd_sym:HB2|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; halfband_2nd_sym:HB2|x[7][9]       ; halfband_2nd_sym:HB2|x[8][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|x[7][5]       ; halfband_2nd_sym:HB2|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; halfband_1st_sym:HB1|sum_lvl_4[9]  ; halfband_1st_sym:HB1|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|x[7][10]      ; halfband_2nd_sym:HB2|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_1st_sym:HB1|sum_lvl_4[11] ; halfband_1st_sym:HB1|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|x[7][11]      ; halfband_2nd_sym:HB2|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|x[7][14]      ; halfband_2nd_sym:HB2|x[8][14]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|x[7][16]      ; halfband_2nd_sym:HB2|x[8][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|sum_lvl_4[2]  ; halfband_2nd_sym:HB2|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; halfband_2nd_sym:HB2|sum_lvl_4[15] ; halfband_2nd_sym:HB2|y[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; halfband_2nd_sym:HB2|sum_lvl_4[17] ; halfband_2nd_sym:HB2|y[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|sum_lvl_4[10] ; halfband_2nd_sym:HB2|y[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|x[7][3]       ; halfband_2nd_sym:HB2|x[8][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|x[7][4]       ; halfband_2nd_sym:HB2|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; halfband_2nd_sym:HB2|x[7][15]      ; halfband_2nd_sym:HB2|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|x[7][17]      ; halfband_2nd_sym:HB2|x[8][17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][12]      ; halfband_1st_sym:HB1|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; halfband_2nd_sym:HB2|sum_lvl_4[0]  ; halfband_2nd_sym:HB2|y[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|sum_lvl_4[4]  ; halfband_2nd_sym:HB2|y[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_2nd_sym:HB2|sum_lvl_4[8]  ; halfband_2nd_sym:HB2|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; halfband_2nd_sym:HB2|sum_lvl_4[12] ; halfband_2nd_sym:HB2|y[12]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][15]      ; halfband_1st_sym:HB1|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][13]      ; halfband_1st_sym:HB1|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][11]      ; halfband_1st_sym:HB1|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][6]       ; halfband_1st_sym:HB1|x[8][6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][2]       ; halfband_1st_sym:HB1|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; halfband_1st_sym:HB1|x[7][1]       ; halfband_1st_sym:HB1|x[8][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; halfband_2nd_sym:HB2|sum_lvl_4[7]  ; halfband_2nd_sym:HB2|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; halfband_1st_sym:HB1|sum_lvl_4[7]  ; halfband_1st_sym:HB1|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; halfband_1st_sym:HB1|sum_lvl_4[14] ; halfband_1st_sym:HB1|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; halfband_1st_sym:HB1|sum_lvl_4[16] ; halfband_1st_sym:HB1|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; halfband_1st_sym:HB1|x[7][8]       ; halfband_1st_sym:HB1|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; halfband_2nd_sym:HB2|sum_lvl_4[1]  ; halfband_2nd_sym:HB2|y[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; halfband_1st_sym:HB1|x[7][4]       ; halfband_1st_sym:HB1|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; halfband_1st_sym:HB1|x[7][0]       ; halfband_1st_sym:HB1|x[8][0]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; halfband_2nd_sym:HB2|x[7][12]      ; halfband_2nd_sym:HB2|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; halfband_2nd_sym:HB2|x[7][13]      ; halfband_2nd_sym:HB2|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; halfband_2nd_sym:HB2|sum_lvl_4[3]  ; halfband_2nd_sym:HB2|y[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; halfband_2nd_sym:HB2|sum_lvl_4[9]  ; halfband_2nd_sym:HB2|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; halfband_2nd_sym:HB2|sum_lvl_4[11] ; halfband_2nd_sym:HB2|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; halfband_2nd_sym:HB2|sum_lvl_4[16] ; halfband_2nd_sym:HB2|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; halfband_1st_sym:HB1|x[7][10]      ; halfband_1st_sym:HB1|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; halfband_1st_sym:HB1|sum_lvl_4[2]  ; halfband_1st_sym:HB1|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; halfband_1st_sym:HB1|sum_lvl_4[8]  ; halfband_1st_sym:HB1|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; halfband_1st_sym:HB1|x[7][7]       ; halfband_1st_sym:HB1|x[8][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; halfband_1st_sym:HB1|x[7][5]       ; halfband_1st_sym:HB1|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; halfband_2nd_sym:HB2|sum_lvl_4[14] ; halfband_2nd_sym:HB2|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.642      ;
; 0.414 ; halfband_2nd_sym:HB2|x[12][2]      ; halfband_2nd_sym:HB2|x[13][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; halfband_2nd_sym:HB2|x[4][11]      ; halfband_2nd_sym:HB2|x[5][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[13][5]      ; halfband_2nd_sym:HB2|x[14][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[11][5]      ; halfband_2nd_sym:HB2|x[12][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[10][6]      ; halfband_2nd_sym:HB2|x[11][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[10][2]      ; halfband_2nd_sym:HB2|x[11][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[9][5]       ; halfband_2nd_sym:HB2|x[10][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[8][13]      ; halfband_2nd_sym:HB2|x[9][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[5][5]       ; halfband_2nd_sym:HB2|x[6][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[4][5]       ; halfband_2nd_sym:HB2|x[5][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; halfband_2nd_sym:HB2|x[3][10]      ; halfband_2nd_sym:HB2|x[4][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[5][16]      ; halfband_2nd_sym:HB2|x[6][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[13][7]      ; halfband_2nd_sym:HB2|x[14][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; halfband_2nd_sym:HB2|x[6][9]       ; halfband_2nd_sym:HB2|x[7][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][16]     ; halfband_2nd_sym:HB2|x[14][16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][13]     ; halfband_2nd_sym:HB2|x[14][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][12]     ; halfband_2nd_sym:HB2|x[14][12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][11]     ; halfband_2nd_sym:HB2|x[14][11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][10]     ; halfband_2nd_sym:HB2|x[14][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[12][8]      ; halfband_2nd_sym:HB2|x[13][8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[12][6]      ; halfband_2nd_sym:HB2|x[13][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[11][14]     ; halfband_2nd_sym:HB2|x[12][14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[10][3]      ; halfband_2nd_sym:HB2|x[11][3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][16]      ; halfband_2nd_sym:HB2|x[10][16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][15]      ; halfband_2nd_sym:HB2|x[10][15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][13]      ; halfband_2nd_sym:HB2|x[10][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][1]       ; halfband_2nd_sym:HB2|x[10][1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][0]       ; halfband_2nd_sym:HB2|x[10][0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[8][1]       ; halfband_2nd_sym:HB2|x[9][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[5][1]       ; halfband_2nd_sym:HB2|x[6][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[5][2]       ; halfband_2nd_sym:HB2|x[6][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; halfband_2nd_sym:HB2|x[2][2]       ; halfband_2nd_sym:HB2|x[3][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[2][3]       ; halfband_2nd_sym:HB2|x[3][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[4][6]       ; halfband_2nd_sym:HB2|x[5][6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[2][8]       ; halfband_2nd_sym:HB2|x[3][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[5][10]      ; halfband_2nd_sym:HB2|x[6][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[0][10]      ; halfband_2nd_sym:HB2|x[1][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[3][12]      ; halfband_2nd_sym:HB2|x[4][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[2][14]      ; halfband_2nd_sym:HB2|x[3][14]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_1st_sym:HB1|x[6][3]       ; halfband_1st_sym:HB1|x[7][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; halfband_2nd_sym:HB2|x[13][9]      ; halfband_2nd_sym:HB2|x[14][9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; halfband_2nd_sym:HB2|x[12][9]      ; halfband_2nd_sym:HB2|x[13][9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; halfband_2nd_sym:HB2|x[11][7]      ; halfband_2nd_sym:HB2|x[12][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[10][9]      ; halfband_2nd_sym:HB2|x[11][9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; halfband_2nd_sym:HB2|x[10][7]      ; halfband_2nd_sym:HB2|x[11][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[9][7]       ; halfband_2nd_sym:HB2|x[10][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[8][7]       ; halfband_2nd_sym:HB2|x[9][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[6][7]       ; halfband_2nd_sym:HB2|x[7][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; halfband_2nd_sym:HB2|x[2][7]       ; halfband_2nd_sym:HB2|x[3][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.659      ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; 35.131 ; 0.000           ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.187 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk     ; 16.000 ; 0.000                         ;
; sys_clk ; 19.412 ; 0.000                         ;
+---------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                        ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.131 ; halfband_2nd_sym:HB2|sum_lvl_1[2][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; 0.001      ; 4.877      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][10] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][11] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][12] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][13] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][14] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][15] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][16] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.201 ; halfband_2nd_sym:HB2|sum_lvl_1[1][17] ; halfband_2nd_sym:HB2|sum_lvl_2[0][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.015     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][10] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][11] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][12] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][13] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][14] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][15] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][16] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.215 ; halfband_2nd_sym:HB2|sum_lvl_1[3][17] ; halfband_2nd_sym:HB2|sum_lvl_2[1][15] ; sys_clk      ; sys_clk     ; 40.000       ; -0.001     ; 4.791      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.263 ; halfband_2nd_sym:HB2|sum_lvl_1[7][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.002     ; 4.742      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][0]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][1]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][2]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][3]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][4]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][5]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][6]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][7]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][8]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][9]  ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][10] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][11] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][12] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][13] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][14] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][15] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][16] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.310 ; halfband_2nd_sym:HB2|sum_lvl_1[6][17] ; halfband_2nd_sym:HB2|sum_lvl_2[3][13] ; sys_clk      ; sys_clk     ; 40.000       ; -0.006     ; 4.691      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][0]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][1]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][2]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][3]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][4]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][5]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][6]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][7]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][8]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
; 35.373 ; halfband_1st_sym:HB1|sum_lvl_1[5][9]  ; halfband_1st_sym:HB1|sum_lvl_2[2][10] ; sys_clk      ; sys_clk     ; 40.000       ; 0.021      ; 4.655      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                              ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; halfband_1st_sym:HB1|sum_lvl_4[11] ; halfband_1st_sym:HB1|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[10] ; halfband_2nd_sym:HB2|y[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][2]       ; halfband_2nd_sym:HB2|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][4]       ; halfband_2nd_sym:HB2|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][8]       ; halfband_2nd_sym:HB2|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; halfband_1st_sym:HB1|sum_lvl_4[9]  ; halfband_1st_sym:HB1|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][10]      ; halfband_2nd_sym:HB2|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][11]      ; halfband_2nd_sym:HB2|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][14]      ; halfband_2nd_sym:HB2|x[8][14]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[0]  ; halfband_2nd_sym:HB2|y[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[2]  ; halfband_2nd_sym:HB2|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[4]  ; halfband_2nd_sym:HB2|y[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[8]  ; halfband_2nd_sym:HB2|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[15] ; halfband_2nd_sym:HB2|y[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|sum_lvl_4[17] ; halfband_2nd_sym:HB2|y[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; halfband_2nd_sym:HB2|x[7][9]       ; halfband_2nd_sym:HB2|x[8][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; halfband_2nd_sym:HB2|x[7][5]       ; halfband_2nd_sym:HB2|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; halfband_1st_sym:HB1|sum_lvl_4[7]  ; halfband_1st_sym:HB1|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; halfband_2nd_sym:HB2|x[7][15]      ; halfband_2nd_sym:HB2|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; halfband_2nd_sym:HB2|x[7][16]      ; halfband_2nd_sym:HB2|x[8][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; halfband_2nd_sym:HB2|x[7][17]      ; halfband_2nd_sym:HB2|x[8][17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; SysCnt                             ; SysCnt                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; halfband_2nd_sym:HB2|sum_lvl_4[1]  ; halfband_2nd_sym:HB2|y[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; halfband_2nd_sym:HB2|sum_lvl_4[12] ; halfband_2nd_sym:HB2|y[12]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; halfband_1st_sym:HB1|x[7][6]       ; halfband_1st_sym:HB1|x[8][6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; halfband_2nd_sym:HB2|sum_lvl_4[7]  ; halfband_2nd_sym:HB2|y[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_2nd_sym:HB2|x[7][3]       ; halfband_2nd_sym:HB2|x[8][3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_2nd_sym:HB2|x[7][13]      ; halfband_2nd_sym:HB2|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; halfband_1st_sym:HB1|sum_lvl_4[14] ; halfband_1st_sym:HB1|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][12]      ; halfband_1st_sym:HB1|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; halfband_2nd_sym:HB2|sum_lvl_4[3]  ; halfband_2nd_sym:HB2|y[3]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][15]      ; halfband_1st_sym:HB1|x[8][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][13]      ; halfband_1st_sym:HB1|x[8][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][11]      ; halfband_1st_sym:HB1|x[8][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][4]       ; halfband_1st_sym:HB1|x[8][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][2]       ; halfband_1st_sym:HB1|x[8][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][1]       ; halfband_1st_sym:HB1|x[8][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; halfband_1st_sym:HB1|x[7][0]       ; halfband_1st_sym:HB1|x[8][0]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; halfband_1st_sym:HB1|sum_lvl_4[16] ; halfband_1st_sym:HB1|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; halfband_1st_sym:HB1|x[7][8]       ; halfband_1st_sym:HB1|x[8][8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; halfband_2nd_sym:HB2|sum_lvl_4[9]  ; halfband_2nd_sym:HB2|y[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; halfband_2nd_sym:HB2|sum_lvl_4[11] ; halfband_2nd_sym:HB2|y[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; halfband_1st_sym:HB1|sum_lvl_4[8]  ; halfband_1st_sym:HB1|y[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; halfSysCnt                         ; halfSysCnt                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; halfband_2nd_sym:HB2|x[7][12]      ; halfband_2nd_sym:HB2|x[8][12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; halfband_2nd_sym:HB2|sum_lvl_4[16] ; halfband_2nd_sym:HB2|y[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; halfband_1st_sym:HB1|sum_lvl_4[2]  ; halfband_1st_sym:HB1|y[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; halfband_1st_sym:HB1|x[7][10]      ; halfband_1st_sym:HB1|x[8][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; halfband_1st_sym:HB1|x[7][7]       ; halfband_1st_sym:HB1|x[8][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; halfband_1st_sym:HB1|x[7][5]       ; halfband_1st_sym:HB1|x[8][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; halfband_2nd_sym:HB2|sum_lvl_4[14] ; halfband_2nd_sym:HB2|y[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 0.317      ;
; 0.198 ; halfband_2nd_sym:HB2|x[12][2]      ; halfband_2nd_sym:HB2|x[13][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; halfband_2nd_sym:HB2|x[10][6]      ; halfband_2nd_sym:HB2|x[11][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; halfband_2nd_sym:HB2|x[8][13]      ; halfband_2nd_sym:HB2|x[9][13]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; halfband_2nd_sym:HB2|x[3][10]      ; halfband_2nd_sym:HB2|x[4][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; halfband_2nd_sym:HB2|x[13][13]     ; halfband_2nd_sym:HB2|x[14][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[13][10]     ; halfband_2nd_sym:HB2|x[14][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[13][5]      ; halfband_2nd_sym:HB2|x[14][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[11][14]     ; halfband_2nd_sym:HB2|x[12][14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[11][5]      ; halfband_2nd_sym:HB2|x[12][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[10][15]     ; halfband_2nd_sym:HB2|x[11][15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[10][2]      ; halfband_2nd_sym:HB2|x[11][2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[9][15]      ; halfband_2nd_sym:HB2|x[10][15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[9][5]       ; halfband_2nd_sym:HB2|x[10][5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[9][0]       ; halfband_2nd_sym:HB2|x[10][0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[8][10]      ; halfband_2nd_sym:HB2|x[9][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[8][4]       ; halfband_2nd_sym:HB2|x[9][4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[5][2]       ; halfband_2nd_sym:HB2|x[6][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[5][5]       ; halfband_2nd_sym:HB2|x[6][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[4][5]       ; halfband_2nd_sym:HB2|x[5][5]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[4][6]       ; halfband_2nd_sym:HB2|x[5][6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[5][10]      ; halfband_2nd_sym:HB2|x[6][10]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[4][15]      ; halfband_2nd_sym:HB2|x[5][15]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[0][16]      ; halfband_2nd_sym:HB2|x[1][16]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[13][7]      ; halfband_2nd_sym:HB2|x[14][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[11][7]      ; halfband_2nd_sym:HB2|x[12][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[10][7]      ; halfband_2nd_sym:HB2|x[11][7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[6][7]       ; halfband_2nd_sym:HB2|x[7][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[2][7]       ; halfband_2nd_sym:HB2|x[3][7]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[6][9]       ; halfband_2nd_sym:HB2|x[7][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[3][9]       ; halfband_2nd_sym:HB2|x[4][9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; halfband_2nd_sym:HB2|x[4][11]      ; halfband_2nd_sym:HB2|x[5][11]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[13][12]     ; halfband_2nd_sym:HB2|x[14][12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[13][11]     ; halfband_2nd_sym:HB2|x[14][11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[12][8]      ; halfband_2nd_sym:HB2|x[13][8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[12][6]      ; halfband_2nd_sym:HB2|x[13][6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[11][15]     ; halfband_2nd_sym:HB2|x[12][15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[11][10]     ; halfband_2nd_sym:HB2|x[12][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[11][4]      ; halfband_2nd_sym:HB2|x[12][4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[10][3]      ; halfband_2nd_sym:HB2|x[11][3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[10][0]      ; halfband_2nd_sym:HB2|x[11][0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][17]      ; halfband_2nd_sym:HB2|x[10][17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][16]      ; halfband_2nd_sym:HB2|x[10][16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][13]      ; halfband_2nd_sym:HB2|x[10][13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][12]      ; halfband_2nd_sym:HB2|x[10][12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][10]      ; halfband_2nd_sym:HB2|x[10][10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[9][4]       ; halfband_2nd_sym:HB2|x[10][4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; halfband_2nd_sym:HB2|x[8][1]       ; halfband_2nd_sym:HB2|x[9][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[5][1]       ; halfband_2nd_sym:HB2|x[6][1]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; halfband_2nd_sym:HB2|x[2][2]       ; halfband_2nd_sym:HB2|x[3][2]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.041      ; 0.325      ;
+-------+------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 30.295 ; 0.187 ; N/A      ; N/A     ; 16.000              ;
;  clk             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  sys_clk         ; 30.295 ; 0.187 ; N/A      ; N/A     ; 19.412              ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sys_clk         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; y[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk2_en             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sam_clk_en              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[16]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_in[17]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; y[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; y[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; y[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 56737    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 56737    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 1744  ; 1744 ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clk     ; clk     ; Base ; Constrained ;
; sys_clk ; sys_clk ; Base ; Constrained ;
+---------+---------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sam_clk_en  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_clk2_en ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; y[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sam_clk_en  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sys_clk2_en ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_in[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; y[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Tue Apr  5 13:07:06 2022
Info: Command: quartus_sta DUT -c DUT
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DUT.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 30.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.295               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.408               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.000               0.000 clk 
    Info (332119):    19.494               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 31.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.162               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.000               0.000 clk 
    Info (332119):    19.531               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 35.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.131               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 16.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.000               0.000 clk 
    Info (332119):    19.412               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 869 megabytes
    Info: Processing ended: Tue Apr  5 13:07:08 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


