{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641331331849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641331331853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 22:22:11 2022 " "Processing started: Tue Jan 04 22:22:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641331331853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331331853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331331853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641331332721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641331332721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/rtos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd/rtos/synthesis/rtos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTOS-rtl " "Found design unit 1: RTOS-rtl" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340515 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTOS " "Found entity 1: RTOS" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PD/RTOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PD/RTOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_irq_mapper " "Found entity 1: RTOS_irq_mapper" {  } { { "PD/RTOS/synthesis/submodules/RTOS_irq_mapper.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0 " "Found entity 1: RTOS_mm_interconnect_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: RTOS_mm_interconnect_0_avalon_st_adapter" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: RTOS_mm_interconnect_0_rsp_mux_001" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340555 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_rsp_mux " "Found entity 1: RTOS_mm_interconnect_0_rsp_mux" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_rsp_demux " "Found entity 1: RTOS_mm_interconnect_0_rsp_demux" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_cmd_mux_003 " "Found entity 1: RTOS_mm_interconnect_0_cmd_mux_003" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_cmd_mux " "Found entity 1: RTOS_mm_interconnect_0_cmd_mux" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: RTOS_mm_interconnect_0_cmd_demux_001" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_cmd_demux " "Found entity 1: RTOS_mm_interconnect_0_cmd_demux" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RTOS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RTOS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_router_005_default_decode " "Found entity 1: RTOS_mm_interconnect_0_router_005_default_decode" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340586 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_mm_interconnect_0_router_005 " "Found entity 2: RTOS_mm_interconnect_0_router_005" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RTOS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RTOS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: RTOS_mm_interconnect_0_router_002_default_decode" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340590 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_mm_interconnect_0_router_002 " "Found entity 2: RTOS_mm_interconnect_0_router_002" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RTOS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RTOS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: RTOS_mm_interconnect_0_router_001_default_decode" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340595 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_mm_interconnect_0_router_001 " "Found entity 2: RTOS_mm_interconnect_0_router_001" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RTOS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RTOS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at RTOS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641331340599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd/rtos/synthesis/submodules/rtos_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_mm_interconnect_0_router_default_decode " "Found entity 1: RTOS_mm_interconnect_0_router_default_decode" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340601 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_mm_interconnect_0_router " "Found entity 2: RTOS_mm_interconnect_0_router" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PD/RTOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_performance_counter_0 " "Found entity 1: RTOS_performance_counter_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_performance_counter_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_onchip_memory2_0 " "Found entity 1: RTOS_onchip_memory2_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_register_bank_a_module " "Found entity 1: RTOS_nios2_qsys_0_register_bank_a_module" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_nios2_qsys_0_register_bank_b_module " "Found entity 2: RTOS_nios2_qsys_0_register_bank_b_module" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "3 RTOS_nios2_qsys_0_nios2_oci_debug " "Found entity 3: RTOS_nios2_qsys_0_nios2_oci_debug" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "4 RTOS_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: RTOS_nios2_qsys_0_ociram_sp_ram_module" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "5 RTOS_nios2_qsys_0_nios2_ocimem " "Found entity 5: RTOS_nios2_qsys_0_nios2_ocimem" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "6 RTOS_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: RTOS_nios2_qsys_0_nios2_avalon_reg" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "7 RTOS_nios2_qsys_0_nios2_oci_break " "Found entity 7: RTOS_nios2_qsys_0_nios2_oci_break" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "8 RTOS_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: RTOS_nios2_qsys_0_nios2_oci_xbrk" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "9 RTOS_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: RTOS_nios2_qsys_0_nios2_oci_dbrk" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "10 RTOS_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: RTOS_nios2_qsys_0_nios2_oci_itrace" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "11 RTOS_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: RTOS_nios2_qsys_0_nios2_oci_td_mode" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "12 RTOS_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: RTOS_nios2_qsys_0_nios2_oci_dtrace" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "13 RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "14 RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "15 RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "16 RTOS_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: RTOS_nios2_qsys_0_nios2_oci_fifo" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "17 RTOS_nios2_qsys_0_nios2_oci_pib " "Found entity 17: RTOS_nios2_qsys_0_nios2_oci_pib" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "18 RTOS_nios2_qsys_0_nios2_oci_im " "Found entity 18: RTOS_nios2_qsys_0_nios2_oci_im" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "19 RTOS_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: RTOS_nios2_qsys_0_nios2_performance_monitors" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "20 RTOS_nios2_qsys_0_nios2_oci " "Found entity 20: RTOS_nios2_qsys_0_nios2_oci" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""} { "Info" "ISGN_ENTITY_NAME" "21 RTOS_nios2_qsys_0 " "Found entity 21: RTOS_nios2_qsys_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: RTOS_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: RTOS_nios2_qsys_0_jtag_debug_module_tck" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: RTOS_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_oci_test_bench " "Found entity 1: RTOS_nios2_qsys_0_oci_test_bench" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/rtos_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_nios2_qsys_0_test_bench " "Found entity 1: RTOS_nios2_qsys_0_test_bench" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340704 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixMultiplier-Behavior " "Found design unit 1: matrixMultiplier-Behavior" {  } { { "PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340708 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixMultiplier " "Found entity 1: matrixMultiplier" {  } { { "PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/submatrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/submatrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 submatrixMultiplier-Behavior " "Found design unit 1: submatrixMultiplier-Behavior" {  } { { "PD/RTOS/synthesis/submodules/subMatrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/subMatrixMultiplier.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340712 ""} { "Info" "ISGN_ENTITY_NAME" "1 subMatrixMultiplier " "Found entity 1: subMatrixMultiplier" {  } { { "PD/RTOS/synthesis/submodules/subMatrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/subMatrixMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd/rtos/synthesis/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "PD/RTOS/synthesis/submodules/reg32.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340717 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "PD/RTOS/synthesis/submodules/reg32.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd/rtos/synthesis/submodules/rtos_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pd/rtos/synthesis/submodules/rtos_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTOS_jtag_uart_0_sim_scfifo_w " "Found entity 1: RTOS_jtag_uart_0_sim_scfifo_w" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340730 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOS_jtag_uart_0_scfifo_w " "Found entity 2: RTOS_jtag_uart_0_scfifo_w" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340730 ""} { "Info" "ISGN_ENTITY_NAME" "3 RTOS_jtag_uart_0_sim_scfifo_r " "Found entity 3: RTOS_jtag_uart_0_sim_scfifo_r" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340730 ""} { "Info" "ISGN_ENTITY_NAME" "4 RTOS_jtag_uart_0_scfifo_r " "Found entity 4: RTOS_jtag_uart_0_scfifo_r" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340730 ""} { "Info" "ISGN_ENTITY_NAME" "5 RTOS_jtag_uart_0 " "Found entity 5: RTOS_jtag_uart_0" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/submatrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/submatrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 submatrixMultiplier-Behavior " "Found design unit 1: submatrixMultiplier-Behavior" {  } { { "vhd/subMatrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/subMatrixMultiplier.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340735 ""} { "Info" "ISGN_ENTITY_NAME" "1 subMatrixMultiplier " "Found entity 1: subMatrixMultiplier" {  } { { "vhd/subMatrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/subMatrixMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "vhd/reg32_avalon_interface.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/reg32_avalon_interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340739 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "vhd/reg32_avalon_interface.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "vhd/reg32.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340745 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "vhd/reg32.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/matrixmultiplier_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/matrixmultiplier_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixMultiplier_8bit-Structure " "Found design unit 1: matrixMultiplier_8bit-Structure" {  } { { "vhd/matrixMultiplier_8bit.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340749 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixMultiplier_8bit " "Found entity 1: matrixMultiplier_8bit" {  } { { "vhd/matrixMultiplier_8bit.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd/matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd/matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixMultiplier-Behavior " "Found design unit 1: matrixMultiplier-Behavior" {  } { { "vhd/matrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340754 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixMultiplier " "Found entity 1: matrixMultiplier" {  } { { "vhd/matrixMultiplier.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331340754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331340754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RTOS_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at RTOS_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641331340777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RTOS_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at RTOS_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641331340777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RTOS_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at RTOS_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641331340777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RTOS_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at RTOS_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641331340779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrixMultiplier_8bit " "Elaborating entity \"matrixMultiplier_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641331340887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS RTOS:u0 " "Elaborating entity \"RTOS\" for hierarchy \"RTOS:u0\"" {  } { { "vhd/matrixMultiplier_8bit.vhd" "u0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331340900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_jtag_uart_0 RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"RTOS_jtag_uart_0\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "jtag_uart_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331340927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_jtag_uart_0_scfifo_w RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w " "Elaborating entity \"RTOS_jtag_uart_0_scfifo_w\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "the_RTOS_jtag_uart_0_scfifo_w" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331340944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "wfifo" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341126 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331341126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331341464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331341464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_w:the_RTOS_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_jtag_uart_0_scfifo_r RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_r:the_RTOS_jtag_uart_0_scfifo_r " "Elaborating entity \"RTOS_jtag_uart_0_scfifo_r\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|RTOS_jtag_uart_0_scfifo_r:the_RTOS_jtag_uart_0_scfifo_r\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "the_RTOS_jtag_uart_0_scfifo_r" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "RTOS_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331341855 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331341855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331341964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RTOS:u0\|RTOS_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:RTOS_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "matrixmultiplier_8bit_component_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342129 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "from_regC2\[23..0\] reg32_avalon_interface.vhd(26) " "Using initial value X (don't care) for net \"from_regC2\[23..0\]\" at reg32_avalon_interface.vhd(26)" {  } { { "PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331342136 "|matrixMultiplier_8bit|RTOS:u0|reg32_avalon_interface:matrixmultiplier_8bit_component_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixMultiplier RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|matrixMultiplier:mat " "Elaborating entity \"matrixMultiplier\" for hierarchy \"RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|matrixMultiplier:mat\"" {  } { { "PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" "mat" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subMatrixMultiplier RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|matrixMultiplier:mat\|subMatrixMultiplier:\\vecMul_gen_outer:0:vecMul_gen_inner:0:submatmul " "Elaborating entity \"subMatrixMultiplier\" for hierarchy \"RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|matrixMultiplier:mat\|subMatrixMultiplier:\\vecMul_gen_outer:0:vecMul_gen_inner:0:submatmul\"" {  } { { "PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" "\\vecMul_gen_outer:0:vecMul_gen_inner:0:submatmul" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/matrixMultiplier.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|reg32:reg_instanceA0 " "Elaborating entity \"reg32\" for hierarchy \"RTOS:u0\|reg32_avalon_interface:matrixmultiplier_8bit_component_0\|reg32:reg_instanceA0\"" {  } { { "PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" "reg_instanceA0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/reg32_avalon_interface.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0 RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"RTOS_nios2_qsys_0\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "nios2_qsys_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_test_bench RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_test_bench:the_RTOS_nios2_qsys_0_test_bench " "Elaborating entity \"RTOS_nios2_qsys_0_test_bench\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_test_bench:the_RTOS_nios2_qsys_0_test_bench\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_test_bench" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_register_bank_a_module RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a " "Elaborating entity \"RTOS_nios2_qsys_0_register_bank_a_module\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "RTOS_nios2_qsys_0_register_bank_a" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RTOS_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"RTOS_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342485 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331342485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtm1 " "Found entity 1: altsyncram_qtm1" {  } { { "db/altsyncram_qtm1.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_qtm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331342553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331342553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qtm1 RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated " "Elaborating entity \"altsyncram_qtm1\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_a_module:RTOS_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_qtm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_register_bank_b_module RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b " "Elaborating entity \"RTOS_nios2_qsys_0_register_bank_b_module\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "RTOS_nios2_qsys_0_register_bank_b" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RTOS_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"RTOS_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331342897 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331342897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtm1 " "Found entity 1: altsyncram_rtm1" {  } { { "db/altsyncram_rtm1.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_rtm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331342958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331342958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtm1 RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_rtm1:auto_generated " "Elaborating entity \"altsyncram_rtm1\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_register_bank_b_module:RTOS_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_rtm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331342963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_debug RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343339 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331343339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_ocimem RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_ocimem\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_ociram_sp_ram_module RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"RTOS_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "RTOS_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RTOS_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"RTOS_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331343417 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331343417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4f1 " "Found entity 1: altsyncram_d4f1" {  } { { "db/altsyncram_d4f1.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_d4f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331343485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331343485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4f1 RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_d4f1:auto_generated " "Elaborating entity \"altsyncram_d4f1\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_ocimem:the_RTOS_nios2_qsys_0_nios2_ocimem\|RTOS_nios2_qsys_0_ociram_sp_ram_module:RTOS_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_d4f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_avalon_reg RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_avalon_reg:the_RTOS_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_avalon_reg:the_RTOS_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_break RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_break:the_RTOS_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_break\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_break:the_RTOS_nios2_qsys_0_nios2_oci_break\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_xbrk RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_xbrk:the_RTOS_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_xbrk:the_RTOS_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_dbrk RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dbrk:the_RTOS_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dbrk:the_RTOS_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_itrace RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_itrace:the_RTOS_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_itrace:the_RTOS_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_dtrace RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dtrace:the_RTOS_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dtrace:the_RTOS_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_td_mode RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dtrace:the_RTOS_nios2_qsys_0_nios2_oci_dtrace\|RTOS_nios2_qsys_0_nios2_oci_td_mode:RTOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_dtrace:the_RTOS_nios2_qsys_0_nios2_oci_dtrace\|RTOS_nios2_qsys_0_nios2_oci_td_mode:RTOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "RTOS_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_fifo RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331343995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_oci_test_bench RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_oci_test_bench:the_RTOS_nios2_qsys_0_oci_test_bench " "Elaborating entity \"RTOS_nios2_qsys_0_oci_test_bench\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_fifo:the_RTOS_nios2_qsys_0_nios2_oci_fifo\|RTOS_nios2_qsys_0_oci_test_bench:the_RTOS_nios2_qsys_0_oci_test_bench\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344018 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "RTOS_nios2_qsys_0_oci_test_bench " "Entity \"RTOS_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1641331344018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_pib RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_pib:the_RTOS_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_pib:the_RTOS_nios2_qsys_0_nios2_oci_pib\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_nios2_oci_im RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_im:the_RTOS_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"RTOS_nios2_qsys_0_nios2_oci_im\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_im:the_RTOS_nios2_qsys_0_nios2_oci_im\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_jtag_debug_module_wrapper RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"RTOS_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" "the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_jtag_debug_module_tck RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|RTOS_nios2_qsys_0_jtag_debug_module_tck:the_RTOS_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"RTOS_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|RTOS_nios2_qsys_0_jtag_debug_module_tck:the_RTOS_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_RTOS_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_nios2_qsys_0_jtag_debug_module_sysclk RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|RTOS_nios2_qsys_0_jtag_debug_module_sysclk:the_RTOS_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"RTOS_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|RTOS_nios2_qsys_0_jtag_debug_module_sysclk:the_RTOS_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_RTOS_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "RTOS_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344200 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331344200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_jtag_debug_module_wrapper:the_RTOS_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RTOS_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_onchip_memory2_0 RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"RTOS_onchip_memory2_0\" for hierarchy \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "onchip_memory2_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RTOS_onchip_memory2_0.hex " "Parameter \"init_file\" = \"RTOS_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641331344321 ""}  } { { "PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641331344321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96n1 " "Found entity 1: altsyncram_96n1" {  } { { "db/altsyncram_96n1.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_96n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331344397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331344397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96n1 RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated " "Elaborating entity \"altsyncram_96n1\" for hierarchy \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331344403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331345233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331345233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_96n1.tdf" "decode3" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_96n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331345238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331345297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331345297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"RTOS:u0\|RTOS_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_96n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_96n1.tdf" "mux2" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/altsyncram_96n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331345302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_performance_counter_0 RTOS:u0\|RTOS_performance_counter_0:performance_counter_0 " "Elaborating entity \"RTOS_performance_counter_0\" for hierarchy \"RTOS:u0\|RTOS_performance_counter_0:performance_counter_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "performance_counter_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331345825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"RTOS_mm_interconnect_0\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "mm_interconnect_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331345879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrixmultiplier_8bit_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrixmultiplier_8bit_component_0_avalon_slave_0_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "matrixmultiplier_8bit_component_0_avalon_slave_0_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router:router " "Elaborating entity \"RTOS_mm_interconnect_0_router\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router:router\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "router" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_default_decode RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router:router\|RTOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"RTOS_mm_interconnect_0_router_default_decode\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router:router\|RTOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_001 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"RTOS_mm_interconnect_0_router_001\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_001:router_001\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "router_001" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_001_default_decode RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_001:router_001\|RTOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"RTOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_001:router_001\|RTOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_002 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"RTOS_mm_interconnect_0_router_002\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_002:router_002\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "router_002" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_002_default_decode RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_002:router_002\|RTOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"RTOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_002:router_002\|RTOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_005 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"RTOS_mm_interconnect_0_router_005\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_005:router_005\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "router_005" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_router_005_default_decode RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_005:router_005\|RTOS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"RTOS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_router_005:router_005\|RTOS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_cmd_demux RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"RTOS_mm_interconnect_0_cmd_demux\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_cmd_demux_001 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"RTOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_cmd_mux RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"RTOS_mm_interconnect_0_cmd_mux\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_cmd_mux_003 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"RTOS_mm_interconnect_0_cmd_mux_003\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_rsp_demux RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"RTOS_mm_interconnect_0_rsp_demux\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_rsp_mux RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"RTOS_mm_interconnect_0_rsp_mux\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_rsp_mux_001 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"RTOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_avalon_st_adapter RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"RTOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"RTOS:u0\|RTOS_mm_interconnect_0:mm_interconnect_0\|RTOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|RTOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/RTOS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOS_irq_mapper RTOS:u0\|RTOS_irq_mapper:irq_mapper " "Elaborating entity \"RTOS_irq_mapper\" for hierarchy \"RTOS:u0\|RTOS_irq_mapper:irq_mapper\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "irq_mapper" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RTOS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RTOS:u0\|altera_reset_controller:rst_controller\"" {  } { { "PD/RTOS/synthesis/RTOS.vhd" "rst_controller" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/RTOS.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RTOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RTOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PD/RTOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RTOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RTOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PD/RTOS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/PD/RTOS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331346723 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641331347476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.04.22:22:30 Progress: Loading sld26b2c327/alt_sld_fab_wrapper_hw.tcl " "2022.01.04.22:22:30 Progress: Loading sld26b2c327/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331350515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331352113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331352238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353494 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331353724 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641331354423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26b2c327/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld26b2c327/alt_sld_fab.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354819 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/db/ip/sld26b2c327/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641331354878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331354878 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 0 " "Ignored assignment(s) for \"KEY\[0\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357205 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 1 " "Ignored assignment(s) for \"KEY\[1\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 2 " "Ignored assignment(s) for \"KEY\[2\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 3 " "Ignored assignment(s) for \"KEY\[3\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357206 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 0 " "Ignored assignment(s) for \"KEY\[0\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357207 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 1 " "Ignored assignment(s) for \"KEY\[1\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357207 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 2 " "Ignored assignment(s) for \"KEY\[2\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357207 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "KEY 3 " "Ignored assignment(s) for \"KEY\[3\]\" because \"KEY\" is not a bus or array" {  } { { "vhd/matrixMultiplier_8bit.vhd" "KEY" { Text "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/vhd/matrixMultiplier_8bit.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1641331357207 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641331357305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331358521 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "180 " "180 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641331359458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/matrixMultiplier_8bit.map.smsg " "Generated suppressed messages file C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/matrixMultiplier_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331359978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641331362053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641331362053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2669 " "Implemented 2669 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641331362373 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641331362373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2404 " "Implemented 2404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641331362373 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641331362373 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641331362373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641331362373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5051 " "Peak virtual memory: 5051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641331362423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 22:22:42 2022 " "Processing ended: Tue Jan 04 22:22:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641331362423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641331362423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641331362423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331362423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641331363311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641331363875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641331363882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 22:22:43 2022 " "Processing started: Tue Jan 04 22:22:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641331363882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641331363882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641331363882 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641331364027 ""}
{ "Info" "0" "" "Project  = matrixMultiplier_8bit" {  } {  } 0 0 "Project  = matrixMultiplier_8bit" 0 0 "Fitter" 0 0 1641331364027 ""}
{ "Info" "0" "" "Revision = matrixMultiplier_8bit" {  } {  } 0 0 "Revision = matrixMultiplier_8bit" 0 0 "Fitter" 0 0 1641331364027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641331364225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641331364225 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "matrixMultiplier_8bit 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"matrixMultiplier_8bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641331364259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641331364300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641331364300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641331364770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641331364805 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641331365418 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 2 " "No exact pin location assignment(s) for 1 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641331365599 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1641331374158 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1676 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1676 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1641331374265 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1641331374265 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331374266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641331374301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641331374306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641331374315 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641331374322 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641331375109 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641331375109 ""}
{ "Info" "ISTA_SDC_FOUND" "PD/RTOS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'PD/RTOS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641331375122 ""}
{ "Info" "ISTA_SDC_FOUND" "PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.sdc " "Reading SDC File: 'PD/RTOS/synthesis/submodules/RTOS_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1641331375130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register RTOS:u0\|RTOS_nios2_qsys_0:nios2_qsys_0\|RTOS_nios2_qsys_0_nios2_oci:the_RTOS_nios2_qsys_0_nios2_oci\|RTOS_nios2_qsys_0_nios2_oci_debug:the_RTOS_nios2_qsys_0_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1641331375154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641331375154 "|matrixMultiplier_8bit|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641331375187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641331375188 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1641331375194 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641331375194 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641331375194 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1641331375194 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1641331375194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641331375274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641331375276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641331375516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1641331375520 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "360 DSP block " "Packed 360 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1641331375520 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "360 " "Created 360 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1641331375520 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641331375520 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1641331375675 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1641331375675 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331375682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641331379058 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1641331379620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331404187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641331433403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641331437273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331437273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641331438749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641331443957 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641331443957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641331449259 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641331449259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331449264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641331452354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641331452454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641331453255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641331453256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641331454014 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641331458169 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1641331458505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/matrixMultiplier_8bit.fit.smsg " "Generated suppressed messages file C:/Users/Rchie/OneDrive/Bureaublad/CSC10/Eindopdracht/RTOS/matrixMultiplier_8bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641331458756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 242 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7937 " "Peak virtual memory: 7937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641331460113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 22:24:20 2022 " "Processing ended: Tue Jan 04 22:24:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641331460113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641331460113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:20 " "Total CPU time (on all processors): 00:09:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641331460113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641331460113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 258 s " "Quartus Prime Flow was successful. 0 errors, 258 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641331460989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641331461311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641331461318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 22:24:21 2022 " "Processing started: Tue Jan 04 22:24:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641331461318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641331461318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off matrixMultiplier_8bit -c matrixMultiplier_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641331461318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641331462211 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641331467741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641331469458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 22:24:29 2022 " "Processing ended: Tue Jan 04 22:24:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641331469458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641331469458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641331469458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641331469458 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 259 s " "Quartus Prime Flow was successful. 0 errors, 259 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641331470250 ""}
