Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 22 12:17:56 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
| Design       : zynq_design_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   180 |
|    Minimum number of control sets                        |   180 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   471 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   180 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             196 |           73 |
| No           | No                    | Yes                    |             102 |           34 |
| No           | Yes                   | No                     |             149 |           96 |
| Yes          | No                    | No                     |             289 |          102 |
| Yes          | No                    | Yes                    |            1387 |          758 |
| Yes          | Yes                   | No                     |             190 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                 Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0] | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                        |                2 |              4 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/instructionmemIP_0/U0/p_0_in                                                                                                                            |                2 |              5 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                 | zynq_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                  |                1 |              6 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/controlsubsystemIP_0/U0/internal_awready_i_1_n_0                                                                                                        |                3 |              8 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                     | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              8 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                       | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                               |                4 |              9 |         2.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                      | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                       | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                  | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                4 |             12 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                |                5 |             12 |         2.40 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                5 |             12 |         2.40 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                    | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                        | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                5 |             14 |         2.80 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                7 |             15 |         2.14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pc_reg0                                                                                                  | zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3_n_0                                                                                                                   |                5 |             16 |         3.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                6 |             18 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |               10 |             22 |         2.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               11 |             23 |         2.09 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                          |                                                                                                                                                                       |                7 |             29 |         4.14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                6 |             29 |         4.83 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[6][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               24 |             32 |         1.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | zynq_design_i/datamemIP_0/U0/s02_axi_rdata[31]_i_1_n_0                                                                                                                |               29 |             32 |         1.10 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[7][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[9][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               22 |             32 |         1.45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[8][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/E[0]                                                                                                                                            | zynq_design_i/registerIP_0/U0/s01_axi_rdata[31]_i_1_n_0                                                                                                               |               21 |             32 |         1.52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                              | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                7 |             32 |         4.57 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                    |                                                                                                                                                                       |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[2][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[10][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               21 |             32 |         1.52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[11][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               16 |             32 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[13][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[12][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               16 |             32 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[14][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               21 |             32 |         1.52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[15][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               22 |             32 |         1.45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[16][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[18][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[17][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               13 |             32 |         2.46 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[1][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               16 |             32 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[19][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[21][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               22 |             32 |         1.45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[20][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[22][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               23 |             32 |         1.39 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[23][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               23 |             32 |         1.39 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[24][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               13 |             32 |         2.46 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/axi_rdata                                                                                                                                 |                                                                                                                                                                       |               23 |             32 |         1.39 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[25][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[26][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[28][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[27][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               13 |             32 |         2.46 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[29][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[31][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               25 |             32 |         1.28 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[30][31]_i_1_n_0                                                                                                                       | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               23 |             32 |         1.39 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[3][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[4][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/registerIP_0/U0/registers[5][31]_i_1_n_0                                                                                                                        | zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0                                                                                                                |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                7 |             36 |         5.14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                             |                                                                                                                                                                       |                9 |             36 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                       |               19 |             39 |         2.05 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg0                                                                                         | zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3_n_0                                                                                                                   |               25 |             48 |         1.92 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_0_127_24_24_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_384_511_8_8_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_128_255_24_24_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_0_127_16_16_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_0_127_0_0_i_1_n_0                                                                                                              |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_128_255_0_0_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_0_127_8_8_i_1_n_0                                                                                                              |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_128_255_16_16_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_384_511_24_24_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_256_383_16_16_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_256_383_24_24_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_128_255_8_8_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_256_383_0_0_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_256_383_8_8_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_384_511_0_0_i_1_n_0                                                                                                            |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/instructionmemIP_0/U0/RAM_reg_r1_384_511_16_16_i_1_n_0                                                                                                          |                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1536_1663_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3456_3583_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3584_3711_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3840_3967_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_384_511_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3968_4095_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_512_639_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_640_767_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_768_895_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_896_1023_0_0_i_1_n_0                                                                                                                 |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3328_3455_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1152_1279_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1664_1791_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1792_1919_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_128_255_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2048_2175_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_1408_1535_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2176_2303_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2304_2431_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2432_2559_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2560_2687_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0_i_1_n_0                                                                                                                  |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2688_2815_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2816_2943_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3072_3199_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/datamemIP_0/U0/ram_mem_reg_3200_3327_0_0_i_1_n_0                                                                                                                |                                                                                                                                                                       |               32 |            128 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               |                                                                                                                                                                       |               75 |            198 |         2.64 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/E[0]                                                                                                     | zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3_n_0                                                                                                                   |              150 |            331 |         2.21 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


