PPA Report for dual_clock_codec.v (Module: dual_clock_codec)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 26
FF Count: 108
IO Count: 47
Cell Count: 264

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 286.12 MHz
Reg-to-Reg Critical Path Delay: 2.310 ns

POWER METRICS:
-------------
Total Power Consumption: 0.456 W
