Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Apr 29 13:01:06 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.458
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           12.783
Operating Conditions:       slow_lv_lt

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              4.497
  Slack (ns):              0.458
  Arrival (ns):           14.719
  Required (ns):          15.177
  Setup (ns):              0.000
  Minimum Period (ns):     4.542
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              4.521
  Slack (ns):              0.470
  Arrival (ns):           14.743
  Required (ns):          15.213
  Setup (ns):              0.000
  Minimum Period (ns):     4.530
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              4.464
  Slack (ns):              0.492
  Arrival (ns):           14.685
  Required (ns):          15.177
  Setup (ns):              0.000
  Minimum Period (ns):     4.508
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              4.458
  Slack (ns):              0.497
  Arrival (ns):           14.680
  Required (ns):          15.177
  Setup (ns):              0.000
  Minimum Period (ns):     4.503
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              4.491
  Slack (ns):              0.500
  Arrival (ns):           14.713
  Required (ns):          15.213
  Setup (ns):              0.000
  Minimum Period (ns):     4.500
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  data required time                                 15.177
  data arrival time                          -       14.719
  slack                                               0.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.981          Clock generation
  7.981                        
               +     0.219          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  8.200                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.341                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.629          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.970                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.177          cell: ADLIB:GB
  9.147                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.424          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.571                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.059          cell: ADLIB:RGB
  9.630                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.592          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  10.222                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.423                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:Q (r)
               +     0.505          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[10]
  10.928                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12_RNO_0:A (r)
               +     0.120          cell: ADLIB:CFG2
  11.048                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12_RNO_0:Y (r)
               +     0.062          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_m4_e_0
  11.110                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12_RNO:B (r)
               +     0.120          cell: ADLIB:CFG4
  11.230                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12_RNO:Y (r)
               +     0.536          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_N_9_mux
  11.766                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12:B (r)
               +     0.142          cell: ADLIB:ARI1_CC
  11.908                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_12:P (f)
               +     0.016          net: NET_CC_CONFIG14544
  11.924                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:P[1] (f)
               +     0.381          cell: ADLIB:CC_CONFIG
  12.305                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO14495
  12.305                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.101          cell: ADLIB:CC_CONFIG
  12.406                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG14595
  12.406                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  12.468                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (r)
               +     0.241          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  12.709                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:D (r)
               +     0.053          cell: ADLIB:CFG4
  12.762                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:Y (r)
               +     0.227          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1_Z
  12.989                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:A (r)
               +     0.053          cell: ADLIB:CFG2
  13.042                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:Y (r)
               +     0.139          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_Z
  13.181                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:C (r)
               +     0.090          cell: ADLIB:CFG3
  13.271                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:Y (r)
               +     0.380          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_Z[1]
  13.651                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU[1]:A (r)
               +     0.053          cell: ADLIB:CFG2
  13.704                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU[1]:Y (r)
               +     0.127          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU_Z[1]
  13.831                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1GH53[0]:B (r)
               +     0.090          cell: ADLIB:ARI1_CC
  13.921                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1GH53[0]:P (r)
               +     0.014          net: NET_CC_CONFIG6219
  13.935                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:P[7] (r)
               +     0.399          cell: ADLIB:CC_CONFIG
  14.334                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG6238
  14.334                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_1_RNINO756:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  14.396                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_1_RNINO756:S (r)
               +     0.246          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1488
  14.642                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[5]:A (r)
               +     0.053          cell: ADLIB:CFG2
  14.695                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[5]:Y (r)
               +     0.024          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[5]
  14.719                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D (r)
                                    
  14.719                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.646          Clock generation
  11.646                       
               +     0.200          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.846                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.968                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.572          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.540                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.161          cell: ADLIB:GB
  12.701                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.385          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  13.086                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.052          cell: ADLIB:RGB
  13.138                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.520          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  13.658                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK (r)
               +     1.519          
  15.177                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  15.177                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
                                    
  15.177                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: RX
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D
  Delay (ns):              5.934
  Arrival (ns):            5.934
  Setup (ns):              0.000
  External Setup (ns):     0.260
  Operating Conditions: fast_hv_lt

Path 2
  From: dip_switch_o[1]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[1]:D
  Delay (ns):              3.156
  Arrival (ns):            3.156
  Setup (ns):              0.000
  External Setup (ns):    -2.535
  Operating Conditions: fast_hv_lt

Path 3
  From: dip_switch_o[0]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D
  Delay (ns):              3.072
  Arrival (ns):            3.072
  Setup (ns):              0.000
  External Setup (ns):    -2.616
  Operating Conditions: fast_hv_lt

Path 4
  From: dip_switch_o[3]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  Delay (ns):              2.910
  Arrival (ns):            2.910
  Setup (ns):              0.000
  External Setup (ns):    -2.778
  Operating Conditions: fast_hv_lt

Path 5
  From: dip_switch_o[2]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[2]:D
  Delay (ns):              2.825
  Arrival (ns):            2.825
  Setup (ns):              0.000
  External Setup (ns):    -2.855
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: RX
  To: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D
  data required time                                    N/C
  data arrival time                          -        5.934
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RX (f)
               +     0.000          net: RX
  0.000                        RX_ibuf/U_IOPAD:PAD (f)
               +     0.986          cell: ADLIB:IOPAD_IN
  0.986                        RX_ibuf/U_IOPAD:Y (f)
               +     0.000          net: RX_ibuf/YIN
  0.986                        RX_ibuf/U_IOIN:YIN (f)
               +     0.137          cell: ADLIB:IOIN_IB_E
  1.123                        RX_ibuf/U_IOIN:Y (f)
               +     4.811          net: RX_c
  5.934                        CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D (f)
                                    
  5.934                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.292          Clock generation
  N/C                          
               +     0.126          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.083          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.398          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.118          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.269          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.350          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/samples[2]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK
  To:   TX
  Delay (ns):             11.097
  Arrival (ns):           21.337
  Clock to Out (ns):      21.337
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK
  To: TX
  data required time                                    N/C
  data arrival time                          -       21.337
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.981          Clock generation
  7.981                        
               +     0.219          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  8.200                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.341                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.629          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.970                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.177          cell: ADLIB:GB
  9.147                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.424          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.571                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.059          cell: ADLIB:RGB
  9.630                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.610          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  10.240                       CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:CLK (r)
               +     0.194          cell: ADLIB:SLE
  10.434                       CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/tx:Q (f)
               +     6.818          net: TX_c
  17.252                       TX_obuf/U_IOTRI:D (f)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  18.221                       TX_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: TX_obuf/DOUT
  18.221                       TX_obuf/U_IOPAD:D (f)
               +     3.116          cell: ADLIB:IOPAD_TRI
  21.337                       TX_obuf/U_IOPAD:PAD (f)
               +     0.000          net: TX
  21.337                       TX (f)
                                    
  21.337                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.646          Clock generation
  N/C                          
                                    
  N/C                          TX (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[42]:ALn
  Delay (ns):              3.025
  Slack (ns):              1.694
  Arrival (ns):           13.251
  Required (ns):          14.945
  Recovery (ns):           0.209
  Minimum Period (ns):     3.306
  Skew (ns):               0.072
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[106]:ALn
  Delay (ns):              3.025
  Slack (ns):              1.694
  Arrival (ns):           13.251
  Required (ns):          14.945
  Recovery (ns):           0.209
  Minimum Period (ns):     3.306
  Skew (ns):               0.072
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_15/MSC_i_16/MSC_i_17/d0[31]:ALn
  Delay (ns):              2.993
  Slack (ns):              1.695
  Arrival (ns):           13.219
  Required (ns):          14.914
  Recovery (ns):           0.209
  Minimum Period (ns):     3.305
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_109/d1[83]:ALn
  Delay (ns):              3.018
  Slack (ns):              1.695
  Arrival (ns):           13.244
  Required (ns):          14.939
  Recovery (ns):           0.209
  Minimum Period (ns):     3.305
  Skew (ns):               0.078
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_109/d0[93]:ALn
  Delay (ns):              3.018
  Slack (ns):              1.695
  Arrival (ns):           13.244
  Required (ns):          14.939
  Recovery (ns):           0.209
  Minimum Period (ns):     3.305
  Skew (ns):               0.078
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[42]:ALn
  data required time                                 14.945
  data arrival time                          -       13.251
  slack                                               1.694
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.981          Clock generation
  7.981                        
               +     0.219          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  8.200                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.341                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.629          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.970                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.177          cell: ADLIB:GB
  9.147                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.420          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.567                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8:A (r)
               +     0.059          cell: ADLIB:RGB
  9.626                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8:Y (f)
               +     0.600          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
  10.226                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.427                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q (r)
               +     1.558          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z
  11.985                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA:A (r)
               +     0.128          cell: ADLIB:GB
  12.113                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA:Y (r)
               +     0.432          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y
  12.545                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB2:A (r)
               +     0.059          cell: ADLIB:RGB
  12.604                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB2:Y (f)
               +     0.647          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1_RGB2_rgb_net_1
  13.251                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[42]:ALn (r)
                                    
  13.251                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.646          Clock generation
  11.646                       
               +     0.200          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.846                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.968                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.572          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.540                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.161          cell: ADLIB:GB
  12.701                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.396          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  13.097                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  13.149                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.553          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  13.702                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[42]:CLK (r)
               +     1.452          
  15.154                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.945                       PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/first_data[42]:ALn
                                    
  14.945                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[103]:ALn
  Delay (ns):             14.256
  Arrival (ns):           14.256
  Recovery (ns):           0.196
  External Recovery (ns):   5.811
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[91]:ALn
  Delay (ns):             14.127
  Arrival (ns):           14.127
  Recovery (ns):           0.196
  External Recovery (ns):   5.669
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[8]:ALn
  Delay (ns):             14.128
  Arrival (ns):           14.128
  Recovery (ns):           0.196
  External Recovery (ns):   5.669
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[25]:ALn
  Delay (ns):             14.127
  Arrival (ns):           14.127
  Recovery (ns):           0.196
  External Recovery (ns):   5.668
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[12]:ALn
  Delay (ns):             14.127
  Arrival (ns):           14.127
  Recovery (ns):           0.196
  External Recovery (ns):   5.668
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[103]:ALn
  data required time                                    N/C
  data arrival time                          -       14.256
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.539          net: USER_RESETN_c
  7.207                        AND3_0:C (r)
               +     0.090          cell: ADLIB:CFG3
  7.297                        AND3_0:Y (r)
               +     6.959          net: AND3_0_Y
  14.256                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[103]:ALn (r)
                                    
  14.256                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.646          Clock generation
  N/C                          
               +     0.200          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.572          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.161          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.397          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.491          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[103]:CLK (r)
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_RDDATA_OUT[103]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:EN
  Delay (ns):              6.760
  Slack (ns):             12.783
  Arrival (ns):            9.883
  Required (ns):          22.666
  Setup (ns):              0.035
  Minimum Period (ns):     7.217
  Operating Conditions: slow_lv_lt

Path 2
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:D
  Delay (ns):              6.625
  Slack (ns):             12.953
  Arrival (ns):            9.748
  Required (ns):          22.701
  Setup (ns):              0.000
  Minimum Period (ns):     7.047
  Operating Conditions: slow_lv_lt

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[10]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[13]:D
  Delay (ns):              6.809
  Slack (ns):             13.098
  Arrival (ns):            9.855
  Required (ns):          22.953
  Setup (ns):              0.000
  Minimum Period (ns):     6.902
  Operating Conditions: slow_lv_ht

Path 4
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pslverr:EN
  Delay (ns):              6.436
  Slack (ns):             13.131
  Arrival (ns):            9.559
  Required (ns):          22.690
  Setup (ns):              0.033
  Minimum Period (ns):     6.869
  Operating Conditions: slow_lv_lt

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[12]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[13]:D
  Delay (ns):              6.728
  Slack (ns):             13.179
  Arrival (ns):            9.774
  Required (ns):          22.953
  Setup (ns):              0.000
  Minimum Period (ns):     6.821
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK
  To: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:EN
  data required time                                 22.666
  data arrival time                          -        9.883
  slack                                              12.783
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.518          cell: ADLIB:IOPAD_IN
  0.518                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.906                        CLKINT_0/U0_IOBA:A (r)
               +     0.137          cell: ADLIB:ICB_CLKINT
  1.043                        CLKINT_0/U0_IOBA:Y (r)
               +     0.590          net: CLKINT_0/U0_IOBA_net
  1.633                        CLKINT_0/U0_GB0:A (r)
               +     0.188          cell: ADLIB:GB
  1.821                        CLKINT_0/U0_GB0:Y (r)
               +     0.399          net: CLKINT_0/U0_gbs_1
  2.220                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.061          cell: ADLIB:RGB
  2.281                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.842          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  3.123                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK (r)
               +     2.918          cell: ADLIB:XCVR_APB_LINK
  6.041                        PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_RDATA[2] (f)
               +     2.538          net: PCIe_EP_0/PCIex4_0/S_RDATA[2]
  8.579                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_a2:A (f)
               +     0.047          cell: ADLIB:CFG2
  8.626                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_a2:Y (f)
               +     0.128          net: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/N_149_i
  8.754                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_1:A (f)
               +     0.077          cell: ADLIB:CFG2
  8.831                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_1:Y (f)
               +     0.375          net: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_1
  9.206                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0:C (f)
               +     0.123          cell: ADLIB:CFG3
  9.329                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0:Y (f)
               +     0.554          net: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/un1_lnk_m_cs_5_0_Z
  9.883                        PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:EN (f)
                                    
  9.883                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.449          cell: ADLIB:IOPAD_IN
  20.449                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  20.802                       CLKINT_0/U0_IOBA:A (r)
               +     0.118          cell: ADLIB:ICB_CLKINT
  20.920                       CLKINT_0/U0_IOBA:Y (r)
               +     0.537          net: CLKINT_0/U0_IOBA_net
  21.457                       CLKINT_0/U0_GB0:A (r)
               +     0.171          cell: ADLIB:GB
  21.628                       CLKINT_0/U0_GB0:Y (r)
               +     0.361          net: CLKINT_0/U0_gbs_1
  21.989                       CLKINT_0/U0_RGB1:A (r)
               +     0.053          cell: ADLIB:RGB
  22.042                       CLKINT_0/U0_RGB1:Y (f)
               +     0.462          net: CLKINT_0_Y
  22.504                       PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:CLK (r)
               +     0.197          
  22.701                       clock reconvergence pessimism
               -     0.035          Library setup time: ADLIB:SLE
  22.666                       PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/pready:EN
                                    
  22.666                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.137
  Arrival (ns):            6.137
  Setup (ns):              0.000
  External Setup (ns):     3.397
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[1]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.124
  Arrival (ns):            6.124
  Setup (ns):              0.000
  External Setup (ns):     3.384
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[0]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.090
  Arrival (ns):            6.090
  Setup (ns):              0.000
  External Setup (ns):     3.350
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.051
  Arrival (ns):            6.051
  Setup (ns):              0.000
  External Setup (ns):     3.311
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[31]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.883
  Arrival (ns):            5.883
  Setup (ns):              0.000
  External Setup (ns):     3.143
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        6.137
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.057          net: fmc_in_c[22]
  4.608                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.759                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.017          net: NET_CC_CONFIG815
  4.776                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.386          cell: ADLIB:CC_CONFIG
  5.162                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG842
  5.162                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.224                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.434          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.658                        system_top_0/led_4[0]:A (r)
               +     0.128          cell: ADLIB:CFG2
  5.786                        system_top_0/led_4[0]:Y (f)
               +     0.351          net: system_top_0/led_4_Z[0]
  6.137                        system_top_0/led[0]:D (f)
                                    
  6.137                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  N/C                          REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  N/C                          REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.364          net: REF_CLK_0_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.594          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0:A (r)
               +     0.165          cell: ADLIB:GB
  N/C                          CLKINT_0:Y (r)
               +     0.380          net: CLKINT_0/U0_Y
  N/C                          CLKINT_0/U0_RGB1_RGB6:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB6:Y (f)
               +     0.535          net: CLKINT_0/U0_RGB1_RGB6_rgb_net_1
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/test[0]:CLK
  To:   counter_out[60]
  Delay (ns):             13.674
  Arrival (ns):           16.734
  Clock to Out (ns):      16.734
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/test[0]:CLK
  To:   counter_out[24]
  Delay (ns):             13.663
  Arrival (ns):           16.723
  Clock to Out (ns):      16.723
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/test[0]:CLK
  To:   counter_out[40]
  Delay (ns):             13.598
  Arrival (ns):           16.658
  Clock to Out (ns):      16.658
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/test[0]:CLK
  To:   counter_out[56]
  Delay (ns):             13.263
  Arrival (ns):           16.323
  Clock to Out (ns):      16.323
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/test[2]:CLK
  To:   counter_out[38]
  Delay (ns):             12.731
  Arrival (ns):           15.785
  Clock to Out (ns):      15.785
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/test[0]:CLK
  To: counter_out[60]
  data required time                                    N/C
  data arrival time                          -       16.734
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.400          net: REF_CLK_0_ibuf/YIN
  1.009                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.150                        CLKINT_0/U0_IOBA:Y (r)
               +     0.652          net: CLKINT_0/U0_IOBA_net
  1.802                        CLKINT_0:A (r)
               +     0.181          cell: ADLIB:GB
  1.983                        CLKINT_0:Y (r)
               +     0.420          net: CLKINT_0/U0_Y
  2.403                        CLKINT_0/U0_RGB1_RGB6:A (r)
               +     0.059          cell: ADLIB:RGB
  2.462                        CLKINT_0/U0_RGB1_RGB6:Y (f)
               +     0.598          net: CLKINT_0/U0_RGB1_RGB6_rgb_net_1
  3.060                        system_top_0/test[0]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  3.254                        system_top_0/test[0]:Q (f)
               +     9.395          net: CO0
  12.649                       counter_out_obuf[60]/U_IOTRI:D (f)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  13.618                       counter_out_obuf[60]/U_IOTRI:DOUT (f)
               +     0.000          net: counter_out_obuf[60]/DOUT
  13.618                       counter_out_obuf[60]/U_IOPAD:D (f)
               +     3.116          cell: ADLIB:IOPAD_TRI
  16.734                       counter_out_obuf[60]/U_IOPAD:PAD (f)
               +     0.000          net: counter_out[60]
  16.734                       counter_out[60] (f)
                                    
  16.734                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
                                    
  N/C                          counter_out[60] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[0]:ALn
  Delay (ns):              2.455
  Slack (ns):             17.272
  Arrival (ns):            5.509
  Required (ns):          22.781
  Recovery (ns):           0.196
  Minimum Period (ns):     2.728
  Skew (ns):               0.077
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[3]:ALn
  Delay (ns):              2.454
  Slack (ns):             17.273
  Arrival (ns):            5.508
  Required (ns):          22.781
  Recovery (ns):           0.196
  Minimum Period (ns):     2.727
  Skew (ns):               0.077
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[2]:ALn
  Delay (ns):              2.454
  Slack (ns):             17.273
  Arrival (ns):            5.508
  Required (ns):          22.781
  Recovery (ns):           0.196
  Minimum Period (ns):     2.727
  Skew (ns):               0.077
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[1]:ALn
  Delay (ns):              2.454
  Slack (ns):             17.273
  Arrival (ns):            5.508
  Required (ns):          22.781
  Recovery (ns):           0.196
  Minimum Period (ns):     2.727
  Skew (ns):               0.077
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoFull:ALn
  Delay (ns):              2.454
  Slack (ns):             17.273
  Arrival (ns):            5.508
  Required (ns):          22.781
  Recovery (ns):           0.196
  Minimum Period (ns):     2.727
  Skew (ns):               0.077
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[0]:ALn
  data required time                                 22.781
  data arrival time                          -        5.509
  slack                                              17.272
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.400          net: REF_CLK_0_ibuf/YIN
  1.009                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.150                        CLKINT_0/U0_IOBA:Y (r)
               +     0.652          net: CLKINT_0/U0_IOBA_net
  1.802                        CLKINT_0/U0_GB0:A (r)
               +     0.180          cell: ADLIB:GB
  1.982                        CLKINT_0/U0_GB0:Y (r)
               +     0.429          net: CLKINT_0/U0_gbs_1
  2.411                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.470                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.584          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.054                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.255                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.254          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.509                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[0]:ALn (r)
                                    
  5.509                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.364          net: REF_CLK_0_ibuf/YIN
  20.892                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.014                       CLKINT_0/U0_IOBA:Y (r)
               +     0.594          net: CLKINT_0/U0_IOBA_net
  21.608                       CLKINT_0/U0_GB0:A (r)
               +     0.164          cell: ADLIB:GB
  21.772                       CLKINT_0/U0_GB0:Y (r)
               +     0.387          net: CLKINT_0/U0_gbs_1
  22.159                       CLKINT_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.211                       CLKINT_0/U0_RGB1:Y (f)
               +     0.550          net: CLKINT_0_Y
  22.761                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[0]:CLK (r)
               +     0.216          
  22.977                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.781                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoWrAddr[0]:ALn
                                    
  22.781                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

