digraph av_protocol.xml_av_protocol_reset_1.xml {
  0 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<start>", initial="true", second_intval="", second_vloc="<start>"]
  1 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50001", clockval_2="Ref Clock=0,Process_clock_A_c_2=50001", first_intval="", first_vloc="<start>", initial="false", second_intval="", second_vloc="<start>"]
  2 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  3 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  4 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<idle>", initial="false", second_intval="", second_vloc="<idle>"]
  5 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<ex_start>", initial="false", second_intval="", second_vloc="<ex_start>"]
  6 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50782", clockval_2="Ref Clock=0,Process_clock_A_c_2=50782", first_intval="", first_vloc="<ex_start>", initial="false", second_intval="", second_vloc="<ex_start>"]
  7 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  8 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  9 [clockval_1="Ref Clock=0,Process_clock_A_c_1=2343", clockval_2="Ref Clock=0,Process_clock_A_c_2=2343", first_intval="", first_vloc="<ex_silence1>", initial="false", second_intval="", second_vloc="<ex_silence1>"]
  10 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>"]
  11 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>"]
  12 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<ex_silence2>", initial="false", second_intval="", second_vloc="<ex_silence2>"]
  13 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<transmit>", initial="false", second_intval="", second_vloc="<transmit>"]
  14 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<transmit>", initial="false", second_intval="", second_vloc="<transmit>"]
  15 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<transmit>", initial="false", second_intval="", second_vloc="<transmit>"]
  16 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<check_eof>", initial="false", second_intval="", second_vloc="<check_eof>"]
  17 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50782", clockval_2="Ref Clock=0,Process_clock_A_c_2=50782", first_intval="", first_vloc="<check_eof>", initial="false", second_intval="", second_vloc="<check_eof>"]
  18 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<newPn>", initial="false", second_intval="", second_vloc="<newPn>"]
  19 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<newPn>", initial="false", second_intval="", second_vloc="<newPn>"]
  20 [clockval_1="Ref Clock=0,Process_clock_A_c_1=59/2", clockval_2="Ref Clock=0,Process_clock_A_c_2=59/2", first_intval="", first_vloc="<newPn>", initial="false", second_intval="", second_vloc="<newPn>"]
  21 [clockval_1="Ref Clock=0,Process_clock_A_c_1=59/2", clockval_2="Ref Clock=0,Process_clock_A_c_2=59/2", first_intval="", first_vloc="<sample>", initial="false", second_intval="", second_vloc="<sample>"]
  22 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<sample>", initial="false", second_intval="", second_vloc="<sample>"]
  23 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<call_observe>", initial="false", second_intval="", second_vloc="<call_observe>"]
  24 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50782", clockval_2="Ref Clock=0,Process_clock_A_c_2=50782", first_intval="", first_vloc="<call_observe>", initial="false", second_intval="", second_vloc="<call_observe>"]
  25 [clockval_1="Ref Clock=0,Process_clock_A_c_1=50782", clockval_2="Ref Clock=0,Process_clock_A_c_2=50782", first_intval="", first_vloc="<call_check>", initial="false", second_intval="", second_vloc="<call_check>"]
  26 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_jam>", initial="false", second_intval="", second_vloc="<ex_jam>"]
  27 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<ex_jam>", initial="false", second_intval="", second_vloc="<ex_jam>"]
  28 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<ex_jam>", initial="false", second_intval="", second_vloc="<ex_jam>"]
  29 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>"]
  30 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>"]
  31 [clockval_1="Ref Clock=0,Process_clock_A_c_1=781", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>"]
  32 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>"]
  33 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=781", final="first", final_symbol="781", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<until_silence>"]
  34 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<jam>"]
  35 [clockval_1="Ref Clock=0,Process_clock_A_c_1=0", clockval_2="Ref Clock=0,Process_clock_A_c_2=0", final="second", final_symbol="25000", first_intval="", first_vloc="<until_silence>", initial="false", second_intval="", second_vloc="<jam>"]
  1 -> 2 [first_vedge="<Process@Process_l_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_l_emit>", second_vedge_do="Process_clock_A_c=0"]
  4 -> 5 [first_vedge="<Process@Process_k_emit>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process_k_emit>", second_vedge_prov="(Process_clock_A_c == 781)"]
  6 -> 7 [first_vedge="<Process@Process_h_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process_h_emit>", second_vedge_do="Process_clock_A_c=0"]
  9 -> 10 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  12 -> 13 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  15 -> 16 [first_vedge="<Process@Process_f_emit>", second_vedge="<Process@Process_f_emit>"]
  17 -> 18 [first_vedge="<Process@Process__one_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__one_recv>", second_vedge_do="Process_clock_A_c=0"]
  20 -> 21 [first_vedge="<Process@Process__errMode1_recv>", first_vedge_prov="(Process_clock_A_c < 30)", second_vedge="<Process@Process__errMode1_recv>", second_vedge_prov="(Process_clock_A_c < 30)"]
  22 -> 23 [first_vedge="<Process@Process__one_recv>", first_vedge_prov="(Process_clock_A_c == 781)", second_vedge="<Process@Process__one_recv>", second_vedge_prov="(Process_clock_A_c == 781)"]
  24 -> 25 [first_vedge="<Process@Process_A_observe_emit>", second_vedge="<Process@Process_A_observe_emit>"]
  25 -> 26 [first_vedge="<Process@Process__fast_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__fast_recv>", second_vedge_do="Process_clock_A_c=0"]
  28 -> 29 [first_vedge="<Process@Process__A_reset_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__A_reset_emit>", second_vedge_do="Process_clock_A_c=0"]
  31 -> 32 [first_vedge="<Process@Process__zero_recv>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__zero_recv>"]
  28 -> 34 [first_vedge="<Process@Process__A_reset_emit>", first_vedge_do="Process_clock_A_c=0", second_vedge="<Process@Process__A_reset_emit>", second_vedge_do="Process_clock_A_c=0"]
  0 -> 1 [delay="50001"]
  2 -> 3 [delay="0"]
  3 -> 4 [delay="781"]
  5 -> 6 [delay="50001"]
  7 -> 8 [delay="0"]
  8 -> 9 [delay="2343"]
  10 -> 11 [delay="0"]
  11 -> 12 [delay="781"]
  13 -> 14 [delay="0"]
  14 -> 15 [delay="781"]
  16 -> 17 [delay="50001"]
  18 -> 19 [delay="0"]
  19 -> 20 [delay="59/2"]
  21 -> 22 [delay="1503/2"]
  23 -> 24 [delay="50001"]
  26 -> 27 [delay="0"]
  27 -> 28 [delay="781"]
  29 -> 30 [delay="0"]
  30 -> 31 [delay="781"]
  32 -> 33 [delay="0"]
  34 -> 35 [delay="0"]
}
MEMORY_MAX_RSS  xxxx
RELATIONSHIP_FULFILLED false
RUNNING_TIME_SECONDS  xxxx
VISITED_PAIR_OF_STATES 20
