set have_sdram 0
set base_clock 50
set fpga "MAX10"
