{"vcs1":{"timestamp_begin":1678936718.342249182, "rt":0.53, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1678936718.931014194, "rt":0.45, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1678936719.432471148, "rt":0.22, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678936718.050493692}
{"VCS_COMP_START_TIME": 1678936718.050493692}
{"VCS_COMP_END_TIME": 1678936719.723123412}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338900}}
{"stitch_vcselab": {"peak_mem": 238956}}
