<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BRAM_build.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MEMARRAY_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_MEMARRAY_V5_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_MEMARRAY_V5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_MEMARRAY_V5_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1437666671" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1437666671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1438014015" xil_pn:in_ck="2692769557635583107" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1438014015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../SharedLibraries/MATRIX_MUL_IP_CORE_LIBRARY.vhd"/>
      <outfile xil_pn:name="../SharedLibraries/txt_util.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="DSP_INPUT_C_WRAPPER.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V5.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1437666671" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3179140834509831469" xil_pn:start_ts="1437666671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437666671" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3656638098443550139" xil_pn:start_ts="1437666671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437666671" xil_pn:in_ck="7538843092014066021" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3136504841111865936" xil_pn:start_ts="1437666671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BRAM18x1k.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DSP_INPUT_C.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1438014015" xil_pn:in_ck="2692769557635583107" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1438014015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../SharedLibraries/MATRIX_MUL_IP_CORE_LIBRARY.vhd"/>
      <outfile xil_pn:name="../SharedLibraries/txt_util.vhd"/>
      <outfile xil_pn:name="BRAM_WRAPPER_V2.vhd"/>
      <outfile xil_pn:name="CONTROL_UNIT.vhd"/>
      <outfile xil_pn:name="DSP_INPUT_C_WRAPPER.vhd"/>
      <outfile xil_pn:name="MEMARRAY_V3.vhd"/>
      <outfile xil_pn:name="STANDARD_RAM.vhd"/>
      <outfile xil_pn:name="TB_MEMARRAY_V5.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1438014025" xil_pn:in_ck="8282696354144762859" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1617031835642395376" xil_pn:start_ts="1438014015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMARRAY_V5_beh.prj"/>
      <outfile xil_pn:name="TB_MEMARRAY_V5_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1438072390" xil_pn:in_ck="-8879731180996984212" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7367195610989348147" xil_pn:start_ts="1438072389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TB_MEMARRAY_V5_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1437583562" xil_pn:in_ck="-8119521056230393672" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1437583562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
