
         Lattice Mapping Report File for Design Module 'running_led'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     running_led_impl1.ngd -o running_led_impl1_map.ncd -pr
     running_led_impl1.prf -mp running_led_impl1.mrp -lpf
     C:/XuhuiTao/lattice/running_led/impl1/running_led_impl1.lpf -lpf
     C:/XuhuiTao/lattice/running_led/running_led.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  01/06/19  18:49:12

Design Summary
--------------

   Number of registers:     31 out of  4635 (1%)
      PFU registers:           31 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        22 out of  2160 (1%)
      SLICEs as Logic/ROM:     22 out of  2160 (1%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         12 out of  2160 (1%)
   Number of LUT4s:         44 out of  4320 (1%)
      Number used as logic LUTs:         20
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 105 (13%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clock_c: 18 loads, 18 rising, 0 falling (Driver: PIO clock )
   Number of Clock Enables:  1
     Net clock_c_enable_8: 5 loads, 5 LSLICEs

                                    Page 1




Design:  running_led                                   Date:  01/06/19  18:49:12

Design Summary (cont)
---------------------
   Number of LSRs:  2
     Net n227: 12 loads, 12 LSLICEs
     Net n228: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n227: 15 loads
     Net clock_c_enable_8: 5 loads
     Net n228: 4 loads
     Net clock_led: 3 loads
     Net shifting_register0_reg_7_N_27_0: 3 loads
     Net clock_divider0_counter_10: 2 loads
     Net clock_divider0_counter_18: 2 loads
     Net clock_divider0_counter_19: 2 loads
     Net clock_divider0_counter_20: 2 loads
     Net clock_divider0_counter_21: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led_driver[7]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led_driver[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clock               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+


                                    Page 2




Design:  running_led                                   Date:  01/06/19  18:49:12

Removed logic
-------------

Block i113 undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal clock_divider0_counter_46_47_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal clock_divider0_counter_46_47_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal clock_divider0_counter_46_47_add_4_23/S1 undriven or does not drive
     anything - clipped.
Signal clock_divider0_counter_46_47_add_4_23/CO undriven or does not drive
     anything - clipped.
Block i1 was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 29 

     Type and instance name of component: 
   Register : clock_divider0_counter_46_47__i22
   Register : shifting_register0_reg_i0_i1
   Register : shifting_register0_reg_i0_i2
   Register : shifting_register0_reg_i0_i3
   Register : shifting_register0_reg_i0_i4
   Register : shifting_register0_reg_i0_i5
   Register : shifting_register0_reg_i0_i6
   Register : shifting_register0_reg_i0_i7
   Register : clock_divider0_counter_46_47__i1
   Register : clock_divider0_counter_46_47__i21

                                    Page 3




Design:  running_led                                   Date:  01/06/19  18:49:12

GSR Usage (cont)
----------------
   Register : clock_divider0_counter_46_47__i20
   Register : clock_divider0_counter_46_47__i19
   Register : clock_divider0_counter_46_47__i18
   Register : clock_divider0_counter_46_47__i17
   Register : clock_divider0_counter_46_47__i16
   Register : clock_divider0_counter_46_47__i15
   Register : clock_divider0_counter_46_47__i14
   Register : clock_divider0_counter_46_47__i13
   Register : clock_divider0_counter_46_47__i12
   Register : clock_divider0_counter_46_47__i11
   Register : clock_divider0_counter_46_47__i10
   Register : clock_divider0_counter_46_47__i9
   Register : clock_divider0_counter_46_47__i8
   Register : clock_divider0_counter_46_47__i7
   Register : clock_divider0_counter_46_47__i6
   Register : clock_divider0_counter_46_47__i5
   Register : clock_divider0_counter_46_47__i4
   Register : clock_divider0_counter_46_47__i3
   Register : clock_divider0_counter_46_47__i2

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 45 MB
        






























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
