Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'RV32I'.
Information: Building the design 'DATAPATH'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CU'. (HDL-193)

Statistics for case statements in always block at line 51 in file
	'../src/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
|            63            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CU line 92 in file
		'../src/CU.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_wb_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      id_ex_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ex_mem_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG' instantiated from design 'DATAPATH' with
	the parameters "n=32". (HDL-193)

Inferred memory devices in process
	in routine REG_n32 line 15 in file
		'../src/REGISTER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_DATA_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ADDER_PC'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'REG_en' instantiated from design 'DATAPATH' with
	the parameters "n=32". (HDL-193)

Inferred memory devices in process
	in routine REG_en_n32 line 16 in file
		'../src/REGISTER_en.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_DATA_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'HAZARD_UNIT'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BRANCH_ADDER'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BRANCH_COMP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RF'. (HDL-193)

Inferred memory devices in process
	in routine RF line 27 in file
		'../src/RF.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_file_reg     | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      RF/24       |   32   |   32    |      5       |
|      RF/25       |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'DECODING_UNIT'. (HDL-193)

Statistics for case statements in always block at line 18 in file
	'../src/DECODING_UNIT.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FF'. (HDL-193)

Inferred memory devices in process
	in routine FF line 14 in file
		'../src/FF.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_DATA_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'REG' instantiated from design 'DATAPATH' with
	the parameters "n=5". (HDL-193)

Inferred memory devices in process
	in routine REG_n5 line 15 in file
		'../src/REGISTER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_DATA_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FORWARDING_UNIT'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 16 in file
	'../src/ALU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
