$date
	Fri Jul 31 12:13:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla4_POS $end
$var wire 1 ! out $end
$var wire 1 " w1 $end
$var wire 1 # w10 $end
$var wire 1 $ w11 $end
$var wire 1 % w12 $end
$var wire 1 & w13 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$var wire 1 - w8 $end
$var wire 1 . w9 $end
$var reg 1 / A $end
$var reg 1 0 B $end
$var reg 1 1 C $end
$var reg 1 2 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0*
0)
12
#2
1!
1)
1*
0(
02
11
#3
0)
12
#4
0!
1)
1,
0+
1(
0'
02
01
10
#5
0,
1+
0)
12
#6
1!
1)
1,
0(
02
11
#7
0)
12
#8
1!
1)
1(
1.
1-
1'
0"
02
01
00
1/
#9
0!
0-
0)
12
#10
1!
1)
1-
0(
02
11
#11
0!
0.
0)
12
#12
1)
1$
0#
1(
1.
0'
02
01
10
#13
0$
1#
0)
12
#14
0%
1)
1$
0(
02
11
#15
0&
1%
0)
12
#16
