
Osciloscope.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800200  00000f3a  00000fce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f3a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e0c  0080022c  0080022c  00000ffa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000ffa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000102c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000220  00000000  00000000  0000106c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002b3f  00000000  00000000  0000128c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012d2  00000000  00000000  00003dcb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001573  00000000  00000000  0000509d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005ec  00000000  00000000  00006610  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a91  00000000  00000000  00006bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001709  00000000  00000000  0000768d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  00008d96  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	f1 c1       	rjmp	.+994    	; 0x3e4 <__ctors_end>
   2:	00 00       	nop
   4:	0e c2       	rjmp	.+1052   	; 0x422 <__bad_interrupt>
   6:	00 00       	nop
   8:	0c c2       	rjmp	.+1048   	; 0x422 <__bad_interrupt>
   a:	00 00       	nop
   c:	0a c2       	rjmp	.+1044   	; 0x422 <__bad_interrupt>
   e:	00 00       	nop
  10:	08 c2       	rjmp	.+1040   	; 0x422 <__bad_interrupt>
  12:	00 00       	nop
  14:	06 c2       	rjmp	.+1036   	; 0x422 <__bad_interrupt>
  16:	00 00       	nop
  18:	04 c2       	rjmp	.+1032   	; 0x422 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	02 c2       	rjmp	.+1028   	; 0x422 <__bad_interrupt>
  1e:	00 00       	nop
  20:	00 c2       	rjmp	.+1024   	; 0x422 <__bad_interrupt>
  22:	00 00       	nop
  24:	fe c1       	rjmp	.+1020   	; 0x422 <__bad_interrupt>
  26:	00 00       	nop
  28:	fc c1       	rjmp	.+1016   	; 0x422 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	fa c1       	rjmp	.+1012   	; 0x422 <__bad_interrupt>
  2e:	00 00       	nop
  30:	f8 c1       	rjmp	.+1008   	; 0x422 <__bad_interrupt>
  32:	00 00       	nop
  34:	f6 c1       	rjmp	.+1004   	; 0x422 <__bad_interrupt>
  36:	00 00       	nop
  38:	f4 c1       	rjmp	.+1000   	; 0x422 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	f2 c1       	rjmp	.+996    	; 0x422 <__bad_interrupt>
  3e:	00 00       	nop
  40:	f0 c1       	rjmp	.+992    	; 0x422 <__bad_interrupt>
  42:	00 00       	nop
  44:	e2 c4       	rjmp	.+2500   	; 0xa0a <__vector_17>
  46:	00 00       	nop
  48:	ec c1       	rjmp	.+984    	; 0x422 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	ea c1       	rjmp	.+980    	; 0x422 <__bad_interrupt>
  4e:	00 00       	nop
  50:	e8 c1       	rjmp	.+976    	; 0x422 <__bad_interrupt>
  52:	00 00       	nop
  54:	e6 c1       	rjmp	.+972    	; 0x422 <__bad_interrupt>
  56:	00 00       	nop
  58:	e4 c1       	rjmp	.+968    	; 0x422 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	e2 c1       	rjmp	.+964    	; 0x422 <__bad_interrupt>
  5e:	00 00       	nop
  60:	e0 c1       	rjmp	.+960    	; 0x422 <__bad_interrupt>
  62:	00 00       	nop
  64:	de c1       	rjmp	.+956    	; 0x422 <__bad_interrupt>
  66:	00 00       	nop
  68:	dc c1       	rjmp	.+952    	; 0x422 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	da c1       	rjmp	.+948    	; 0x422 <__bad_interrupt>
  6e:	00 00       	nop
  70:	d8 c1       	rjmp	.+944    	; 0x422 <__bad_interrupt>
  72:	00 00       	nop
  74:	e3 c4       	rjmp	.+2502   	; 0xa3c <__vector_29>
  76:	00 00       	nop
  78:	d4 c1       	rjmp	.+936    	; 0x422 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	d2 c1       	rjmp	.+932    	; 0x422 <__bad_interrupt>
  7e:	00 00       	nop
  80:	d0 c1       	rjmp	.+928    	; 0x422 <__bad_interrupt>
  82:	00 00       	nop
  84:	ce c1       	rjmp	.+924    	; 0x422 <__bad_interrupt>
  86:	00 00       	nop
  88:	cc c1       	rjmp	.+920    	; 0x422 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	ca c1       	rjmp	.+916    	; 0x422 <__bad_interrupt>
  8e:	00 00       	nop
  90:	3c c5       	rjmp	.+2680   	; 0xb0a <__vector_36>
  92:	00 00       	nop
  94:	c6 c1       	rjmp	.+908    	; 0x422 <__bad_interrupt>
  96:	00 00       	nop
  98:	c4 c1       	rjmp	.+904    	; 0x422 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	c2 c1       	rjmp	.+900    	; 0x422 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	c0 c1       	rjmp	.+896    	; 0x422 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	be c1       	rjmp	.+892    	; 0x422 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	bc c1       	rjmp	.+888    	; 0x422 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	ba c1       	rjmp	.+884    	; 0x422 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	b8 c1       	rjmp	.+880    	; 0x422 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	b6 c1       	rjmp	.+876    	; 0x422 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	b4 c1       	rjmp	.+872    	; 0x422 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	b2 c1       	rjmp	.+868    	; 0x422 <__bad_interrupt>
  be:	00 00       	nop
  c0:	b0 c1       	rjmp	.+864    	; 0x422 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	ae c1       	rjmp	.+860    	; 0x422 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	ac c1       	rjmp	.+856    	; 0x422 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	aa c1       	rjmp	.+852    	; 0x422 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	a8 c1       	rjmp	.+848    	; 0x422 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	a6 c1       	rjmp	.+844    	; 0x422 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	a4 c1       	rjmp	.+840    	; 0x422 <__bad_interrupt>
  da:	00 00       	nop
  dc:	a2 c1       	rjmp	.+836    	; 0x422 <__bad_interrupt>
  de:	00 00       	nop
  e0:	a0 c1       	rjmp	.+832    	; 0x422 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
	...
  ec:	00 00       	nop
  ee:	5f 00       	.word	0x005f	; ????
  f0:	00 00       	nop
  f2:	00 00       	nop
  f4:	00 00       	nop
  f6:	07 00       	.word	0x0007	; ????
  f8:	07 00       	.word	0x0007	; ????
  fa:	00 00       	nop
  fc:	00 14       	cp	r0, r0
  fe:	7f 14       	cp	r7, r15
 100:	7f 14       	cp	r7, r15
 102:	00 00       	nop
 104:	00 24       	eor	r0, r0
 106:	2a 7f       	andi	r18, 0xFA	; 250
 108:	2a 12       	cpse	r2, r26
 10a:	00 00       	nop
 10c:	00 23       	and	r16, r16
 10e:	13 08       	sbc	r1, r3
 110:	64 62       	ori	r22, 0x24	; 36
 112:	00 00       	nop
 114:	00 36       	cpi	r16, 0x60	; 96
 116:	49 55       	subi	r20, 0x59	; 89
 118:	22 50       	subi	r18, 0x02	; 2
 11a:	00 00       	nop
 11c:	00 00       	nop
 11e:	05 03       	mulsu	r16, r21
 120:	00 00       	nop
 122:	00 00       	nop
 124:	00 1c       	adc	r0, r0
 126:	22 41       	sbci	r18, 0x12	; 18
 128:	00 00       	nop
 12a:	00 00       	nop
 12c:	00 41       	sbci	r16, 0x10	; 16
 12e:	22 1c       	adc	r2, r2
 130:	00 00       	nop
 132:	00 00       	nop
 134:	00 08       	sbc	r0, r0
 136:	2a 1c       	adc	r2, r10
 138:	2a 08       	sbc	r2, r10
 13a:	00 00       	nop
 13c:	00 08       	sbc	r0, r0
 13e:	08 3e       	cpi	r16, 0xE8	; 232
 140:	08 08       	sbc	r0, r8
 142:	00 00       	nop
 144:	00 a0       	ldd	r0, Z+32	; 0x20
 146:	60 00       	.word	0x0060	; ????
 148:	00 00       	nop
 14a:	00 00       	nop
 14c:	00 08       	sbc	r0, r0
 14e:	08 08       	sbc	r0, r8
 150:	08 08       	sbc	r0, r8
 152:	00 00       	nop
 154:	00 60       	ori	r16, 0x00	; 0
 156:	60 00       	.word	0x0060	; ????
 158:	00 00       	nop
 15a:	00 00       	nop
 15c:	00 20       	and	r0, r0
 15e:	10 08       	sbc	r1, r0
 160:	04 02       	muls	r16, r20
 162:	00 00       	nop
 164:	00 3e       	cpi	r16, 0xE0	; 224
 166:	51 49       	sbci	r21, 0x91	; 145
 168:	45 3e       	cpi	r20, 0xE5	; 229
 16a:	00 00       	nop
 16c:	00 00       	nop
 16e:	42 7f       	andi	r20, 0xF2	; 242
 170:	40 00       	.word	0x0040	; ????
 172:	00 00       	nop
 174:	00 62       	ori	r16, 0x20	; 32
 176:	51 49       	sbci	r21, 0x91	; 145
 178:	49 46       	sbci	r20, 0x69	; 105
 17a:	00 00       	nop
 17c:	00 22       	and	r0, r16
 17e:	41 49       	sbci	r20, 0x91	; 145
 180:	49 36       	cpi	r20, 0x69	; 105
 182:	00 00       	nop
 184:	00 18       	sub	r0, r0
 186:	14 12       	cpse	r1, r20
 188:	7f 10       	cpse	r7, r15
 18a:	00 00       	nop
 18c:	00 27       	eor	r16, r16
 18e:	45 45       	sbci	r20, 0x55	; 85
 190:	45 39       	cpi	r20, 0x95	; 149
 192:	00 00       	nop
 194:	00 3c       	cpi	r16, 0xC0	; 192
 196:	4a 49       	sbci	r20, 0x9A	; 154
 198:	49 30       	cpi	r20, 0x09	; 9
 19a:	00 00       	nop
 19c:	00 01       	movw	r0, r0
 19e:	71 09       	sbc	r23, r1
 1a0:	05 03       	mulsu	r16, r21
 1a2:	00 00       	nop
 1a4:	00 36       	cpi	r16, 0x60	; 96
 1a6:	49 49       	sbci	r20, 0x99	; 153
 1a8:	49 36       	cpi	r20, 0x69	; 105
 1aa:	00 00       	nop
 1ac:	00 06       	cpc	r0, r16
 1ae:	49 49       	sbci	r20, 0x99	; 153
 1b0:	29 1e       	adc	r2, r25
 1b2:	00 00       	nop
 1b4:	00 00       	nop
 1b6:	36 36       	cpi	r19, 0x66	; 102
 1b8:	00 00       	nop
 1ba:	00 00       	nop
 1bc:	00 00       	nop
 1be:	ac 6c       	ori	r26, 0xCC	; 204
 1c0:	00 00       	nop
 1c2:	00 00       	nop
 1c4:	00 08       	sbc	r0, r0
 1c6:	14 22       	and	r1, r20
 1c8:	41 00       	.word	0x0041	; ????
 1ca:	00 00       	nop
 1cc:	00 14       	cp	r0, r0
 1ce:	14 14       	cp	r1, r4
 1d0:	14 14       	cp	r1, r4
 1d2:	00 00       	nop
 1d4:	00 41       	sbci	r16, 0x10	; 16
 1d6:	22 14       	cp	r2, r2
 1d8:	08 00       	.word	0x0008	; ????
 1da:	00 00       	nop
 1dc:	00 02       	muls	r16, r16
 1de:	01 51       	subi	r16, 0x11	; 17
 1e0:	09 06       	cpc	r0, r25
 1e2:	00 00       	nop
 1e4:	00 32       	cpi	r16, 0x20	; 32
 1e6:	49 79       	andi	r20, 0x99	; 153
 1e8:	41 3e       	cpi	r20, 0xE1	; 225
 1ea:	00 00       	nop
 1ec:	00 7e       	andi	r16, 0xE0	; 224
 1ee:	09 09       	sbc	r16, r9
 1f0:	09 7e       	andi	r16, 0xE9	; 233
 1f2:	00 00       	nop
 1f4:	00 7f       	andi	r16, 0xF0	; 240
 1f6:	49 49       	sbci	r20, 0x99	; 153
 1f8:	49 36       	cpi	r20, 0x69	; 105
 1fa:	00 00       	nop
 1fc:	00 3e       	cpi	r16, 0xE0	; 224
 1fe:	41 41       	sbci	r20, 0x11	; 17
 200:	41 22       	and	r4, r17
 202:	00 00       	nop
 204:	00 7f       	andi	r16, 0xF0	; 240
 206:	41 41       	sbci	r20, 0x11	; 17
 208:	22 1c       	adc	r2, r2
 20a:	00 00       	nop
 20c:	00 7f       	andi	r16, 0xF0	; 240
 20e:	49 49       	sbci	r20, 0x99	; 153
 210:	49 41       	sbci	r20, 0x19	; 25
 212:	00 00       	nop
 214:	00 7f       	andi	r16, 0xF0	; 240
 216:	09 09       	sbc	r16, r9
 218:	09 01       	movw	r0, r18
 21a:	00 00       	nop
 21c:	00 3e       	cpi	r16, 0xE0	; 224
 21e:	41 41       	sbci	r20, 0x11	; 17
 220:	51 72       	andi	r21, 0x21	; 33
 222:	00 00       	nop
 224:	00 7f       	andi	r16, 0xF0	; 240
 226:	08 08       	sbc	r0, r8
 228:	08 7f       	andi	r16, 0xF8	; 248
 22a:	00 00       	nop
 22c:	00 41       	sbci	r16, 0x10	; 16
 22e:	7f 41       	sbci	r23, 0x1F	; 31
 230:	00 00       	nop
 232:	00 00       	nop
 234:	00 20       	and	r0, r0
 236:	40 41       	sbci	r20, 0x10	; 16
 238:	3f 01       	movw	r6, r30
 23a:	00 00       	nop
 23c:	00 7f       	andi	r16, 0xF0	; 240
 23e:	08 14       	cp	r0, r8
 240:	22 41       	sbci	r18, 0x12	; 18
 242:	00 00       	nop
 244:	00 7f       	andi	r16, 0xF0	; 240
 246:	40 40       	sbci	r20, 0x00	; 0
 248:	40 40       	sbci	r20, 0x00	; 0
 24a:	00 00       	nop
 24c:	00 7f       	andi	r16, 0xF0	; 240
 24e:	02 0c       	add	r0, r2
 250:	02 7f       	andi	r16, 0xF2	; 242
 252:	00 00       	nop
 254:	00 7f       	andi	r16, 0xF0	; 240
 256:	04 08       	sbc	r0, r4
 258:	10 7f       	andi	r17, 0xF0	; 240
 25a:	00 00       	nop
 25c:	00 3e       	cpi	r16, 0xE0	; 224
 25e:	41 41       	sbci	r20, 0x11	; 17
 260:	41 3e       	cpi	r20, 0xE1	; 225
 262:	00 00       	nop
 264:	00 7f       	andi	r16, 0xF0	; 240
 266:	09 09       	sbc	r16, r9
 268:	09 06       	cpc	r0, r25
 26a:	00 00       	nop
 26c:	00 3e       	cpi	r16, 0xE0	; 224
 26e:	41 51       	subi	r20, 0x11	; 17
 270:	21 5e       	subi	r18, 0xE1	; 225
 272:	00 00       	nop
 274:	00 7f       	andi	r16, 0xF0	; 240
 276:	09 19       	sub	r16, r9
 278:	29 46       	sbci	r18, 0x69	; 105
 27a:	00 00       	nop
 27c:	00 26       	eor	r0, r16
 27e:	49 49       	sbci	r20, 0x99	; 153
 280:	49 32       	cpi	r20, 0x29	; 41
 282:	00 00       	nop
 284:	00 01       	movw	r0, r0
 286:	01 7f       	andi	r16, 0xF1	; 241
 288:	01 01       	movw	r0, r2
 28a:	00 00       	nop
 28c:	00 3f       	cpi	r16, 0xF0	; 240
 28e:	40 40       	sbci	r20, 0x00	; 0
 290:	40 3f       	cpi	r20, 0xF0	; 240
 292:	00 00       	nop
 294:	00 1f       	adc	r16, r16
 296:	20 40       	sbci	r18, 0x00	; 0
 298:	20 1f       	adc	r18, r16
 29a:	00 00       	nop
 29c:	00 3f       	cpi	r16, 0xF0	; 240
 29e:	40 38       	cpi	r20, 0x80	; 128
 2a0:	40 3f       	cpi	r20, 0xF0	; 240
 2a2:	00 00       	nop
 2a4:	00 63       	ori	r16, 0x30	; 48
 2a6:	14 08       	sbc	r1, r4
 2a8:	14 63       	ori	r17, 0x34	; 52
 2aa:	00 00       	nop
 2ac:	00 03       	mulsu	r16, r16
 2ae:	04 78       	andi	r16, 0x84	; 132
 2b0:	04 03       	mulsu	r16, r20
 2b2:	00 00       	nop
 2b4:	00 61       	ori	r16, 0x10	; 16
 2b6:	51 49       	sbci	r21, 0x91	; 145
 2b8:	45 43       	sbci	r20, 0x35	; 53
 2ba:	00 00       	nop
 2bc:	00 7f       	andi	r16, 0xF0	; 240
 2be:	41 41       	sbci	r20, 0x11	; 17
 2c0:	00 00       	nop
 2c2:	00 00       	nop
 2c4:	00 02       	muls	r16, r16
 2c6:	04 08       	sbc	r0, r4
 2c8:	10 20       	and	r1, r0
 2ca:	00 00       	nop
 2cc:	00 41       	sbci	r16, 0x10	; 16
 2ce:	41 7f       	andi	r20, 0xF1	; 241
 2d0:	00 00       	nop
 2d2:	00 00       	nop
 2d4:	00 04       	cpc	r0, r0
 2d6:	02 01       	movw	r0, r4
 2d8:	02 04       	cpc	r0, r2
 2da:	00 00       	nop
 2dc:	00 80       	ld	r0, Z
 2de:	80 80       	ld	r8, Z
 2e0:	80 80       	ld	r8, Z
 2e2:	00 00       	nop
 2e4:	00 01       	movw	r0, r0
 2e6:	02 04       	cpc	r0, r2
 2e8:	00 00       	nop
 2ea:	00 00       	nop
 2ec:	00 20       	and	r0, r0
 2ee:	54 54       	subi	r21, 0x44	; 68
 2f0:	54 78       	andi	r21, 0x84	; 132
 2f2:	00 00       	nop
 2f4:	00 7f       	andi	r16, 0xF0	; 240
 2f6:	48 44       	sbci	r20, 0x48	; 72
 2f8:	44 38       	cpi	r20, 0x84	; 132
 2fa:	00 00       	nop
 2fc:	00 38       	cpi	r16, 0x80	; 128
 2fe:	44 44       	sbci	r20, 0x44	; 68
 300:	28 00       	.word	0x0028	; ????
 302:	00 00       	nop
 304:	00 38       	cpi	r16, 0x80	; 128
 306:	44 44       	sbci	r20, 0x44	; 68
 308:	48 7f       	andi	r20, 0xF8	; 248
 30a:	00 00       	nop
 30c:	00 38       	cpi	r16, 0x80	; 128
 30e:	54 54       	subi	r21, 0x44	; 68
 310:	54 18       	sub	r5, r4
 312:	00 00       	nop
 314:	00 08       	sbc	r0, r0
 316:	7e 09       	sbc	r23, r14
 318:	02 00       	.word	0x0002	; ????
 31a:	00 00       	nop
 31c:	00 18       	sub	r0, r0
 31e:	a4 a4       	ldd	r10, Z+44	; 0x2c
 320:	a4 7c       	andi	r26, 0xC4	; 196
 322:	00 00       	nop
 324:	00 7f       	andi	r16, 0xF0	; 240
 326:	08 04       	cpc	r0, r8
 328:	04 78       	andi	r16, 0x84	; 132
 32a:	00 00       	nop
 32c:	00 00       	nop
 32e:	7d 00       	.word	0x007d	; ????
 330:	00 00       	nop
 332:	00 00       	nop
 334:	00 80       	ld	r0, Z
 336:	84 7d       	andi	r24, 0xD4	; 212
 338:	00 00       	nop
 33a:	00 00       	nop
 33c:	00 7f       	andi	r16, 0xF0	; 240
 33e:	10 28       	or	r1, r0
 340:	44 00       	.word	0x0044	; ????
 342:	00 00       	nop
 344:	00 41       	sbci	r16, 0x10	; 16
 346:	7f 40       	sbci	r23, 0x0F	; 15
 348:	00 00       	nop
 34a:	00 00       	nop
 34c:	00 7c       	andi	r16, 0xC0	; 192
 34e:	04 18       	sub	r0, r4
 350:	04 78       	andi	r16, 0x84	; 132
 352:	00 00       	nop
 354:	00 7c       	andi	r16, 0xC0	; 192
 356:	08 04       	cpc	r0, r8
 358:	7c 00       	.word	0x007c	; ????
 35a:	00 00       	nop
 35c:	00 38       	cpi	r16, 0x80	; 128
 35e:	44 44       	sbci	r20, 0x44	; 68
 360:	38 00       	.word	0x0038	; ????
 362:	00 00       	nop
 364:	00 fc       	sbrc	r0, 0
 366:	24 24       	eor	r2, r4
 368:	18 00       	.word	0x0018	; ????
 36a:	00 00       	nop
 36c:	00 18       	sub	r0, r0
 36e:	24 24       	eor	r2, r4
 370:	fc 00       	.word	0x00fc	; ????
 372:	00 00       	nop
 374:	00 00       	nop
 376:	7c 08       	sbc	r7, r12
 378:	04 00       	.word	0x0004	; ????
 37a:	00 00       	nop
 37c:	00 48       	sbci	r16, 0x80	; 128
 37e:	54 54       	subi	r21, 0x44	; 68
 380:	24 00       	.word	0x0024	; ????
 382:	00 00       	nop
 384:	00 04       	cpc	r0, r0
 386:	7f 44       	sbci	r23, 0x4F	; 79
 388:	00 00       	nop
 38a:	00 00       	nop
 38c:	00 3c       	cpi	r16, 0xC0	; 192
 38e:	40 40       	sbci	r20, 0x00	; 0
 390:	7c 00       	.word	0x007c	; ????
 392:	00 00       	nop
 394:	00 1c       	adc	r0, r0
 396:	20 40       	sbci	r18, 0x00	; 0
 398:	20 1c       	adc	r2, r0
 39a:	00 00       	nop
 39c:	00 3c       	cpi	r16, 0xC0	; 192
 39e:	40 30       	cpi	r20, 0x00	; 0
 3a0:	40 3c       	cpi	r20, 0xC0	; 192
 3a2:	00 00       	nop
 3a4:	00 44       	sbci	r16, 0x40	; 64
 3a6:	28 10       	cpse	r2, r8
 3a8:	28 44       	sbci	r18, 0x48	; 72
 3aa:	00 00       	nop
 3ac:	00 1c       	adc	r0, r0
 3ae:	a0 a0       	ldd	r10, Z+32	; 0x20
 3b0:	7c 00       	.word	0x007c	; ????
 3b2:	00 00       	nop
 3b4:	00 44       	sbci	r16, 0x40	; 64
 3b6:	64 54       	subi	r22, 0x44	; 68
 3b8:	4c 44       	sbci	r20, 0x4C	; 76
 3ba:	00 00       	nop
 3bc:	00 08       	sbc	r0, r0
 3be:	36 41       	sbci	r19, 0x16	; 22
 3c0:	00 00       	nop
 3c2:	00 00       	nop
 3c4:	00 00       	nop
 3c6:	7f 00       	.word	0x007f	; ????
 3c8:	00 00       	nop
 3ca:	00 00       	nop
 3cc:	00 41       	sbci	r16, 0x10	; 16
 3ce:	36 08       	sbc	r3, r6
 3d0:	00 00       	nop
 3d2:	00 00       	nop
 3d4:	00 02       	muls	r16, r16
 3d6:	01 01       	movw	r0, r2
 3d8:	02 01       	movw	r0, r4
 3da:	00 00       	nop
 3dc:	00 02       	muls	r16, r16
 3de:	05 05       	cpc	r16, r5
 3e0:	02 00       	.word	0x0002	; ????
	...

000003e4 <__ctors_end>:
 3e4:	11 24       	eor	r1, r1
 3e6:	1f be       	out	0x3f, r1	; 63
 3e8:	cf ef       	ldi	r28, 0xFF	; 255
 3ea:	d1 e2       	ldi	r29, 0x21	; 33
 3ec:	de bf       	out	0x3e, r29	; 62
 3ee:	cd bf       	out	0x3d, r28	; 61
 3f0:	00 e0       	ldi	r16, 0x00	; 0
 3f2:	0c bf       	out	0x3c, r16	; 60

000003f4 <__do_copy_data>:
 3f4:	12 e0       	ldi	r17, 0x02	; 2
 3f6:	a0 e0       	ldi	r26, 0x00	; 0
 3f8:	b2 e0       	ldi	r27, 0x02	; 2
 3fa:	ea e3       	ldi	r30, 0x3A	; 58
 3fc:	ff e0       	ldi	r31, 0x0F	; 15
 3fe:	00 e0       	ldi	r16, 0x00	; 0
 400:	0b bf       	out	0x3b, r16	; 59
 402:	02 c0       	rjmp	.+4      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
 404:	07 90       	elpm	r0, Z+
 406:	0d 92       	st	X+, r0
 408:	ac 32       	cpi	r26, 0x2C	; 44
 40a:	b1 07       	cpc	r27, r17
 40c:	d9 f7       	brne	.-10     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>

0000040e <__do_clear_bss>:
 40e:	20 e1       	ldi	r18, 0x10	; 16
 410:	ac e2       	ldi	r26, 0x2C	; 44
 412:	b2 e0       	ldi	r27, 0x02	; 2
 414:	01 c0       	rjmp	.+2      	; 0x418 <.do_clear_bss_start>

00000416 <.do_clear_bss_loop>:
 416:	1d 92       	st	X+, r1

00000418 <.do_clear_bss_start>:
 418:	a8 33       	cpi	r26, 0x38	; 56
 41a:	b2 07       	cpc	r27, r18
 41c:	e1 f7       	brne	.-8      	; 0x416 <.do_clear_bss_loop>
 41e:	6e d1       	rcall	.+732    	; 0x6fc <main>
 420:	8a c5       	rjmp	.+2836   	; 0xf36 <_exit>

00000422 <__bad_interrupt>:
 422:	ee cd       	rjmp	.-1060   	; 0x0 <__vectors>

00000424 <init_adc>:
#include <avr/interrupt.h>
#define F_CPU 16000000UL

//Initialize adc
void init_adc(char ADC_channel){
		ADCSRA|=(1<<ADPS2)|(1<<ADEN)|(1<<ADIE); //1 MHz med 16 Prescale, ADC Enable, ADC Intertupt Enable
 424:	ea e7       	ldi	r30, 0x7A	; 122
 426:	f0 e0       	ldi	r31, 0x00	; 0
 428:	90 81       	ld	r25, Z
 42a:	9c 68       	ori	r25, 0x8C	; 140
 42c:	90 83       	st	Z, r25
		
		
		//ADCSRB|=(1<<ADTS0)|(1<<ADTS2); //Auto-trigger = Timer1_Compare_Match_B
		
		
		ADMUX = ADC_channel;
 42e:	ec e7       	ldi	r30, 0x7C	; 124
 430:	f0 e0       	ldi	r31, 0x00	; 0
 432:	80 83       	st	Z, r24
		ADMUX |= (1<<REFS0)|(1<<ADLAR); //ADC Spændings Refference = AVCC, Left shift resultat
 434:	90 81       	ld	r25, Z
 436:	90 66       	ori	r25, 0x60	; 96
 438:	90 83       	st	Z, r25
		DIDR0 = (1<<ADC_channel);
 43a:	21 e0       	ldi	r18, 0x01	; 1
 43c:	30 e0       	ldi	r19, 0x00	; 0
 43e:	a9 01       	movw	r20, r18
 440:	02 c0       	rjmp	.+4      	; 0x446 <init_adc+0x22>
 442:	44 0f       	add	r20, r20
 444:	55 1f       	adc	r21, r21
 446:	8a 95       	dec	r24
 448:	e2 f7       	brpl	.-8      	; 0x442 <init_adc+0x1e>
 44a:	ee e7       	ldi	r30, 0x7E	; 126
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	40 83       	st	Z, r20
		DIDR0 =~DIDR0;
 450:	80 81       	ld	r24, Z
 452:	80 95       	com	r24
 454:	80 83       	st	Z, r24
		DIDR2 =0xff;
 456:	8f ef       	ldi	r24, 0xFF	; 255
 458:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <__TEXT_REGION_LENGTH__+0x70007d>
 45c:	08 95       	ret

0000045e <I2C_Init>:
char I2C_Read_Nack()		/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);	/* Enable TWI and clear interrupt flag */
	while(!(TWCR&(1<<TWINT)));	/* Wait until TWI finish its current job */
	return TWDR;		/* Return received data */
}
 45e:	08 9a       	sbi	0x01, 0	; 1
 460:	10 9a       	sbi	0x02, 0	; 2
 462:	2f ef       	ldi	r18, 0xFF	; 255
 464:	83 ed       	ldi	r24, 0xD3	; 211
 466:	90 e3       	ldi	r25, 0x30	; 48
 468:	21 50       	subi	r18, 0x01	; 1
 46a:	80 40       	sbci	r24, 0x00	; 0
 46c:	90 40       	sbci	r25, 0x00	; 0
 46e:	e1 f7       	brne	.-8      	; 0x468 <I2C_Init+0xa>
 470:	00 c0       	rjmp	.+0      	; 0x472 <I2C_Init+0x14>
 472:	00 00       	nop
 474:	82 e1       	ldi	r24, 0x12	; 18
 476:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
 47a:	e9 eb       	ldi	r30, 0xB9	; 185
 47c:	f0 e0       	ldi	r31, 0x00	; 0
 47e:	80 81       	ld	r24, Z
 480:	8c 7f       	andi	r24, 0xFC	; 252
 482:	80 83       	st	Z, r24
 484:	85 e0       	ldi	r24, 0x05	; 5
 486:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 48a:	08 95       	ret

0000048c <I2C_Start>:
 48c:	94 ea       	ldi	r25, 0xA4	; 164
 48e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 492:	ec eb       	ldi	r30, 0xBC	; 188
 494:	f0 e0       	ldi	r31, 0x00	; 0
 496:	90 81       	ld	r25, Z
 498:	99 23       	and	r25, r25
 49a:	ec f7       	brge	.-6      	; 0x496 <I2C_Start+0xa>
 49c:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
 4a0:	98 7f       	andi	r25, 0xF8	; 248
 4a2:	98 30       	cpi	r25, 0x08	; 8
 4a4:	99 f4       	brne	.+38     	; 0x4cc <I2C_Start+0x40>
 4a6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 4aa:	84 e8       	ldi	r24, 0x84	; 132
 4ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 4b0:	ec eb       	ldi	r30, 0xBC	; 188
 4b2:	f0 e0       	ldi	r31, 0x00	; 0
 4b4:	80 81       	ld	r24, Z
 4b6:	88 23       	and	r24, r24
 4b8:	ec f7       	brge	.-6      	; 0x4b4 <I2C_Start+0x28>
 4ba:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
 4be:	88 7f       	andi	r24, 0xF8	; 248
 4c0:	88 31       	cpi	r24, 0x18	; 24
 4c2:	31 f0       	breq	.+12     	; 0x4d0 <I2C_Start+0x44>
 4c4:	80 32       	cpi	r24, 0x20	; 32
 4c6:	31 f0       	breq	.+12     	; 0x4d4 <I2C_Start+0x48>
 4c8:	83 e0       	ldi	r24, 0x03	; 3
 4ca:	08 95       	ret
 4cc:	80 e0       	ldi	r24, 0x00	; 0
 4ce:	08 95       	ret
 4d0:	81 e0       	ldi	r24, 0x01	; 1
 4d2:	08 95       	ret
 4d4:	82 e0       	ldi	r24, 0x02	; 2
 4d6:	08 95       	ret

000004d8 <I2C_Write>:
 4d8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 4dc:	84 e8       	ldi	r24, 0x84	; 132
 4de:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 4e2:	ec eb       	ldi	r30, 0xBC	; 188
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	80 81       	ld	r24, Z
 4e8:	88 23       	and	r24, r24
 4ea:	ec f7       	brge	.-6      	; 0x4e6 <I2C_Write+0xe>
 4ec:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
 4f0:	88 7f       	andi	r24, 0xF8	; 248
 4f2:	88 32       	cpi	r24, 0x28	; 40
 4f4:	21 f0       	breq	.+8      	; 0x4fe <I2C_Write+0x26>
 4f6:	80 33       	cpi	r24, 0x30	; 48
 4f8:	21 f0       	breq	.+8      	; 0x502 <I2C_Write+0x2a>
 4fa:	82 e0       	ldi	r24, 0x02	; 2
 4fc:	08 95       	ret
 4fe:	80 e0       	ldi	r24, 0x00	; 0
 500:	08 95       	ret
 502:	81 e0       	ldi	r24, 0x01	; 1
 504:	08 95       	ret

00000506 <I2C_Stop>:

void I2C_Stop()			/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);/* Enable TWI, generate stop */
 506:	84 e9       	ldi	r24, 0x94	; 148
 508:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
	while(TWCR&(1<<TWSTO));	/* Wait until stop condition execution */
 50c:	ec eb       	ldi	r30, 0xBC	; 188
 50e:	f0 e0       	ldi	r31, 0x00	; 0
 510:	80 81       	ld	r24, Z
 512:	84 fd       	sbrc	r24, 4
 514:	fd cf       	rjmp	.-6      	; 0x510 <I2C_Stop+0xa>
 516:	08 95       	ret

00000518 <init_timer1>:

uint8_t _i2c_address;
uint8_t display_buffer[1024];

void init_timer1(unsigned int sps){
	TCCR1A = 0;
 518:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	TCCR1B = 0;
 51c:	e1 e8       	ldi	r30, 0x81	; 129
 51e:	f0 e0       	ldi	r31, 0x00	; 0
 520:	10 82       	st	Z, r1
	TCNT1 = 0;
 522:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
 526:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	TCCR1B |=(1<<WGM12); //CTC mode
 52a:	20 81       	ld	r18, Z
 52c:	28 60       	ori	r18, 0x08	; 8
 52e:	20 83       	st	Z, r18
	if ((sps<31)){
 530:	8f 31       	cpi	r24, 0x1F	; 31
 532:	91 05       	cpc	r25, r1
 534:	d8 f4       	brcc	.+54     	; 0x56c <init_timer1+0x54>
		TCCR1B |=(1<<CS11)|(1<<CS10);
 536:	20 81       	ld	r18, Z
 538:	23 60       	ori	r18, 0x03	; 3
 53a:	20 83       	st	Z, r18
		OCR1A = (F_CPU/(sps*64))-64;
 53c:	9c 01       	movw	r18, r24
 53e:	00 24       	eor	r0, r0
 540:	36 95       	lsr	r19
 542:	27 95       	ror	r18
 544:	07 94       	ror	r0
 546:	36 95       	lsr	r19
 548:	27 95       	ror	r18
 54a:	07 94       	ror	r0
 54c:	32 2f       	mov	r19, r18
 54e:	20 2d       	mov	r18, r0
 550:	40 e0       	ldi	r20, 0x00	; 0
 552:	50 e0       	ldi	r21, 0x00	; 0
 554:	60 e0       	ldi	r22, 0x00	; 0
 556:	74 e2       	ldi	r23, 0x24	; 36
 558:	84 ef       	ldi	r24, 0xF4	; 244
 55a:	90 e0       	ldi	r25, 0x00	; 0
 55c:	97 d4       	rcall	.+2350   	; 0xe8c <__udivmodsi4>
 55e:	20 54       	subi	r18, 0x40	; 64
 560:	31 09       	sbc	r19, r1
 562:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 566:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
 56a:	30 c0       	rjmp	.+96     	; 0x5cc <init_timer1+0xb4>
	}
	else if ((sps<245)){
 56c:	85 3f       	cpi	r24, 0xF5	; 245
 56e:	91 05       	cpc	r25, r1
 570:	d0 f4       	brcc	.+52     	; 0x5a6 <init_timer1+0x8e>
		TCCR1B |=(1<<CS11);
 572:	e1 e8       	ldi	r30, 0x81	; 129
 574:	f0 e0       	ldi	r31, 0x00	; 0
 576:	20 81       	ld	r18, Z
 578:	22 60       	ori	r18, 0x02	; 2
 57a:	20 83       	st	Z, r18
		OCR1A = (F_CPU/(sps*8))-8;
 57c:	9c 01       	movw	r18, r24
 57e:	22 0f       	add	r18, r18
 580:	33 1f       	adc	r19, r19
 582:	22 0f       	add	r18, r18
 584:	33 1f       	adc	r19, r19
 586:	22 0f       	add	r18, r18
 588:	33 1f       	adc	r19, r19
 58a:	40 e0       	ldi	r20, 0x00	; 0
 58c:	50 e0       	ldi	r21, 0x00	; 0
 58e:	60 e0       	ldi	r22, 0x00	; 0
 590:	74 e2       	ldi	r23, 0x24	; 36
 592:	84 ef       	ldi	r24, 0xF4	; 244
 594:	90 e0       	ldi	r25, 0x00	; 0
 596:	7a d4       	rcall	.+2292   	; 0xe8c <__udivmodsi4>
 598:	28 50       	subi	r18, 0x08	; 8
 59a:	31 09       	sbc	r19, r1
 59c:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 5a0:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
 5a4:	13 c0       	rjmp	.+38     	; 0x5cc <init_timer1+0xb4>
	}
	else{
		TCCR1B |=(1<<CS10);
 5a6:	e1 e8       	ldi	r30, 0x81	; 129
 5a8:	f0 e0       	ldi	r31, 0x00	; 0
 5aa:	20 81       	ld	r18, Z
 5ac:	21 60       	ori	r18, 0x01	; 1
 5ae:	20 83       	st	Z, r18
		OCR1A = (F_CPU/(sps))-1;
 5b0:	9c 01       	movw	r18, r24
 5b2:	40 e0       	ldi	r20, 0x00	; 0
 5b4:	50 e0       	ldi	r21, 0x00	; 0
 5b6:	60 e0       	ldi	r22, 0x00	; 0
 5b8:	74 e2       	ldi	r23, 0x24	; 36
 5ba:	84 ef       	ldi	r24, 0xF4	; 244
 5bc:	90 e0       	ldi	r25, 0x00	; 0
 5be:	66 d4       	rcall	.+2252   	; 0xe8c <__udivmodsi4>
 5c0:	21 50       	subi	r18, 0x01	; 1
 5c2:	31 09       	sbc	r19, r1
 5c4:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 5c8:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
	}
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
 5cc:	ef e6       	ldi	r30, 0x6F	; 111
 5ce:	f0 e0       	ldi	r31, 0x00	; 0
 5d0:	80 81       	ld	r24, Z
 5d2:	82 60       	ori	r24, 0x02	; 2
 5d4:	80 83       	st	Z, r24
 5d6:	08 95       	ret

000005d8 <adc_packet_send>:
}

void adc_packet_send(){
 5d8:	ef 92       	push	r14
 5da:	ff 92       	push	r15
 5dc:	0f 93       	push	r16
 5de:	1f 93       	push	r17
 5e0:	cf 93       	push	r28
 5e2:	df 93       	push	r29
 5e4:	cd b7       	in	r28, 0x3d	; 61
 5e6:	de b7       	in	r29, 0x3e	; 62
			adc_send[j] = adc_buffer2[j-5];
			j++;
		}
	}
	putsUSART1(adc_send, record_length3+6);
}
 5e8:	0d b7       	in	r16, 0x3d	; 61
 5ea:	1e b7       	in	r17, 0x3e	; 62
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(){
	int j = 5;
	char adc_send[record_length3 + 7];
 5ec:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
 5f0:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
 5f4:	07 96       	adiw	r24, 0x07	; 7
 5f6:	2d b7       	in	r18, 0x3d	; 61
 5f8:	3e b7       	in	r19, 0x3e	; 62
 5fa:	28 1b       	sub	r18, r24
 5fc:	39 0b       	sbc	r19, r25
 5fe:	0f b6       	in	r0, 0x3f	; 63
 600:	f8 94       	cli
 602:	3e bf       	out	0x3e, r19	; 62
 604:	0f be       	out	0x3f, r0	; 63
 606:	2d bf       	out	0x3d, r18	; 61
 608:	8d b7       	in	r24, 0x3d	; 61
 60a:	9e b7       	in	r25, 0x3e	; 62
 60c:	01 96       	adiw	r24, 0x01	; 1
 60e:	7c 01       	movw	r14, r24
	int totlen = record_length3+7;
 610:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
 614:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
 618:	07 96       	adiw	r24, 0x07	; 7
	char len2 = totlen;
	char len1 = (totlen >> 8);
	adc_send[0] = 0x55;
 61a:	25 e5       	ldi	r18, 0x55	; 85
 61c:	ed b7       	in	r30, 0x3d	; 61
 61e:	fe b7       	in	r31, 0x3e	; 62
 620:	21 83       	std	Z+1, r18	; 0x01
	adc_send[1] = 0xAA;
 622:	2a ea       	ldi	r18, 0xAA	; 170
 624:	f7 01       	movw	r30, r14
 626:	21 83       	std	Z+1, r18	; 0x01
	adc_send[2] = len1;
 628:	92 83       	std	Z+2, r25	; 0x02
	adc_send[3] = len2;
 62a:	83 83       	std	Z+3, r24	; 0x03
	adc_send[4] = 0x02;
 62c:	82 e0       	ldi	r24, 0x02	; 2
 62e:	84 83       	std	Z+4, r24	; 0x04
	char check = 0;
	adc_send[record_length3 + 5] = check;
 630:	e0 91 29 07 	lds	r30, 0x0729	; 0x800729 <record_length3>
 634:	f0 91 2a 07 	lds	r31, 0x072A	; 0x80072a <record_length3+0x1>
 638:	ee 0d       	add	r30, r14
 63a:	ff 1d       	adc	r31, r15
 63c:	15 82       	std	Z+5, r1	; 0x05
	adc_send[record_length3 + 6] = check;
 63e:	e0 91 29 07 	lds	r30, 0x0729	; 0x800729 <record_length3>
 642:	f0 91 2a 07 	lds	r31, 0x072A	; 0x80072a <record_length3+0x1>
 646:	ee 0d       	add	r30, r14
 648:	ff 1d       	adc	r31, r15
 64a:	16 82       	std	Z+6, r1	; 0x06
	if(sample_flag == 1){
 64c:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
 650:	81 30       	cpi	r24, 0x01	; 1
 652:	e1 f4       	brne	.+56     	; 0x68c <adc_packet_send+0xb4>
		while(j <= record_length3+4){
 654:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
 658:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
 65c:	04 96       	adiw	r24, 0x04	; 4
 65e:	05 97       	sbiw	r24, 0x05	; 5
 660:	c4 f0       	brlt	.+48     	; 0x692 <adc_packet_send+0xba>
 662:	f7 01       	movw	r30, r14
 664:	35 96       	adiw	r30, 0x05	; 5
 666:	25 e0       	ldi	r18, 0x05	; 5
 668:	30 e0       	ldi	r19, 0x00	; 0
			adc_send[j] = adc_buffer1[j-5];
 66a:	d9 01       	movw	r26, r18
 66c:	a4 5c       	subi	r26, 0xC4	; 196
 66e:	bc 4f       	sbci	r27, 0xFC	; 252
 670:	8c 91       	ld	r24, X
 672:	81 93       	st	Z+, r24
			j++;
 674:	2f 5f       	subi	r18, 0xFF	; 255
 676:	3f 4f       	sbci	r19, 0xFF	; 255
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	if(sample_flag == 1){
		while(j <= record_length3+4){
 678:	40 91 29 07 	lds	r20, 0x0729	; 0x800729 <record_length3>
 67c:	50 91 2a 07 	lds	r21, 0x072A	; 0x80072a <record_length3+0x1>
 680:	4c 5f       	subi	r20, 0xFC	; 252
 682:	5f 4f       	sbci	r21, 0xFF	; 255
 684:	42 17       	cp	r20, r18
 686:	53 07       	cpc	r21, r19
 688:	84 f7       	brge	.-32     	; 0x66a <adc_packet_send+0x92>
 68a:	05 c0       	rjmp	.+10     	; 0x696 <adc_packet_send+0xbe>
	}
	TIMSK1 |=(1<<OCIE1A); //interrupt when TCNNT1=OCR1A value
}

void adc_packet_send(){
	int j = 5;
 68c:	25 e0       	ldi	r18, 0x05	; 5
 68e:	30 e0       	ldi	r19, 0x00	; 0
 690:	02 c0       	rjmp	.+4      	; 0x696 <adc_packet_send+0xbe>
	adc_send[4] = 0x02;
	char check = 0;
	adc_send[record_length3 + 5] = check;
	adc_send[record_length3 + 6] = check;
	if(sample_flag == 1){
		while(j <= record_length3+4){
 692:	25 e0       	ldi	r18, 0x05	; 5
 694:	30 e0       	ldi	r19, 0x00	; 0
			adc_send[j] = adc_buffer1[j-5];
			j++;
		}
	}
	if(sample_flag == 2){
 696:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
 69a:	82 30       	cpi	r24, 0x02	; 2
 69c:	d9 f4       	brne	.+54     	; 0x6d4 <adc_packet_send+0xfc>
		while(j <= record_length3+4){
 69e:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
 6a2:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
 6a6:	04 96       	adiw	r24, 0x04	; 4
 6a8:	82 17       	cp	r24, r18
 6aa:	93 07       	cpc	r25, r19
 6ac:	9c f0       	brlt	.+38     	; 0x6d4 <adc_packet_send+0xfc>
 6ae:	f7 01       	movw	r30, r14
 6b0:	e2 0f       	add	r30, r18
 6b2:	f3 1f       	adc	r31, r19
			adc_send[j] = adc_buffer2[j-5];
 6b4:	d9 01       	movw	r26, r18
 6b6:	a7 5c       	subi	r26, 0xC7	; 199
 6b8:	b4 4f       	sbci	r27, 0xF4	; 244
 6ba:	9c 91       	ld	r25, X
 6bc:	91 93       	st	Z+, r25
			j++;
 6be:	2f 5f       	subi	r18, 0xFF	; 255
 6c0:	3f 4f       	sbci	r19, 0xFF	; 255
			adc_send[j] = adc_buffer1[j-5];
			j++;
		}
	}
	if(sample_flag == 2){
		while(j <= record_length3+4){
 6c2:	40 91 29 07 	lds	r20, 0x0729	; 0x800729 <record_length3>
 6c6:	50 91 2a 07 	lds	r21, 0x072A	; 0x80072a <record_length3+0x1>
 6ca:	4c 5f       	subi	r20, 0xFC	; 252
 6cc:	5f 4f       	sbci	r21, 0xFF	; 255
 6ce:	42 17       	cp	r20, r18
 6d0:	53 07       	cpc	r21, r19
 6d2:	84 f7       	brge	.-32     	; 0x6b4 <adc_packet_send+0xdc>
			adc_send[j] = adc_buffer2[j-5];
			j++;
		}
	}
	putsUSART1(adc_send, record_length3+6);
 6d4:	60 91 29 07 	lds	r22, 0x0729	; 0x800729 <record_length3>
 6d8:	70 91 2a 07 	lds	r23, 0x072A	; 0x80072a <record_length3+0x1>
 6dc:	6a 5f       	subi	r22, 0xFA	; 250
 6de:	7f 4f       	sbci	r23, 0xFF	; 255
 6e0:	c7 01       	movw	r24, r14
 6e2:	ad d3       	rcall	.+1882   	; 0xe3e <putsUSART1>
}
 6e4:	0f b6       	in	r0, 0x3f	; 63
 6e6:	f8 94       	cli
 6e8:	1e bf       	out	0x3e, r17	; 62
 6ea:	0f be       	out	0x3f, r0	; 63
 6ec:	0d bf       	out	0x3d, r16	; 61
 6ee:	df 91       	pop	r29
 6f0:	cf 91       	pop	r28
 6f2:	1f 91       	pop	r17
 6f4:	0f 91       	pop	r16
 6f6:	ff 90       	pop	r15
 6f8:	ef 90       	pop	r14
 6fa:	08 95       	ret

000006fc <main>:

int main(void)
{
 6fc:	cf 93       	push	r28
 6fe:	df 93       	push	r29
 700:	00 d0       	rcall	.+0      	; 0x702 <main+0x6>
 702:	1f 92       	push	r1
 704:	1f 92       	push	r1
 706:	cd b7       	in	r28, 0x3d	; 61
 708:	de b7       	in	r29, 0x3e	; 62
	init_adc(0x00);
 70a:	80 e0       	ldi	r24, 0x00	; 0
 70c:	8b de       	rcall	.-746    	; 0x424 <init_adc>
	uart_Init(16);
 70e:	80 e1       	ldi	r24, 0x10	; 16
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	69 d3       	rcall	.+1746   	; 0xde6 <uart_Init>
	uart0_Init(16);
 714:	80 e1       	ldi	r24, 0x10	; 16
 716:	90 e0       	ldi	r25, 0x00	; 0
	I2C_Init();
 718:	78 d3       	rcall	.+1776   	; 0xe0a <uart0_Init>
	InitializeDisplay();
 71a:	a1 de       	rcall	.-702    	; 0x45e <I2C_Init>
 71c:	92 d2       	rcall	.+1316   	; 0xc42 <InitializeDisplay>
	reset_display();
 71e:	fb d2       	rcall	.+1526   	; 0xd16 <reset_display>
	SPI_MasterInit();
 720:	4c d2       	rcall	.+1176   	; 0xbba <SPI_MasterInit>
 722:	78 94       	sei
	sei();
 724:	8a e0       	ldi	r24, 0x0A	; 10
	init_timer1(10);
 726:	90 e0       	ldi	r25, 0x00	; 0
 728:	f7 de       	rcall	.-530    	; 0x518 <init_timer1>
 72a:	44 24       	eor	r4, r4
 72c:	43 94       	inc	r4
	char str[5];

	
    while (1) 
    {
		if ((flagADC=1)){
 72e:	54 2c       	mov	r5, r4
 730:	0f 2e       	mov	r0, r31
 732:	fc e2       	ldi	r31, 0x2C	; 44
		break;
		
		case 2:
		sendStrXY("Oscilloscope",5,0);
		
		sample_rate = data_buffer[5];
 734:	8f 2e       	mov	r8, r31
 736:	f0 e1       	ldi	r31, 0x10	; 16
 738:	9f 2e       	mov	r9, r31
 73a:	f0 2d       	mov	r31, r0
 73c:	0f 2e       	mov	r0, r31
 73e:	f3 e0       	ldi	r31, 0x03	; 3
		case 3:
		
		sendStrXY("Bodeplot    ",5,0);

		init_timer1(10000);
		Shape = 3; //sinus
 740:	3f 2e       	mov	r3, r31
 742:	f0 2d       	mov	r31, r0
 744:	0f 2e       	mov	r0, r31
 746:	f9 ee       	ldi	r31, 0xE9	; 233
 748:	cf 2e       	mov	r12, r31
 74a:	f3 e0       	ldi	r31, 0x03	; 3
 74c:	df 2e       	mov	r13, r31
 74e:	f0 2d       	mov	r31, r0
 750:	0f 2e       	mov	r0, r31
 752:	f8 e3       	ldi	r31, 0x38	; 56

			Bodeplot_Array[j] = Amplitude_Bodeplot;
		}
		Amplitude_ref = Bodeplot_Array[0];

		Bodeplot_Send[0] = 0x55;
 754:	af 2e       	mov	r10, r31
 756:	f2 e0       	ldi	r31, 0x02	; 2
 758:	bf 2e       	mov	r11, r31
 75a:	f0 2d       	mov	r31, r0
 75c:	0c e3       	ldi	r16, 0x3C	; 60
 75e:	13 e0       	ldi	r17, 0x03	; 3
 760:	0f 2e       	mov	r0, r31
 762:	f2 e3       	ldi	r31, 0x32	; 50
			Shape = 0;
			Amplitude = 0;
			Frequency = 0;
		}
		
		data_return[0] = 0x55; //sync
 764:	ef 2e       	mov	r14, r31
 766:	fb e0       	ldi	r31, 0x0B	; 11
 768:	ff 2e       	mov	r15, r31
 76a:	f0 2d       	mov	r31, r0
 76c:	50 92 31 0b 	sts	0x0B31, r5	; 0x800b31 <flagADC>
	char str[5];

	
    while (1) 
    {
		if ((flagADC=1)){
 770:	10 92 31 0b 	sts	0x0B31, r1	; 0x800b31 <flagADC>
			flagADC = 0;
 774:	80 91 37 10 	lds	r24, 0x1037	; 0x801037 <Sample>
 			itoa(Sample,str,10);
 778:	4a e0       	ldi	r20, 0x0A	; 10
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 77a:	be 01       	movw	r22, r28
 77c:	6f 5f       	subi	r22, 0xFF	; 255
 77e:	7f 4f       	sbci	r23, 0xFF	; 255
 780:	90 e0       	ldi	r25, 0x00	; 0
 782:	a6 d3       	rcall	.+1868   	; 0xed0 <__itoa_ncheck>
 784:	41 e0       	ldi	r20, 0x01	; 1
 			sendStrXY(str,1,1);
 786:	50 e0       	ldi	r21, 0x00	; 0
 788:	61 e0       	ldi	r22, 0x01	; 1
 78a:	70 e0       	ldi	r23, 0x00	; 0
 78c:	ce 01       	movw	r24, r28
 78e:	01 96       	adiw	r24, 0x01	; 1
 790:	f1 d2       	rcall	.+1506   	; 0xd74 <sendStrXY>
 792:	88 e2       	ldi	r24, 0x28	; 40
 			sendStr("  ");
 794:	92 e0       	ldi	r25, 0x02	; 2
 796:	c3 d2       	rcall	.+1414   	; 0xd1e <sendStr>
 798:	80 91 37 02 	lds	r24, 0x0237	; 0x800237 <type>
		}
		switch(type){
 79c:	82 30       	cpi	r24, 0x02	; 2
 79e:	09 f4       	brne	.+2      	; 0x7a2 <main+0xa6>
 7a0:	78 c0       	rjmp	.+240    	; 0x892 <main+0x196>
 7a2:	83 30       	cpi	r24, 0x03	; 3
 7a4:	09 f4       	brne	.+2      	; 0x7a8 <main+0xac>
 7a6:	b8 c0       	rjmp	.+368    	; 0x918 <main+0x21c>
 7a8:	81 30       	cpi	r24, 0x01	; 1
 7aa:	01 f7       	brne	.-64     	; 0x76c <main+0x70>
 7ac:	40 e0       	ldi	r20, 0x00	; 0
		
		case 1:
		
		sendStrXY("Generator   ",5,0);
 7ae:	50 e0       	ldi	r21, 0x00	; 0
 7b0:	65 e0       	ldi	r22, 0x05	; 5
 7b2:	70 e0       	ldi	r23, 0x00	; 0
 7b4:	84 e0       	ldi	r24, 0x04	; 4
 7b6:	92 e0       	ldi	r25, 0x02	; 2
 7b8:	dd d2       	rcall	.+1466   	; 0xd74 <sendStrXY>
 7ba:	f4 01       	movw	r30, r8
 7bc:	85 81       	ldd	r24, Z+5	; 0x05
		BTN = data_buffer[5];
 7be:	80 93 36 02 	sts	0x0236, r24	; 0x800236 <BTN>
 7c2:	96 81       	ldd	r25, Z+6	; 0x06
 7c4:	90 93 35 02 	sts	0x0235, r25	; 0x800235 <SW>
		SW = data_buffer[6];
 7c8:	81 11       	cpse	r24, r1
 7ca:	17 c0       	rjmp	.+46     	; 0x7fa <main+0xfe>
		
		if (BTN==0){
 7cc:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
			if (ActiveIndicator == 0){
 7d0:	81 11       	cpse	r24, r1
 7d2:	03 c0       	rjmp	.+6      	; 0x7da <main+0xde>
 7d4:	90 93 33 02 	sts	0x0233, r25	; 0x800233 <Shape>
				Shape = SW;
 7d8:	09 c0       	rjmp	.+18     	; 0x7ec <main+0xf0>
 7da:	81 30       	cpi	r24, 0x01	; 1
 7dc:	19 f4       	brne	.+6      	; 0x7e4 <main+0xe8>
			}
			if (ActiveIndicator == 1){
 7de:	90 93 32 02 	sts	0x0232, r25	; 0x800232 <Amplitude>
				Amplitude = SW;
 7e2:	04 c0       	rjmp	.+8      	; 0x7ec <main+0xf0>
 7e4:	82 30       	cpi	r24, 0x02	; 2
			}
			if (ActiveIndicator == 2){
 7e6:	11 f4       	brne	.+4      	; 0x7ec <main+0xf0>
 7e8:	90 93 31 02 	sts	0x0231, r25	; 0x800231 <Frequency>
				Frequency = SW;
 7ec:	40 91 31 02 	lds	r20, 0x0231	; 0x800231 <Frequency>
			}
			
			MCU_to_FPGA(Shape,Amplitude,Frequency);
 7f0:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>
 7f4:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
 7f8:	ea d1       	rcall	.+980    	; 0xbce <MCU_to_FPGA>
 7fa:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <BTN>
		}
		
		if (BTN==1){
 7fe:	81 30       	cpi	r24, 0x01	; 1
 800:	59 f4       	brne	.+22     	; 0x818 <main+0x11c>
 802:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
			if (ActiveIndicator == 2){
 806:	82 30       	cpi	r24, 0x02	; 2
 808:	19 f4       	brne	.+6      	; 0x810 <main+0x114>
 80a:	10 92 34 02 	sts	0x0234, r1	; 0x800234 <ActiveIndicator>
				ActiveIndicator = 0;
 80e:	23 c0       	rjmp	.+70     	; 0x856 <main+0x15a>
 810:	8f 5f       	subi	r24, 0xFF	; 255
 812:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <ActiveIndicator>
			}
			else {
				ActiveIndicator++;
 816:	1f c0       	rjmp	.+62     	; 0x856 <main+0x15a>
 818:	82 30       	cpi	r24, 0x02	; 2
			}
		}
		
		if (BTN==2){
 81a:	99 f4       	brne	.+38     	; 0x842 <main+0x146>
 81c:	80 91 30 02 	lds	r24, 0x0230	; 0x800230 <start_stop>
			if (start_stop == 0){
 820:	81 11       	cpse	r24, r1
 822:	ef c0       	rjmp	.+478    	; 0xa02 <main+0x306>
				MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
 824:	40 91 31 02 	lds	r20, 0x0231	; 0x800231 <Frequency>
 828:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>
 82c:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
 830:	ce d1       	rcall	.+924    	; 0xbce <MCU_to_FPGA>
 832:	50 92 30 02 	sts	0x0230, r5	; 0x800230 <start_stop>
				start_stop = 1;
 836:	40 e0       	ldi	r20, 0x00	; 0
			}
			if (start_stop == 1){
				MCU_to_FPGA(0,0,0); //stop generator
 838:	60 e0       	ldi	r22, 0x00	; 0
 83a:	80 e0       	ldi	r24, 0x00	; 0
 83c:	c8 d1       	rcall	.+912    	; 0xbce <MCU_to_FPGA>
 83e:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <start_stop>
				start_stop = 0;	
 842:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <BTN>
			}			
		}

		if (BTN==3){
 846:	83 30       	cpi	r24, 0x03	; 3
 848:	31 f4       	brne	.+12     	; 0x856 <main+0x15a>
 84a:	10 92 33 02 	sts	0x0233, r1	; 0x800233 <Shape>
			Shape = 0;
 84e:	10 92 32 02 	sts	0x0232, r1	; 0x800232 <Amplitude>
			Amplitude = 0;
 852:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <Frequency>
			Frequency = 0;
 856:	85 e5       	ldi	r24, 0x55	; 85
 858:	f7 01       	movw	r30, r14
		}
		
		data_return[0] = 0x55; //sync
 85a:	80 83       	st	Z, r24
 85c:	8a ea       	ldi	r24, 0xAA	; 170
 85e:	81 83       	std	Z+1, r24	; 0x01
		data_return[1] = 0xAA; //sync
 860:	12 82       	std	Z+2, r1	; 0x02
 862:	8b e0       	ldi	r24, 0x0B	; 11
		data_return[2] = 0x00; //length
 864:	83 83       	std	Z+3, r24	; 0x03
		data_return[3] = 0x0b; //length
 866:	44 82       	std	Z+4, r4	; 0x04
 868:	80 91 34 02 	lds	r24, 0x0234	; 0x800234 <ActiveIndicator>
		data_return[4] = 0x01; //type
		data_return[5] = ActiveIndicator; // indicator
 86c:	85 83       	std	Z+5, r24	; 0x05
 86e:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
		data_return[6] = Shape; // shape
 872:	86 83       	std	Z+6, r24	; 0x06
 874:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <Amplitude>
		data_return[7] = Amplitude; // amplitude
 878:	87 83       	std	Z+7, r24	; 0x07
 87a:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <Frequency>
		data_return[8] = Frequency; // frequency
 87e:	80 87       	std	Z+8, r24	; 0x08
 880:	11 86       	std	Z+9, r1	; 0x09
		data_return[9] = 0x00; //checksum
		data_return[10] = 0x00; //checksum
 882:	12 86       	std	Z+10, r1	; 0x0a
		
		putsUSART1(data_return,10);
 884:	6a e0       	ldi	r22, 0x0A	; 10
 886:	70 e0       	ldi	r23, 0x00	; 0
 888:	c7 01       	movw	r24, r14
 88a:	d9 d2       	rcall	.+1458   	; 0xe3e <putsUSART1>
 88c:	10 92 37 02 	sts	0x0237, r1	; 0x800237 <type>
		type = 0; // Reset type, så knapper kun registreres 1 gang
 890:	6d cf       	rjmp	.-294    	; 0x76c <main+0x70>
		break;
 892:	40 e0       	ldi	r20, 0x00	; 0
		
		case 2:
		sendStrXY("Oscilloscope",5,0);
 894:	50 e0       	ldi	r21, 0x00	; 0
 896:	65 e0       	ldi	r22, 0x05	; 5
 898:	70 e0       	ldi	r23, 0x00	; 0
 89a:	81 e1       	ldi	r24, 0x11	; 17
 89c:	92 e0       	ldi	r25, 0x02	; 2
 89e:	6a d2       	rcall	.+1236   	; 0xd74 <sendStrXY>
 8a0:	f4 01       	movw	r30, r8
 8a2:	85 81       	ldd	r24, Z+5	; 0x05
		
		sample_rate = data_buffer[5];
 8a4:	80 93 2b 0b 	sts	0x0B2B, r24	; 0x800b2b <sample_rate>
 8a8:	86 81       	ldd	r24, Z+6	; 0x06
 8aa:	80 93 3d 0b 	sts	0x0B3D, r24	; 0x800b3d <sample_rate2>
		sample_rate2 = data_buffer[6];
 8ae:	20 91 2b 0b 	lds	r18, 0x0B2B	; 0x800b2b <sample_rate>
		sample_rate3 = (sample_rate<<8)|sample_rate2;
 8b2:	80 91 3d 0b 	lds	r24, 0x0B3D	; 0x800b3d <sample_rate2>
 8b6:	90 e0       	ldi	r25, 0x00	; 0
 8b8:	92 2b       	or	r25, r18
 8ba:	90 93 2a 10 	sts	0x102A, r25	; 0x80102a <sample_rate3+0x1>
 8be:	80 93 29 10 	sts	0x1029, r24	; 0x801029 <sample_rate3>
 8c2:	87 81       	ldd	r24, Z+7	; 0x07
 8c4:	90 e0       	ldi	r25, 0x00	; 0
		
		record_length = data_buffer[7];
 8c6:	90 93 27 0f 	sts	0x0F27, r25	; 0x800f27 <record_length+0x1>
 8ca:	80 93 26 0f 	sts	0x0F26, r24	; 0x800f26 <record_length>
 8ce:	80 85       	ldd	r24, Z+8	; 0x08
 8d0:	90 e0       	ldi	r25, 0x00	; 0
		record_length2 = data_buffer[8];
 8d2:	90 93 29 0f 	sts	0x0F29, r25	; 0x800f29 <record_length2+0x1>
 8d6:	80 93 28 0f 	sts	0x0F28, r24	; 0x800f28 <record_length2>
 8da:	80 91 26 0f 	lds	r24, 0x0F26	; 0x800f26 <record_length>
		record_length3 = (record_length<<8)|record_length2;
 8de:	90 91 27 0f 	lds	r25, 0x0F27	; 0x800f27 <record_length+0x1>
 8e2:	20 91 28 0f 	lds	r18, 0x0F28	; 0x800f28 <record_length2>
 8e6:	30 91 29 0f 	lds	r19, 0x0F29	; 0x800f29 <record_length2+0x1>
 8ea:	98 2f       	mov	r25, r24
 8ec:	88 27       	eor	r24, r24
 8ee:	82 2b       	or	r24, r18
 8f0:	93 2b       	or	r25, r19
 8f2:	90 93 2a 07 	sts	0x072A, r25	; 0x80072a <record_length3+0x1>
 8f6:	80 93 29 07 	sts	0x0729, r24	; 0x800729 <record_length3>
		
		init_timer1(sample_rate3);
 8fa:	80 91 29 10 	lds	r24, 0x1029	; 0x801029 <sample_rate3>
 8fe:	90 91 2a 10 	lds	r25, 0x102A	; 0x80102a <sample_rate3+0x1>
 902:	0a de       	rcall	.-1004   	; 0x518 <init_timer1>
		
		if(record_length3 > 0){
 904:	80 91 29 07 	lds	r24, 0x0729	; 0x800729 <record_length3>
 908:	90 91 2a 07 	lds	r25, 0x072A	; 0x80072a <record_length3+0x1>
 90c:	18 16       	cp	r1, r24
 90e:	19 06       	cpc	r1, r25
 910:	0c f0       	brlt	.+2      	; 0x914 <main+0x218>
			adc_packet_send();
 912:	2c cf       	rjmp	.-424    	; 0x76c <main+0x70>
 914:	61 de       	rcall	.-830    	; 0x5d8 <adc_packet_send>
 916:	2a cf       	rjmp	.-428    	; 0x76c <main+0x70>
		
		break;
		
		case 3:
		
		sendStrXY("Bodeplot    ",5,0);
 918:	40 e0       	ldi	r20, 0x00	; 0
 91a:	50 e0       	ldi	r21, 0x00	; 0
 91c:	65 e0       	ldi	r22, 0x05	; 5
 91e:	70 e0       	ldi	r23, 0x00	; 0
 920:	8e e1       	ldi	r24, 0x1E	; 30
 922:	92 e0       	ldi	r25, 0x02	; 2
 924:	27 d2       	rcall	.+1102   	; 0xd74 <sendStrXY>
 926:	80 e1       	ldi	r24, 0x10	; 16

		init_timer1(10000);
 928:	97 e2       	ldi	r25, 0x27	; 39
 92a:	f6 dd       	rcall	.-1044   	; 0x518 <init_timer1>
 92c:	30 92 33 02 	sts	0x0233, r3	; 0x800233 <Shape>
		Shape = 3; //sinus
 930:	8f ef       	ldi	r24, 0xFF	; 255
		Amplitude = 0xff; //3,3V
 932:	80 93 32 02 	sts	0x0232, r24	; 0x800232 <Amplitude>
 936:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <j>

		for(j=0; j<255; j++){
 93a:	40 e0       	ldi	r20, 0x00	; 0
 93c:	66 24       	eor	r6, r6
			Frequency = (j+1); //+1 da frekvensen ikke må være 0

			MCU_to_FPGA(Shape,Amplitude,Frequency);
 93e:	6a 94       	dec	r6
 940:	71 2c       	mov	r7, r1
 942:	4f 5f       	subi	r20, 0xFF	; 255
		init_timer1(10000);
		Shape = 3; //sinus
		Amplitude = 0xff; //3,3V

		for(j=0; j<255; j++){
			Frequency = (j+1); //+1 da frekvensen ikke må være 0
 944:	40 93 31 02 	sts	0x0231, r20	; 0x800231 <Frequency>
 948:	60 91 32 02 	lds	r22, 0x0232	; 0x800232 <Amplitude>

			MCU_to_FPGA(Shape,Amplitude,Frequency);
 94c:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <Shape>
 950:	3e d1       	rcall	.+636    	; 0xbce <MCU_to_FPGA>
 952:	89 ee       	ldi	r24, 0xE9	; 233
 954:	93 e0       	ldi	r25, 0x03	; 3
 956:	46 2d       	mov	r20, r6
 958:	27 2d       	mov	r18, r7
 95a:	30 91 37 10 	lds	r19, 0x1037	; 0x801037 <Sample>
			Amplitude_min = 0xff; // sikre at sample er mindre første gang
			Amplitude_max = 0x00; // sikre at sample er større første gang

			for(x=0; x<=1000; x++){

				if (Sample < Amplitude_min){
 95e:	34 17       	cp	r19, r20
 960:	10 f4       	brcc	.+4      	; 0x966 <main+0x26a>
 962:	40 91 37 10 	lds	r20, 0x1037	; 0x801037 <Sample>
					Amplitude_min = Sample;
 966:	30 91 37 10 	lds	r19, 0x1037	; 0x801037 <Sample>
				}
				if (Sample > Amplitude_max){
 96a:	23 17       	cp	r18, r19
 96c:	10 f4       	brcc	.+4      	; 0x972 <main+0x276>
 96e:	20 91 37 10 	lds	r18, 0x1037	; 0x801037 <Sample>
					Amplitude_max = Sample;
 972:	01 97       	sbiw	r24, 0x01	; 1
 974:	91 f7       	brne	.-28     	; 0x95a <main+0x25e>
 976:	d0 92 40 03 	sts	0x0340, r13	; 0x800340 <x+0x1>
			MCU_to_FPGA(Shape,Amplitude,Frequency);

			Amplitude_min = 0xff; // sikre at sample er mindre første gang
			Amplitude_max = 0x00; // sikre at sample er større første gang

			for(x=0; x<=1000; x++){
 97a:	c0 92 3f 03 	sts	0x033F, r12	; 0x80033f <x>
 97e:	20 93 2f 0b 	sts	0x0B2F, r18	; 0x800b2f <Amplitude_max>
 982:	40 93 2e 0b 	sts	0x0B2E, r20	; 0x800b2e <Amplitude_min>
 986:	82 2f       	mov	r24, r18
 988:	90 e0       	ldi	r25, 0x00	; 0
				if (Sample > Amplitude_max){
					Amplitude_max = Sample;
				}
			}

			Amplitude_Bodeplot = (Amplitude_max - Amplitude_min)/2;
 98a:	84 1b       	sub	r24, r20
 98c:	91 09       	sbc	r25, r1
 98e:	9c 01       	movw	r18, r24
 990:	12 f4       	brpl	.+4      	; 0x996 <main+0x29a>
 992:	2f 5f       	subi	r18, 0xFF	; 255
 994:	3f 4f       	sbci	r19, 0xFF	; 255
 996:	35 95       	asr	r19
 998:	27 95       	ror	r18
 99a:	20 93 30 0b 	sts	0x0B30, r18	; 0x800b30 <Amplitude_Bodeplot>
 99e:	40 91 3e 03 	lds	r20, 0x033E	; 0x80033e <j>

			Bodeplot_Array[j] = Amplitude_Bodeplot;
 9a2:	e4 2f       	mov	r30, r20
 9a4:	f0 e0       	ldi	r31, 0x00	; 0
 9a6:	e6 5d       	subi	r30, 0xD6	; 214
 9a8:	f0 4f       	sbci	r31, 0xF0	; 240
 9aa:	20 83       	st	Z, r18
 9ac:	4f 5f       	subi	r20, 0xFF	; 255
 9ae:	40 93 3e 03 	sts	0x033E, r20	; 0x80033e <j>

		init_timer1(10000);
		Shape = 3; //sinus
		Amplitude = 0xff; //3,3V

		for(j=0; j<255; j++){
 9b2:	4f 3f       	cpi	r20, 0xFF	; 255
 9b4:	31 f6       	brne	.-116    	; 0x942 <main+0x246>
 9b6:	ea e2       	ldi	r30, 0x2A	; 42

			Amplitude_Bodeplot = (Amplitude_max - Amplitude_min)/2;

			Bodeplot_Array[j] = Amplitude_Bodeplot;
		}
		Amplitude_ref = Bodeplot_Array[0];
 9b8:	ff e0       	ldi	r31, 0x0F	; 15
 9ba:	20 81       	ld	r18, Z
 9bc:	20 93 2b 10 	sts	0x102B, r18	; 0x80102b <Amplitude_ref>
 9c0:	85 e5       	ldi	r24, 0x55	; 85

		Bodeplot_Send[0] = 0x55;
 9c2:	f5 01       	movw	r30, r10
 9c4:	80 83       	st	Z, r24
 9c6:	8a ea       	ldi	r24, 0xAA	; 170
		Bodeplot_Send[1] = 0xAA;
 9c8:	81 83       	std	Z+1, r24	; 0x01
 9ca:	42 82       	std	Z+2, r4	; 0x02
		Bodeplot_Send[2] = 0x01;
 9cc:	86 e0       	ldi	r24, 0x06	; 6
		Bodeplot_Send[3] = 0x06;
 9ce:	83 83       	std	Z+3, r24	; 0x03
 9d0:	34 82       	std	Z+4, r3	; 0x04
		Bodeplot_Send[4] = 0x03;
 9d2:	aa e2       	ldi	r26, 0x2A	; 42
 9d4:	bf e0       	ldi	r27, 0x0F	; 15
 9d6:	ed e3       	ldi	r30, 0x3D	; 61
 9d8:	f2 e0       	ldi	r31, 0x02	; 2

		for(j=0; j<255; j++){
			Bodeplot_Send[j+5] = Bodeplot_Array[j] / Amplitude_ref;
 9da:	8d 91       	ld	r24, X+
 9dc:	62 2f       	mov	r22, r18
 9de:	4a d2       	rcall	.+1172   	; 0xe74 <__udivmodqi4>
 9e0:	81 93       	st	Z+, r24
 9e2:	e0 17       	cp	r30, r16
		Bodeplot_Send[1] = 0xAA;
		Bodeplot_Send[2] = 0x01;
		Bodeplot_Send[3] = 0x06;
		Bodeplot_Send[4] = 0x03;

		for(j=0; j<255; j++){
 9e4:	f1 07       	cpc	r31, r17
 9e6:	c9 f7       	brne	.-14     	; 0x9da <main+0x2de>
 9e8:	8f ef       	ldi	r24, 0xFF	; 255
 9ea:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <j>
 9ee:	f8 01       	movw	r30, r16
			Bodeplot_Send[j+5] = Bodeplot_Array[j] / Amplitude_ref;
		}

		Bodeplot_Send[260] = 0x00;
 9f0:	10 82       	st	Z, r1
 9f2:	ed e3       	ldi	r30, 0x3D	; 61
		Bodeplot_Send[261] = 0x00;
 9f4:	f3 e0       	ldi	r31, 0x03	; 3
 9f6:	10 82       	st	Z, r1
 9f8:	65 e0       	ldi	r22, 0x05	; 5

		putsUSART1(Bodeplot_Send, 261);
 9fa:	71 e0       	ldi	r23, 0x01	; 1
 9fc:	c5 01       	movw	r24, r10
 9fe:	1f d2       	rcall	.+1086   	; 0xe3e <putsUSART1>
 a00:	b5 ce       	rjmp	.-662    	; 0x76c <main+0x70>
 a02:	81 30       	cpi	r24, 0x01	; 1
	
		break;
 a04:	09 f0       	breq	.+2      	; 0xa08 <main+0x30c>
		if (BTN==2){
			if (start_stop == 0){
				MCU_to_FPGA(Shape,Amplitude,Frequency); //start generator
				start_stop = 1;
			}
			if (start_stop == 1){
 a06:	27 cf       	rjmp	.-434    	; 0x856 <main+0x15a>
 a08:	16 cf       	rjmp	.-468    	; 0x836 <main+0x13a>

00000a0a <__vector_17>:
 a0a:	1f 92       	push	r1
 a0c:	0f 92       	push	r0
		break;
		}
	}
}

ISR(TIMER1_COMPA_vect){
 a0e:	0f b6       	in	r0, 0x3f	; 63
 a10:	0f 92       	push	r0
 a12:	11 24       	eor	r1, r1
 a14:	0b b6       	in	r0, 0x3b	; 59
 a16:	0f 92       	push	r0
 a18:	8f 93       	push	r24
 a1a:	ef 93       	push	r30
 a1c:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
 a1e:	ea e7       	ldi	r30, 0x7A	; 122
 a20:	f0 e0       	ldi	r31, 0x00	; 0
 a22:	80 81       	ld	r24, Z
 a24:	80 64       	ori	r24, 0x40	; 64
 a26:	80 83       	st	Z, r24
}
 a28:	ff 91       	pop	r31
 a2a:	ef 91       	pop	r30
 a2c:	8f 91       	pop	r24
 a2e:	0f 90       	pop	r0
 a30:	0b be       	out	0x3b, r0	; 59
 a32:	0f 90       	pop	r0
 a34:	0f be       	out	0x3f, r0	; 63
 a36:	0f 90       	pop	r0
 a38:	1f 90       	pop	r1
 a3a:	18 95       	reti

00000a3c <__vector_29>:

ISR(ADC_vect){
 a3c:	1f 92       	push	r1
 a3e:	0f 92       	push	r0
 a40:	0f b6       	in	r0, 0x3f	; 63
 a42:	0f 92       	push	r0
 a44:	11 24       	eor	r1, r1
 a46:	0b b6       	in	r0, 0x3b	; 59
 a48:	0f 92       	push	r0
 a4a:	2f 93       	push	r18
 a4c:	3f 93       	push	r19
 a4e:	8f 93       	push	r24
 a50:	9f 93       	push	r25
 a52:	ef 93       	push	r30
 a54:	ff 93       	push	r31
	static int i = 0;
	Sample = ADCH;
 a56:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 a5a:	80 93 37 10 	sts	0x1037, r24	; 0x801037 <Sample>
	if(sample_flag == 1){
 a5e:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
 a62:	81 30       	cpi	r24, 0x01	; 1
 a64:	f9 f4       	brne	.+62     	; 0xaa4 <__vector_29+0x68>
		adc_buffer1[i] = ADCH;
 a66:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <i.2561>
 a6a:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <i.2561+0x1>
 a6e:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 a72:	fc 01       	movw	r30, r24
 a74:	ef 5b       	subi	r30, 0xBF	; 191
 a76:	fc 4f       	sbci	r31, 0xFC	; 252
 a78:	20 83       	st	Z, r18
		i++;
 a7a:	01 96       	adiw	r24, 0x01	; 1
 a7c:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <i.2561+0x1>
 a80:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <i.2561>
		if(i >= record_length3-1){
 a84:	20 91 29 07 	lds	r18, 0x0729	; 0x800729 <record_length3>
 a88:	30 91 2a 07 	lds	r19, 0x072A	; 0x80072a <record_length3+0x1>
 a8c:	21 50       	subi	r18, 0x01	; 1
 a8e:	31 09       	sbc	r19, r1
 a90:	82 17       	cp	r24, r18
 a92:	93 07       	cpc	r25, r19
 a94:	3c f0       	brlt	.+14     	; 0xaa4 <__vector_29+0x68>
			i = 0;
 a96:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <i.2561+0x1>
 a9a:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <i.2561>
			sample_flag = 2;
 a9e:	82 e0       	ldi	r24, 0x02	; 2
 aa0:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <sample_flag>
		}
	}
	if(sample_flag == 2){
 aa4:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <sample_flag>
 aa8:	82 30       	cpi	r24, 0x02	; 2
 aaa:	f9 f4       	brne	.+62     	; 0xaea <__vector_29+0xae>
		adc_buffer2[i] = ADCH;
 aac:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <i.2561>
 ab0:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <i.2561+0x1>
 ab4:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
 ab8:	fc 01       	movw	r30, r24
 aba:	e2 5c       	subi	r30, 0xC2	; 194
 abc:	f4 4f       	sbci	r31, 0xF4	; 244
 abe:	20 83       	st	Z, r18
		i++;
 ac0:	01 96       	adiw	r24, 0x01	; 1
 ac2:	90 93 2f 02 	sts	0x022F, r25	; 0x80022f <i.2561+0x1>
 ac6:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <i.2561>
		if(i >= record_length3-1){
 aca:	20 91 29 07 	lds	r18, 0x0729	; 0x800729 <record_length3>
 ace:	30 91 2a 07 	lds	r19, 0x072A	; 0x80072a <record_length3+0x1>
 ad2:	21 50       	subi	r18, 0x01	; 1
 ad4:	31 09       	sbc	r19, r1
 ad6:	82 17       	cp	r24, r18
 ad8:	93 07       	cpc	r25, r19
 ada:	3c f0       	brlt	.+14     	; 0xaea <__vector_29+0xae>
			i = 0;
 adc:	10 92 2f 02 	sts	0x022F, r1	; 0x80022f <i.2561+0x1>
 ae0:	10 92 2e 02 	sts	0x022E, r1	; 0x80022e <i.2561>
			sample_flag = 1;
 ae4:	81 e0       	ldi	r24, 0x01	; 1
 ae6:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <sample_flag>
		}
	}
	flagADC = 1;
 aea:	81 e0       	ldi	r24, 0x01	; 1
 aec:	80 93 31 0b 	sts	0x0B31, r24	; 0x800b31 <flagADC>
}
 af0:	ff 91       	pop	r31
 af2:	ef 91       	pop	r30
 af4:	9f 91       	pop	r25
 af6:	8f 91       	pop	r24
 af8:	3f 91       	pop	r19
 afa:	2f 91       	pop	r18
 afc:	0f 90       	pop	r0
 afe:	0b be       	out	0x3b, r0	; 59
 b00:	0f 90       	pop	r0
 b02:	0f be       	out	0x3f, r0	; 63
 b04:	0f 90       	pop	r0
 b06:	1f 90       	pop	r1
 b08:	18 95       	reti

00000b0a <__vector_36>:

ISR(USART1_RX_vect){
 b0a:	1f 92       	push	r1
 b0c:	0f 92       	push	r0
 b0e:	0f b6       	in	r0, 0x3f	; 63
 b10:	0f 92       	push	r0
 b12:	11 24       	eor	r1, r1
 b14:	0b b6       	in	r0, 0x3b	; 59
 b16:	0f 92       	push	r0
 b18:	2f 93       	push	r18
 b1a:	3f 93       	push	r19
 b1c:	8f 93       	push	r24
 b1e:	9f 93       	push	r25
 b20:	ef 93       	push	r30
 b22:	ff 93       	push	r31
	static int i;
	static int max_len = 11;
	data_buffer[i] = UDR1;
 b24:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__data_end>
 b28:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <__data_end+0x1>
 b2c:	20 91 ce 00 	lds	r18, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 b30:	fc 01       	movw	r30, r24
 b32:	e4 5d       	subi	r30, 0xD4	; 212
 b34:	ff 4e       	sbci	r31, 0xEF	; 239
 b36:	20 83       	st	Z, r18
	i++;
 b38:	01 96       	adiw	r24, 0x01	; 1
 b3a:	90 93 2d 02 	sts	0x022D, r25	; 0x80022d <__data_end+0x1>
 b3e:	80 93 2c 02 	sts	0x022C, r24	; 0x80022c <__data_end>
	if(data_buffer[4] == 1){
 b42:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
 b46:	21 30       	cpi	r18, 0x01	; 1
 b48:	41 f4       	brne	.+16     	; 0xb5a <__vector_36+0x50>
		type = 1;
 b4a:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 9;
 b4e:	29 e0       	ldi	r18, 0x09	; 9
 b50:	30 e0       	ldi	r19, 0x00	; 0
 b52:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 b56:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 2){
 b5a:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
 b5e:	22 30       	cpi	r18, 0x02	; 2
 b60:	41 f4       	brne	.+16     	; 0xb72 <__vector_36+0x68>
		type = 2;
 b62:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 11;
 b66:	2b e0       	ldi	r18, 0x0B	; 11
 b68:	30 e0       	ldi	r19, 0x00	; 0
 b6a:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 b6e:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(data_buffer[4] == 3){
 b72:	20 91 30 10 	lds	r18, 0x1030	; 0x801030 <data_buffer+0x4>
 b76:	23 30       	cpi	r18, 0x03	; 3
 b78:	41 f4       	brne	.+16     	; 0xb8a <__vector_36+0x80>
		type = 3;
 b7a:	20 93 37 02 	sts	0x0237, r18	; 0x800237 <type>
		max_len = 7;
 b7e:	27 e0       	ldi	r18, 0x07	; 7
 b80:	30 e0       	ldi	r19, 0x00	; 0
 b82:	30 93 01 02 	sts	0x0201, r19	; 0x800201 <__data_start+0x1>
 b86:	20 93 00 02 	sts	0x0200, r18	; 0x800200 <__data_start>
	}
	if(i == max_len){
 b8a:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
 b8e:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
 b92:	82 17       	cp	r24, r18
 b94:	93 07       	cpc	r25, r19
 b96:	21 f4       	brne	.+8      	; 0xba0 <__vector_36+0x96>
		i = 0;
 b98:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <__data_end+0x1>
 b9c:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <__data_end>
	}
 ba0:	ff 91       	pop	r31
 ba2:	ef 91       	pop	r30
 ba4:	9f 91       	pop	r25
 ba6:	8f 91       	pop	r24
 ba8:	3f 91       	pop	r19
 baa:	2f 91       	pop	r18
 bac:	0f 90       	pop	r0
 bae:	0b be       	out	0x3b, r0	; 59
 bb0:	0f 90       	pop	r0
 bb2:	0f be       	out	0x3f, r0	; 63
 bb4:	0f 90       	pop	r0
 bb6:	1f 90       	pop	r1
 bb8:	18 95       	reti

00000bba <SPI_MasterInit>:
#include <util/delay.h>
#include <avr/interrupt.h>

void SPI_MasterInit(){

	DDRB |=(1<<DDB2)|(1<< DDB1)|(1<<DDB0);			//MOSI, SCK, !SS outputs!
 bba:	84 b1       	in	r24, 0x04	; 4
 bbc:	87 60       	ori	r24, 0x07	; 7
 bbe:	84 b9       	out	0x04, r24	; 4
	SPCR |=(1<<SPE)|(1<<MSTR);						//spi_enable,interrupt_enable, master
 bc0:	8c b5       	in	r24, 0x2c	; 44
 bc2:	80 65       	ori	r24, 0x50	; 80
 bc4:	8c bd       	out	0x2c, r24	; 44
	SPCR |=(1<<SPI2X)|(1<<SPR1);					//clk frequency fosc/32
 bc6:	8c b5       	in	r24, 0x2c	; 44
 bc8:	83 60       	ori	r24, 0x03	; 3
 bca:	8c bd       	out	0x2c, r24	; 44
 bcc:	08 95       	ret

00000bce <MCU_to_FPGA>:
	char MISO, MISO1;
	
	do{				//'do while' in case ChkSum is the same
		

		ChkSum = SYNC ^ shape ^ ampl ^ freq;
 bce:	7a e5       	ldi	r23, 0x5A	; 90
 bd0:	54 2f       	mov	r21, r20
 bd2:	57 27       	eor	r21, r23
 bd4:	56 27       	eor	r21, r22
 bd6:	58 27       	eor	r21, r24
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
		SPDR  =   SYNC;											//Data Register is ready
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
		;
		MISO = SPDR;											//return data register
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 bd8:	21 e0       	ldi	r18, 0x01	; 1

		ChkSum = SYNC ^ shape ^ ampl ^ freq;
		
		
		//SYNC
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
 bda:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   SYNC;											//Data Register is ready
 bdc:	7e bd       	out	0x2e, r23	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
 bde:	0d b4       	in	r0, 0x2d	; 45
 be0:	07 fe       	sbrs	r0, 7
 be2:	fd cf       	rjmp	.-6      	; 0xbde <MCU_to_FPGA+0x10>
		;
		MISO = SPDR;											//return data register
 be4:	3e b5       	in	r19, 0x2e	; 46
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 be6:	25 b9       	out	0x05, r18	; 5

		//Shape
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
 be8:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   shape;										//Data Register is ready
 bea:	8e bd       	out	0x2e, r24	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
 bec:	0d b4       	in	r0, 0x2d	; 45
 bee:	07 fe       	sbrs	r0, 7
 bf0:	fd cf       	rjmp	.-6      	; 0xbec <MCU_to_FPGA+0x1e>
		;
		MISO1 = SPDR;											//Get second half of data
 bf2:	9e b5       	in	r25, 0x2e	; 46
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 bf4:	25 b9       	out	0x05, r18	; 5

		//Ampl
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
 bf6:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   ampl;											//Data Register is ready
 bf8:	6e bd       	out	0x2e, r22	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
 bfa:	0d b4       	in	r0, 0x2d	; 45
 bfc:	07 fe       	sbrs	r0, 7
 bfe:	fd cf       	rjmp	.-6      	; 0xbfa <MCU_to_FPGA+0x2c>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 c00:	25 b9       	out	0x05, r18	; 5

		//Freq
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
 c02:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   freq;											//Data Register is ready
 c04:	4e bd       	out	0x2e, r20	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
 c06:	0d b4       	in	r0, 0x2d	; 45
 c08:	07 fe       	sbrs	r0, 7
 c0a:	fd cf       	rjmp	.-6      	; 0xc06 <MCU_to_FPGA+0x38>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 c0c:	25 b9       	out	0x05, r18	; 5

		//ChkSum
		PORTB &=~ (1<<PB0);										// set ss/cs to low (enable)
 c0e:	28 98       	cbi	0x05, 0	; 5
		SPDR  =   ChkSum;										//Data Register is ready
 c10:	5e bd       	out	0x2e, r21	; 46
		while(!(SPSR & (1<<SPIF)))								//wait while receiving
 c12:	0d b4       	in	r0, 0x2d	; 45
 c14:	07 fe       	sbrs	r0, 7
 c16:	fd cf       	rjmp	.-6      	; 0xc12 <MCU_to_FPGA+0x44>
		;
		PORTB  =  (1<<PB0);										//set ss/cs to High (disable)
 c18:	25 b9       	out	0x05, r18	; 5


		MISO =  (MISO << 1) | (MISO1 >> 7);						// the MISO signal is shifted one bit too far this compensates for that
 c1a:	33 0f       	add	r19, r19
 c1c:	99 1f       	adc	r25, r25
 c1e:	99 27       	eor	r25, r25
 c20:	99 1f       	adc	r25, r25
 c22:	93 2b       	or	r25, r19
		//til test
		//		char str[100] ={'\0'};
		// 		sprintf(str, "sync [%x],  shape [%x],  ampl [%x],  freq [%x],  chksum [%x],   MISO [%x],  counter = %d = %x",SYNC, shape, ampl, freq, ChkSum, MISO, counter, counter);
		// 		putsUSART0(str);
		
	}while (MISO != ChkSum);
 c24:	59 13       	cpse	r21, r25
 c26:	d9 cf       	rjmp	.-78     	; 0xbda <MCU_to_FPGA+0xc>
 c28:	08 95       	ret

00000c2a <ssd1306_command>:

	for(int i=0;i<8;i++)
	I2C_Write(pgm_read_byte(myFont[data-0x20]+i));

	I2C_Stop();    // stop transmitting
}
 c2a:	cf 93       	push	r28
 c2c:	c8 2f       	mov	r28, r24
 c2e:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <_i2c_address>
 c32:	2c dc       	rcall	.-1960   	; 0x48c <I2C_Start>
 c34:	80 e0       	ldi	r24, 0x00	; 0
 c36:	50 dc       	rcall	.-1888   	; 0x4d8 <I2C_Write>
 c38:	8c 2f       	mov	r24, r28
 c3a:	4e dc       	rcall	.-1892   	; 0x4d8 <I2C_Write>
 c3c:	64 dc       	rcall	.-1848   	; 0x506 <I2C_Stop>
 c3e:	cf 91       	pop	r28
 c40:	08 95       	ret

00000c42 <InitializeDisplay>:
 c42:	8e ea       	ldi	r24, 0xAE	; 174
 c44:	f2 df       	rcall	.-28     	; 0xc2a <ssd1306_command>
 c46:	85 ed       	ldi	r24, 0xD5	; 213
 c48:	f0 df       	rcall	.-32     	; 0xc2a <ssd1306_command>
 c4a:	80 e8       	ldi	r24, 0x80	; 128
 c4c:	ee df       	rcall	.-36     	; 0xc2a <ssd1306_command>
 c4e:	88 ea       	ldi	r24, 0xA8	; 168
 c50:	ec df       	rcall	.-40     	; 0xc2a <ssd1306_command>
 c52:	8f e3       	ldi	r24, 0x3F	; 63
 c54:	ea df       	rcall	.-44     	; 0xc2a <ssd1306_command>
 c56:	83 ed       	ldi	r24, 0xD3	; 211
 c58:	e8 df       	rcall	.-48     	; 0xc2a <ssd1306_command>
 c5a:	80 e0       	ldi	r24, 0x00	; 0
 c5c:	e6 df       	rcall	.-52     	; 0xc2a <ssd1306_command>
 c5e:	80 e4       	ldi	r24, 0x40	; 64
 c60:	e4 df       	rcall	.-56     	; 0xc2a <ssd1306_command>
 c62:	8d e8       	ldi	r24, 0x8D	; 141
 c64:	e2 df       	rcall	.-60     	; 0xc2a <ssd1306_command>
 c66:	84 e1       	ldi	r24, 0x14	; 20
 c68:	e0 df       	rcall	.-64     	; 0xc2a <ssd1306_command>
 c6a:	80 e2       	ldi	r24, 0x20	; 32
 c6c:	de df       	rcall	.-68     	; 0xc2a <ssd1306_command>
 c6e:	80 e0       	ldi	r24, 0x00	; 0
 c70:	dc df       	rcall	.-72     	; 0xc2a <ssd1306_command>
 c72:	81 ea       	ldi	r24, 0xA1	; 161
 c74:	da df       	rcall	.-76     	; 0xc2a <ssd1306_command>
 c76:	88 ec       	ldi	r24, 0xC8	; 200
 c78:	d8 df       	rcall	.-80     	; 0xc2a <ssd1306_command>
 c7a:	8a ed       	ldi	r24, 0xDA	; 218
 c7c:	d6 df       	rcall	.-84     	; 0xc2a <ssd1306_command>
 c7e:	82 e1       	ldi	r24, 0x12	; 18
 c80:	d4 df       	rcall	.-88     	; 0xc2a <ssd1306_command>
 c82:	81 e8       	ldi	r24, 0x81	; 129
 c84:	d2 df       	rcall	.-92     	; 0xc2a <ssd1306_command>
 c86:	8f ec       	ldi	r24, 0xCF	; 207
 c88:	d0 df       	rcall	.-96     	; 0xc2a <ssd1306_command>
 c8a:	89 ed       	ldi	r24, 0xD9	; 217
 c8c:	ce df       	rcall	.-100    	; 0xc2a <ssd1306_command>
 c8e:	81 ef       	ldi	r24, 0xF1	; 241
 c90:	cc df       	rcall	.-104    	; 0xc2a <ssd1306_command>
 c92:	8b ed       	ldi	r24, 0xDB	; 219
 c94:	ca df       	rcall	.-108    	; 0xc2a <ssd1306_command>
 c96:	80 e4       	ldi	r24, 0x40	; 64
 c98:	c8 df       	rcall	.-112    	; 0xc2a <ssd1306_command>
 c9a:	84 ea       	ldi	r24, 0xA4	; 164
 c9c:	c6 df       	rcall	.-116    	; 0xc2a <ssd1306_command>
 c9e:	86 ea       	ldi	r24, 0xA6	; 166
 ca0:	c4 df       	rcall	.-120    	; 0xc2a <ssd1306_command>
 ca2:	8f ea       	ldi	r24, 0xAF	; 175
 ca4:	c2 cf       	rjmp	.-124    	; 0xc2a <ssd1306_command>
 ca6:	08 95       	ret

00000ca8 <displayOn>:
 ca8:	8f ea       	ldi	r24, 0xAF	; 175
 caa:	bf cf       	rjmp	.-130    	; 0xc2a <ssd1306_command>
 cac:	08 95       	ret

00000cae <displayOff>:
 cae:	8e ea       	ldi	r24, 0xAE	; 174
 cb0:	bc cf       	rjmp	.-136    	; 0xc2a <ssd1306_command>
 cb2:	08 95       	ret

00000cb4 <SendChar>:
 cb4:	cf 93       	push	r28
 cb6:	c8 2f       	mov	r28, r24
 cb8:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <_i2c_address>
 cbc:	e7 db       	rcall	.-2098   	; 0x48c <I2C_Start>
 cbe:	80 e4       	ldi	r24, 0x40	; 64
 cc0:	0b dc       	rcall	.-2026   	; 0x4d8 <I2C_Write>
 cc2:	8c 2f       	mov	r24, r28
 cc4:	09 dc       	rcall	.-2030   	; 0x4d8 <I2C_Write>
 cc6:	1f dc       	rcall	.-1986   	; 0x506 <I2C_Stop>
 cc8:	cf 91       	pop	r28
 cca:	08 95       	ret

00000ccc <setXY>:
 ccc:	cf 93       	push	r28
 cce:	c6 2f       	mov	r28, r22
 cd0:	80 55       	subi	r24, 0x50	; 80
 cd2:	ab df       	rcall	.-170    	; 0xc2a <ssd1306_command>
 cd4:	8c 2f       	mov	r24, r28
 cd6:	88 0f       	add	r24, r24
 cd8:	88 0f       	add	r24, r24
 cda:	88 0f       	add	r24, r24
 cdc:	88 70       	andi	r24, 0x08	; 8
 cde:	a5 df       	rcall	.-182    	; 0xc2a <ssd1306_command>
 ce0:	8c 2f       	mov	r24, r28
 ce2:	90 e0       	ldi	r25, 0x00	; 0
 ce4:	96 95       	lsr	r25
 ce6:	87 95       	ror	r24
 ce8:	8f 70       	andi	r24, 0x0F	; 15
 cea:	80 5f       	subi	r24, 0xF0	; 240
 cec:	9e df       	rcall	.-196    	; 0xc2a <ssd1306_command>
 cee:	cf 91       	pop	r28
 cf0:	08 95       	ret

00000cf2 <clear_display>:
 cf2:	cf 93       	push	r28
 cf4:	df 93       	push	r29
 cf6:	d0 e0       	ldi	r29, 0x00	; 0
 cf8:	60 e0       	ldi	r22, 0x00	; 0
 cfa:	8d 2f       	mov	r24, r29
 cfc:	e7 df       	rcall	.-50     	; 0xccc <setXY>
 cfe:	c0 e0       	ldi	r28, 0x00	; 0
 d00:	80 e0       	ldi	r24, 0x00	; 0
 d02:	d8 df       	rcall	.-80     	; 0xcb4 <SendChar>
 d04:	cf 5f       	subi	r28, 0xFF	; 255
 d06:	c0 38       	cpi	r28, 0x80	; 128
 d08:	d9 f7       	brne	.-10     	; 0xd00 <clear_display+0xe>
 d0a:	df 5f       	subi	r29, 0xFF	; 255
 d0c:	d8 30       	cpi	r29, 0x08	; 8
 d0e:	a1 f7       	brne	.-24     	; 0xcf8 <clear_display+0x6>
 d10:	df 91       	pop	r29
 d12:	cf 91       	pop	r28
 d14:	08 95       	ret

00000d16 <reset_display>:
 d16:	cb df       	rcall	.-106    	; 0xcae <displayOff>
 d18:	ec df       	rcall	.-40     	; 0xcf2 <clear_display>
 d1a:	c6 cf       	rjmp	.-116    	; 0xca8 <displayOn>
 d1c:	08 95       	ret

00000d1e <sendStr>:


//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
 d1e:	0f 93       	push	r16
 d20:	1f 93       	push	r17
 d22:	cf 93       	push	r28
 d24:	df 93       	push	r29
 d26:	8c 01       	movw	r16, r24
	unsigned char i=0;
	while(*string)
 d28:	dc 01       	movw	r26, r24
 d2a:	8c 91       	ld	r24, X
 d2c:	81 11       	cpse	r24, r1
 d2e:	1a c0       	rjmp	.+52     	; 0xd64 <sendStr+0x46>
 d30:	1c c0       	rjmp	.+56     	; 0xd6a <sendStr+0x4c>
	{
		for(i=0;i<8;i++)
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
 d32:	d8 01       	movw	r26, r16
 d34:	ec 91       	ld	r30, X
 d36:	f0 e0       	ldi	r31, 0x00	; 0
 d38:	ee 0f       	add	r30, r30
 d3a:	ff 1f       	adc	r31, r31
 d3c:	ee 0f       	add	r30, r30
 d3e:	ff 1f       	adc	r31, r31
 d40:	ee 0f       	add	r30, r30
 d42:	ff 1f       	adc	r31, r31
 d44:	ec 51       	subi	r30, 0x1C	; 28
 d46:	f0 40       	sbci	r31, 0x00	; 0
 d48:	ec 0f       	add	r30, r28
 d4a:	fd 1f       	adc	r31, r29
 d4c:	84 91       	lpm	r24, Z
 d4e:	b2 df       	rcall	.-156    	; 0xcb4 <SendChar>
 d50:	21 96       	adiw	r28, 0x01	; 1
void sendStr(char *string)
{
	unsigned char i=0;
	while(*string)
	{
		for(i=0;i<8;i++)
 d52:	c8 30       	cpi	r28, 0x08	; 8
 d54:	d1 05       	cpc	r29, r1
 d56:	69 f7       	brne	.-38     	; 0xd32 <sendStr+0x14>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
		}
		string++;
 d58:	0f 5f       	subi	r16, 0xFF	; 255
 d5a:	1f 4f       	sbci	r17, 0xFF	; 255
//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
	unsigned char i=0;
	while(*string)
 d5c:	f8 01       	movw	r30, r16
 d5e:	80 81       	ld	r24, Z
 d60:	88 23       	and	r24, r24
 d62:	19 f0       	breq	.+6      	; 0xd6a <sendStr+0x4c>


//==========================================================//
/** Prints a string regardless the cursor position.*/
void sendStr(char *string)
{
 d64:	c0 e0       	ldi	r28, 0x00	; 0
 d66:	d0 e0       	ldi	r29, 0x00	; 0
 d68:	e4 cf       	rjmp	.-56     	; 0xd32 <sendStr+0x14>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));   //look up ascii chars (no danish) defined in data.h
		}
		string++;
	}
}
 d6a:	df 91       	pop	r29
 d6c:	cf 91       	pop	r28
 d6e:	1f 91       	pop	r17
 d70:	0f 91       	pop	r16
 d72:	08 95       	ret

00000d74 <sendStrXY>:

//==========================================================//
/** Prints a string in coordinates X Y, being multiples of 8.
* This means we have 16 COLS (0-15) and 8 ROWS (0-7).*/
void sendStrXY( char *string, int X, int Y)
{
 d74:	ff 92       	push	r15
 d76:	0f 93       	push	r16
 d78:	1f 93       	push	r17
 d7a:	cf 93       	push	r28
 d7c:	df 93       	push	r29
 d7e:	ec 01       	movw	r28, r24
 d80:	86 2f       	mov	r24, r22
	setXY(X,Y);
 d82:	f6 2e       	mov	r15, r22
 d84:	64 2f       	mov	r22, r20
 d86:	a2 df       	rcall	.-188    	; 0xccc <setXY>
	unsigned char i=0;
	while(*string)
 d88:	98 81       	ld	r25, Y
 d8a:	99 23       	and	r25, r25
 d8c:	31 f1       	breq	.+76     	; 0xdda <sendStrXY+0x66>
	{    if (*string=='\n'){
		setXY(X+1,0);
 d8e:	f3 94       	inc	r15
void sendStrXY( char *string, int X, int Y)
{
	setXY(X,Y);
	unsigned char i=0;
	while(*string)
	{    if (*string=='\n'){
 d90:	9a 30       	cpi	r25, 0x0A	; 10
 d92:	39 f4       	brne	.+14     	; 0xda2 <sendStrXY+0x2e>
		setXY(X+1,0);
 d94:	60 e0       	ldi	r22, 0x00	; 0
 d96:	8f 2d       	mov	r24, r15
 d98:	99 df       	rcall	.-206    	; 0xccc <setXY>
		string++;
 d9a:	8e 01       	movw	r16, r28
 d9c:	0f 5f       	subi	r16, 0xFF	; 255
 d9e:	1f 4f       	sbci	r17, 0xFF	; 255
 da0:	01 c0       	rjmp	.+2      	; 0xda4 <sendStrXY+0x30>
 da2:	8e 01       	movw	r16, r28
 da4:	c0 e0       	ldi	r28, 0x00	; 0
 da6:	d0 e0       	ldi	r29, 0x00	; 0
		}
		for(i=0;i<8;i++)
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
 da8:	d8 01       	movw	r26, r16
 daa:	ec 91       	ld	r30, X
 dac:	f0 e0       	ldi	r31, 0x00	; 0
 dae:	ee 0f       	add	r30, r30
 db0:	ff 1f       	adc	r31, r31
 db2:	ee 0f       	add	r30, r30
 db4:	ff 1f       	adc	r31, r31
 db6:	ee 0f       	add	r30, r30
 db8:	ff 1f       	adc	r31, r31
 dba:	ec 51       	subi	r30, 0x1C	; 28
 dbc:	f0 40       	sbci	r31, 0x00	; 0
 dbe:	ec 0f       	add	r30, r28
 dc0:	fd 1f       	adc	r31, r29
 dc2:	84 91       	lpm	r24, Z
 dc4:	77 df       	rcall	.-274    	; 0xcb4 <SendChar>
 dc6:	21 96       	adiw	r28, 0x01	; 1
	while(*string)
	{    if (*string=='\n'){
		setXY(X+1,0);
		string++;
		}
		for(i=0;i<8;i++)
 dc8:	c8 30       	cpi	r28, 0x08	; 8
 dca:	d1 05       	cpc	r29, r1
 dcc:	69 f7       	brne	.-38     	; 0xda8 <sendStrXY+0x34>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
		}
		string++;
 dce:	e8 01       	movw	r28, r16
 dd0:	21 96       	adiw	r28, 0x01	; 1
* This means we have 16 COLS (0-15) and 8 ROWS (0-7).*/
void sendStrXY( char *string, int X, int Y)
{
	setXY(X,Y);
	unsigned char i=0;
	while(*string)
 dd2:	f8 01       	movw	r30, r16
 dd4:	91 81       	ldd	r25, Z+1	; 0x01
 dd6:	91 11       	cpse	r25, r1
 dd8:	db cf       	rjmp	.-74     	; 0xd90 <sendStrXY+0x1c>
		{
			SendChar(pgm_read_byte(myFont[*string-0x20]+i));
		}
		string++;
	}
}
 dda:	df 91       	pop	r29
 ddc:	cf 91       	pop	r28
 dde:	1f 91       	pop	r17
 de0:	0f 91       	pop	r16
 de2:	ff 90       	pop	r15
 de4:	08 95       	ret

00000de6 <uart_Init>:
			ptr--;
		}
		else ptr++;
	}
	*ptr = '\0';
}
 de6:	22 e0       	ldi	r18, 0x02	; 2
 de8:	20 93 c8 00 	sts	0x00C8, r18	; 0x8000c8 <__TEXT_REGION_LENGTH__+0x7000c8>
 dec:	e9 ec       	ldi	r30, 0xC9	; 201
 dee:	f0 e0       	ldi	r31, 0x00	; 0
 df0:	20 81       	ld	r18, Z
 df2:	28 69       	ori	r18, 0x98	; 152
 df4:	20 83       	st	Z, r18
 df6:	ea ec       	ldi	r30, 0xCA	; 202
 df8:	f0 e0       	ldi	r31, 0x00	; 0
 dfa:	20 81       	ld	r18, Z
 dfc:	26 60       	ori	r18, 0x06	; 6
 dfe:	20 83       	st	Z, r18
 e00:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7000cd>
 e04:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7000cc>
 e08:	08 95       	ret

00000e0a <uart0_Init>:
 e0a:	22 e0       	ldi	r18, 0x02	; 2
 e0c:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
 e10:	e1 ec       	ldi	r30, 0xC1	; 193
 e12:	f0 e0       	ldi	r31, 0x00	; 0
 e14:	20 81       	ld	r18, Z
 e16:	28 61       	ori	r18, 0x18	; 24
 e18:	20 83       	st	Z, r18
 e1a:	e2 ec       	ldi	r30, 0xC2	; 194
 e1c:	f0 e0       	ldi	r31, 0x00	; 0
 e1e:	20 81       	ld	r18, Z
 e20:	26 60       	ori	r18, 0x06	; 6
 e22:	20 83       	st	Z, r18
 e24:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
 e28:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
 e2c:	08 95       	ret

00000e2e <putchUSART1>:
 e2e:	e8 ec       	ldi	r30, 0xC8	; 200
 e30:	f0 e0       	ldi	r31, 0x00	; 0
 e32:	90 81       	ld	r25, Z
 e34:	95 ff       	sbrs	r25, 5
 e36:	fd cf       	rjmp	.-6      	; 0xe32 <putchUSART1+0x4>
 e38:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7000ce>
 e3c:	08 95       	ret

00000e3e <putsUSART1>:

void putsUSART1(char *ptr, int length){
 e3e:	ef 92       	push	r14
 e40:	ff 92       	push	r15
 e42:	0f 93       	push	r16
 e44:	1f 93       	push	r17
 e46:	cf 93       	push	r28
 e48:	df 93       	push	r29
 e4a:	8c 01       	movw	r16, r24
 e4c:	7b 01       	movw	r14, r22
	int i = 0;
	while((i <= length)){
 e4e:	77 23       	and	r23, r23
 e50:	54 f0       	brlt	.+20     	; 0xe66 <putsUSART1+0x28>
 e52:	c0 e0       	ldi	r28, 0x00	; 0
 e54:	d0 e0       	ldi	r29, 0x00	; 0
		putchUSART1(*ptr);
 e56:	f8 01       	movw	r30, r16
 e58:	81 91       	ld	r24, Z+
 e5a:	8f 01       	movw	r16, r30
 e5c:	e8 df       	rcall	.-48     	; 0xe2e <putchUSART1>
		ptr++;
		i++;
 e5e:	21 96       	adiw	r28, 0x01	; 1
	*ptr = '\0';
}

void putsUSART1(char *ptr, int length){
	int i = 0;
	while((i <= length)){
 e60:	ec 16       	cp	r14, r28
 e62:	fd 06       	cpc	r15, r29
 e64:	c4 f7       	brge	.-16     	; 0xe56 <putsUSART1+0x18>
		putchUSART1(*ptr);
		ptr++;
		i++;
	}
}
 e66:	df 91       	pop	r29
 e68:	cf 91       	pop	r28
 e6a:	1f 91       	pop	r17
 e6c:	0f 91       	pop	r16
 e6e:	ff 90       	pop	r15
 e70:	ef 90       	pop	r14
 e72:	08 95       	ret

00000e74 <__udivmodqi4>:
 e74:	99 1b       	sub	r25, r25
 e76:	79 e0       	ldi	r23, 0x09	; 9
 e78:	04 c0       	rjmp	.+8      	; 0xe82 <__udivmodqi4_ep>

00000e7a <__udivmodqi4_loop>:
 e7a:	99 1f       	adc	r25, r25
 e7c:	96 17       	cp	r25, r22
 e7e:	08 f0       	brcs	.+2      	; 0xe82 <__udivmodqi4_ep>
 e80:	96 1b       	sub	r25, r22

00000e82 <__udivmodqi4_ep>:
 e82:	88 1f       	adc	r24, r24
 e84:	7a 95       	dec	r23
 e86:	c9 f7       	brne	.-14     	; 0xe7a <__udivmodqi4_loop>
 e88:	80 95       	com	r24
 e8a:	08 95       	ret

00000e8c <__udivmodsi4>:
 e8c:	a1 e2       	ldi	r26, 0x21	; 33
 e8e:	1a 2e       	mov	r1, r26
 e90:	aa 1b       	sub	r26, r26
 e92:	bb 1b       	sub	r27, r27
 e94:	fd 01       	movw	r30, r26
 e96:	0d c0       	rjmp	.+26     	; 0xeb2 <__udivmodsi4_ep>

00000e98 <__udivmodsi4_loop>:
 e98:	aa 1f       	adc	r26, r26
 e9a:	bb 1f       	adc	r27, r27
 e9c:	ee 1f       	adc	r30, r30
 e9e:	ff 1f       	adc	r31, r31
 ea0:	a2 17       	cp	r26, r18
 ea2:	b3 07       	cpc	r27, r19
 ea4:	e4 07       	cpc	r30, r20
 ea6:	f5 07       	cpc	r31, r21
 ea8:	20 f0       	brcs	.+8      	; 0xeb2 <__udivmodsi4_ep>
 eaa:	a2 1b       	sub	r26, r18
 eac:	b3 0b       	sbc	r27, r19
 eae:	e4 0b       	sbc	r30, r20
 eb0:	f5 0b       	sbc	r31, r21

00000eb2 <__udivmodsi4_ep>:
 eb2:	66 1f       	adc	r22, r22
 eb4:	77 1f       	adc	r23, r23
 eb6:	88 1f       	adc	r24, r24
 eb8:	99 1f       	adc	r25, r25
 eba:	1a 94       	dec	r1
 ebc:	69 f7       	brne	.-38     	; 0xe98 <__udivmodsi4_loop>
 ebe:	60 95       	com	r22
 ec0:	70 95       	com	r23
 ec2:	80 95       	com	r24
 ec4:	90 95       	com	r25
 ec6:	9b 01       	movw	r18, r22
 ec8:	ac 01       	movw	r20, r24
 eca:	bd 01       	movw	r22, r26
 ecc:	cf 01       	movw	r24, r30
 ece:	08 95       	ret

00000ed0 <__itoa_ncheck>:
 ed0:	bb 27       	eor	r27, r27
 ed2:	4a 30       	cpi	r20, 0x0A	; 10
 ed4:	31 f4       	brne	.+12     	; 0xee2 <__itoa_ncheck+0x12>
 ed6:	99 23       	and	r25, r25
 ed8:	22 f4       	brpl	.+8      	; 0xee2 <__itoa_ncheck+0x12>
 eda:	bd e2       	ldi	r27, 0x2D	; 45
 edc:	90 95       	com	r25
 ede:	81 95       	neg	r24
 ee0:	9f 4f       	sbci	r25, 0xFF	; 255
 ee2:	01 c0       	rjmp	.+2      	; 0xee6 <__utoa_common>

00000ee4 <__utoa_ncheck>:
 ee4:	bb 27       	eor	r27, r27

00000ee6 <__utoa_common>:
 ee6:	fb 01       	movw	r30, r22
 ee8:	55 27       	eor	r21, r21
 eea:	aa 27       	eor	r26, r26
 eec:	88 0f       	add	r24, r24
 eee:	99 1f       	adc	r25, r25
 ef0:	aa 1f       	adc	r26, r26
 ef2:	a4 17       	cp	r26, r20
 ef4:	10 f0       	brcs	.+4      	; 0xefa <__utoa_common+0x14>
 ef6:	a4 1b       	sub	r26, r20
 ef8:	83 95       	inc	r24
 efa:	50 51       	subi	r21, 0x10	; 16
 efc:	b9 f7       	brne	.-18     	; 0xeec <__utoa_common+0x6>
 efe:	a0 5d       	subi	r26, 0xD0	; 208
 f00:	aa 33       	cpi	r26, 0x3A	; 58
 f02:	08 f0       	brcs	.+2      	; 0xf06 <__utoa_common+0x20>
 f04:	a9 5d       	subi	r26, 0xD9	; 217
 f06:	a1 93       	st	Z+, r26
 f08:	00 97       	sbiw	r24, 0x00	; 0
 f0a:	79 f7       	brne	.-34     	; 0xeea <__utoa_common+0x4>
 f0c:	b1 11       	cpse	r27, r1
 f0e:	b1 93       	st	Z+, r27
 f10:	11 92       	st	Z+, r1
 f12:	cb 01       	movw	r24, r22
 f14:	00 c0       	rjmp	.+0      	; 0xf16 <strrev>

00000f16 <strrev>:
 f16:	dc 01       	movw	r26, r24
 f18:	fc 01       	movw	r30, r24
 f1a:	67 2f       	mov	r22, r23
 f1c:	71 91       	ld	r23, Z+
 f1e:	77 23       	and	r23, r23
 f20:	e1 f7       	brne	.-8      	; 0xf1a <strrev+0x4>
 f22:	32 97       	sbiw	r30, 0x02	; 2
 f24:	04 c0       	rjmp	.+8      	; 0xf2e <strrev+0x18>
 f26:	7c 91       	ld	r23, X
 f28:	6d 93       	st	X+, r22
 f2a:	70 83       	st	Z, r23
 f2c:	62 91       	ld	r22, -Z
 f2e:	ae 17       	cp	r26, r30
 f30:	bf 07       	cpc	r27, r31
 f32:	c8 f3       	brcs	.-14     	; 0xf26 <strrev+0x10>
 f34:	08 95       	ret

00000f36 <_exit>:
 f36:	f8 94       	cli

00000f38 <__stop_program>:
 f38:	ff cf       	rjmp	.-2      	; 0xf38 <__stop_program>
