{
  "Top": "mabonsoc",
  "RtlTop": "mabonsoc",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -use_netlist=top",
      "config_export -version=1.1.1",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "Out": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["Out_r"]
      }
    },
    "reward": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["reward"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "48",
    "Latency": "51",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mabonsoc",
    "Version": "1.0",
    "DisplayName": "Mabonsoc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/mabonsoc.cpp"],
    "Vhdl": [
      "impl\/vhdl\/log_28_15_s.vhd",
      "impl\/vhdl\/log_28_15_s_log_abkb.vhd",
      "impl\/vhdl\/log_28_15_s_log_acud.vhd",
      "impl\/vhdl\/log_28_15_s_log_adEe.vhd",
      "impl\/vhdl\/mabonsoc_BUS_A_s_axi.vhd",
      "impl\/vhdl\/mabonsoc_mac_mulseOg.vhd",
      "impl\/vhdl\/mabonsoc_mux_164_fYi.vhd",
      "impl\/vhdl\/mabonsoc_mux_164_ibs.vhd",
      "impl\/vhdl\/mabonsoc_sdiv_32ng8j.vhd",
      "impl\/vhdl\/mabonsoc_udiv_18nhbi.vhd",
      "impl\/vhdl\/sqrt_fixed_28_15_s.vhd",
      "impl\/vhdl\/mabonsoc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/log_28_15_s.v",
      "impl\/verilog\/log_28_15_s_log_abkb.v",
      "impl\/verilog\/log_28_15_s_log_abkb_rom.dat",
      "impl\/verilog\/log_28_15_s_log_acud.v",
      "impl\/verilog\/log_28_15_s_log_acud_rom.dat",
      "impl\/verilog\/log_28_15_s_log_adEe.v",
      "impl\/verilog\/log_28_15_s_log_adEe_rom.dat",
      "impl\/verilog\/mabonsoc_BUS_A_s_axi.v",
      "impl\/verilog\/mabonsoc_mac_mulseOg.v",
      "impl\/verilog\/mabonsoc_mux_164_fYi.v",
      "impl\/verilog\/mabonsoc_mux_164_ibs.v",
      "impl\/verilog\/mabonsoc_sdiv_32ng8j.v",
      "impl\/verilog\/mabonsoc_udiv_18nhbi.v",
      "impl\/verilog\/sqrt_fixed_28_15_s.v",
      "impl\/verilog\/mabonsoc.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mabonsoc_v1_0\/data\/mabonsoc.mdd",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/data\/mabonsoc.tcl",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/xmabonsoc.c",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/xmabonsoc.h",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/xmabonsoc_hw.h",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/xmabonsoc_linux.c",
      "impl\/misc\/drivers\/mabonsoc_v1_0\/src\/xmabonsoc_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/animesh21131\/mabonSOC\/solution1\/.autopilot\/db\/mabonsoc.design.xml",
    "DebugDir": "C:\/Users\/animesh21131\/mabonSOC\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/animesh21131\/mabonSOC\/solution1\/.debug\/mabonsoc.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_BUS_A",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "BUS_A",
      "bundle_role": "interrupt"
    },
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_BUS_A",
      "param_prefix": "C_S_AXI_BUS_A",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Out_r",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of Out_r",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Out_r",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Out_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "Out_r_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of Out_r",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Out_r_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Out_r_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "reward",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of reward",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reward",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of reward"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mabonsoc",
      "Instances": [
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1153"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1158"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1163"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1168"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1173"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1178"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1183"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1188"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1193"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1198"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1203"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1208"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1213"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1218"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1223"
        },
        {
          "ModuleName": "sqrt_fixed_28_15_s",
          "InstanceName": "grp_sqrt_fixed_28_15_s_fu_1228"
        },
        {
          "ModuleName": "log_28_15_s",
          "InstanceName": "grp_log_28_15_s_fu_1233"
        }
      ]
    },
    "Info": {
      "log_28_15_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_28_15_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mabonsoc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "log_28_15_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.515"
        },
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "4",
          "FF": "639",
          "LUT": "1042",
          "URAM": "0"
        }
      },
      "sqrt_fixed_28_15_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.565"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1315",
          "LUT": "3649",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "mabonsoc": {
        "Latency": {
          "LatencyBest": "51",
          "LatencyAvg": "51",
          "LatencyWorst": "51",
          "PipelineII": "48",
          "PipelineDepth": "52",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "4",
          "FF": "74546",
          "LUT": "103630",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mabonsoc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-19 15:59:11 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
