

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sat Mar 23 12:45:54 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.26|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|   11|   11| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 11, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:71]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %._crit_edge157_ifconv, label %0" [correlator.cpp:77]

 <State 2> : 0.00ns
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:114]

 <State 3> : 1.15ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%phaseClass_V_load = load i4* @phaseClass_V, align 1" [correlator.cpp:95]
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue { i32, i1 } %empty, 0"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i32 %p_Val2_s to i16" [correlator.cpp:88]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i16 %p_Val2_4, i16* @unScalled_V, align 2" [correlator.cpp:88]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_4, i5 0)" [correlator.cpp:89]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "store i21 %p_0, i21* @newVal_V, align 4" [correlator.cpp:89]
ST_3 : Operation 28 [1/1] (1.15ns)   --->   "call fastcc void @shiftPhaseClass(i21 %p_0, i4 %phaseClass_V_load)" [correlator.cpp:95]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 2.38ns
ST_4 : Operation 29 [10/10] (1.63ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (1.32ns)   --->   "%tmp_6 = add i4 1, %phaseClass_V_load" [correlator.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.06ns)   --->   "store i4 %tmp_6, i4* @phaseClass_V, align 1" [correlator.cpp:101]

 <State 5> : 4.26ns
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge156" [correlator.cpp:79]
ST_5 : Operation 34 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:80]
ST_5 : Operation 35 [1/1] (1.06ns)   --->   "store i4 0, i4* @phaseClass_V, align 1" [correlator.cpp:81]
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:82]
ST_5 : Operation 37 [9/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 4.26ns
ST_6 : Operation 38 [8/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 4.26ns
ST_7 : Operation 39 [7/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 4.26ns
ST_8 : Operation 40 [6/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 4.26ns
ST_9 : Operation 41 [5/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 4.26ns
ST_10 : Operation 42 [4/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 4.26ns
ST_11 : Operation 43 [3/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 4.26ns
ST_12 : Operation 44 [2/10] (4.25ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 3.35ns
ST_13 : Operation 45 [1/10] (3.34ns)   --->   "%p_Val2_2 = call fastcc i32 @correlator(i4 %phaseClass_V_load)" [correlator.cpp:96]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%ret_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_2, i32 10, i32 31)" [correlator.cpp:105]
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i32 %p_Val2_2 to i10" [correlator.cpp:105]

 <State 14> : 2.44ns
ST_14 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)" [correlator.cpp:105]
ST_14 : Operation 49 [1/1] (1.29ns)   --->   "%tmp_s = icmp eq i10 %tmp_192, 0" [correlator.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 50 [1/1] (1.59ns)   --->   "%ret_V_1 = add i22 1, %ret_V" [correlator.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = select i1 %tmp_s, i22 %ret_V, i22 %ret_V_1" [correlator.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 52 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp, i22 %p_s, i22 %ret_V" [correlator.cpp:105]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%o_data_data_V_tmp = sext i22 %p_1 to i32" [correlator.cpp:105]
ST_14 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:105]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 15> : 2.85ns
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !95"
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !99"
ST_15 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !103"
ST_15 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !107"
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !111"
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind"
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:16]
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:17]
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [correlator.cpp:18]
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [correlator.cpp:20]
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:44]
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:47]
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:54]
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:59]
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:62]
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:65]
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind" [correlator.cpp:71]
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge156" [correlator.cpp:83]
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "br label %._crit_edge155" [correlator.cpp:84]
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%loadCount_V_load = load i32* @loadCount_V, align 4" [correlator.cpp:99]
ST_15 : Operation 75 [1/1] (1.78ns)   --->   "%tmp_4 = add i32 1, %loadCount_V_load" [correlator.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (1.06ns)   --->   "store i32 %tmp_4, i32* @loadCount_V, align 4" [correlator.cpp:99]
ST_15 : Operation 77 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)" [correlator.cpp:105]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge155" [correlator.cpp:116]
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:119]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.15ns
The critical path consists of the following:
	'load' operation ('phaseClass_V_load', correlator.cpp:95) on static variable 'phaseClass_V' [286]  (0 ns)
	'call' operation (correlator.cpp:95) to 'shiftPhaseClass' [305]  (1.15 ns)

 <State 4>: 2.38ns
The critical path consists of the following:
	'add' operation ('tmp_6', correlator.cpp:103) [310]  (1.32 ns)
	'store' operation (correlator.cpp:101) of variable 'tmp_6', correlator.cpp:103 on static variable 'phaseClass_V' [311]  (1.06 ns)

 <State 5>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 6>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 7>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 8>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 9>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 10>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 11>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 12>: 4.26ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (4.26 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'call' operation ('__Val2__', correlator.cpp:96) to 'correlator' [306]  (3.35 ns)

 <State 14>: 2.44ns
The critical path consists of the following:
	'add' operation ('ret.V', correlator.cpp:105) [316]  (1.6 ns)
	'select' operation ('p_s', correlator.cpp:105) [317]  (0 ns)
	'select' operation ('p_1', correlator.cpp:105) [318]  (0.84 ns)

 <State 15>: 2.85ns
The critical path consists of the following:
	'load' operation ('loadCount_V_load', correlator.cpp:99) on static variable 'loadCount_V' [307]  (0 ns)
	'add' operation ('tmp_4', correlator.cpp:99) [308]  (1.78 ns)
	'store' operation (correlator.cpp:99) of variable 'tmp_4', correlator.cpp:99 on static variable 'loadCount_V' [309]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
