$date November 08, 2025 08:02:42
$end
$version DSim 2025.1
$end
$timescale 1 ns $end
$scope module $pkgs $end
$scope module std $end
$scope function randomize $end
$upscope $end
$upscope $end
$scope module uvm_pkg $end
$scope function m__uvm_report_dpi $end
$var reg 32 Q line[31:0] $end
$var reg 32 O severity[31:0] $end
$var reg 32 P verbosity[31:0] $end
$upscope $end
$scope function m_uvm_string_queue_join $end
$upscope $end
$scope task run_test $end
$upscope $end
$scope function uvm_bitstream_to_string $end
$var reg 4096 ? _t[4095:0] $end
$var reg 32 > radix[31:0] $end
$var reg 32 = size[31:0] $end
$var reg 4096 < value[4095:0] $end
$upscope $end
$scope function uvm_create_random_seed $end
$var reg 32 7 uvm_create_random_seed[31:0] $end
$upscope $end
$scope function uvm_dpi_get_next_arg $end
$var reg 32 , init[31:0] $end
$upscope $end
$scope function uvm_dpi_get_next_arg_c $end
$var reg 32 + init[31:0] $end
$upscope $end
$scope function uvm_dpi_get_tool_name $end
$upscope $end
$scope function uvm_dpi_get_tool_name_c $end
$upscope $end
$scope function uvm_dpi_get_tool_version $end
$upscope $end
$scope function uvm_dpi_get_tool_version_c $end
$upscope $end
$scope function uvm_dpi_regcomp $end
$upscope $end
$scope function uvm_dpi_regexec $end
$var reg 32 - uvm_dpi_regexec[31:0] $end
$upscope $end
$scope function uvm_dpi_regfree $end
$upscope $end
$scope function uvm_get_array_index_int $end
$var reg 32 F i[31:0] $end
$var reg 1 D is_wildcard $end
$var reg 32 E uvm_get_array_index_int[31:0] $end
$upscope $end
$scope function uvm_glob_to_re $end
$upscope $end
$scope function uvm_hdl_check_path $end
$var reg 32 " uvm_hdl_check_path[31:0] $end
$upscope $end
$scope function uvm_hdl_concat2string $end
$upscope $end
$scope function uvm_hdl_deposit $end
$var reg 32 $ uvm_hdl_deposit[31:0] $end
$var reg 1024 # value[1023:0] $end
$upscope $end
$scope function uvm_hdl_force $end
$var reg 32 & uvm_hdl_force[31:0] $end
$var reg 1024 % value[1023:0] $end
$upscope $end
$scope function uvm_hdl_read $end
$var reg 32 * uvm_hdl_read[31:0] $end
$var reg 1024 ) value[1023:0] $end
$upscope $end
$scope function uvm_hdl_release_and_read $end
$var reg 32 ( uvm_hdl_release_and_read[31:0] $end
$var reg 1024 ' value[1023:0] $end
$upscope $end
$scope function uvm_instance_scope $end
$var reg 8 0 c[7:0] $end
$var reg 32 1 pos[31:0] $end
$upscope $end
$scope function uvm_integral_to_string $end
$var reg 64 C _t[63:0] $end
$var reg 32 B radix[31:0] $end
$var reg 32 A size[31:0] $end
$var reg 64 @ value[63:0] $end
$upscope $end
$scope function uvm_is_array $end
$var reg 1 G uvm_is_array $end
$upscope $end
$scope function uvm_is_match $end
$var reg 1 ` uvm_is_match $end
$upscope $end
$scope function uvm_leaf_scope $end
$var reg 32 ; bmatches[31:0] $end
$var reg 8 9 bracket_match[7:0] $end
$var reg 32 : pos[31:0] $end
$var reg 8 8 scope_separator[7:0] $end
$upscope $end
$scope function uvm_object_value_str $end
$upscope $end
$scope function uvm_oneway_hash $end
$var reg 32 6 crc1[31:0] $end
$var reg 8 5 current_byte[7:0] $end
$var reg 1 4 msb $end
$var reg 32 2 seed[31:0] $end
$var reg 32 3 uvm_oneway_hash[31:0] $end
$upscope $end
$scope function uvm_re_match $end
$var reg 32 . uvm_re_match[31:0] $end
$upscope $end
$scope function uvm_report $end
$var reg 32 M line[31:0] $end
$var reg 1 N report_enabled_checked $end
$var reg 2 K severity[1:0] $end
$var reg 32 L verbosity[31:0] $end
$upscope $end
$scope function uvm_report_enabled $end
$var reg 2 I severity[1:0] $end
$var reg 32 J uvm_report_enabled[31:0] $end
$var reg 32 H verbosity[31:0] $end
$upscope $end
$scope function uvm_report_error $end
$var reg 32 Y line[31:0] $end
$var reg 1 Z report_enabled_checked $end
$var reg 32 X verbosity[31:0] $end
$upscope $end
$scope function uvm_report_fatal $end
$var reg 32 \ line[31:0] $end
$var reg 1 ] report_enabled_checked $end
$var reg 32 [ verbosity[31:0] $end
$upscope $end
$scope function uvm_report_info $end
$var reg 32 S line[31:0] $end
$var reg 1 T report_enabled_checked $end
$var reg 32 R verbosity[31:0] $end
$upscope $end
$scope function uvm_report_warning $end
$var reg 32 V line[31:0] $end
$var reg 1 W report_enabled_checked $end
$var reg 32 U verbosity[31:0] $end
$upscope $end
$scope function uvm_revision_string $end
$upscope $end
$scope function uvm_split_string $end
$upscope $end
$scope function uvm_string_to_action $end
$upscope $end
$scope function uvm_string_to_bits $end
$var reg 115200 a uvm_string_to_bits[115199:0] $end
$upscope $end
$scope function uvm_string_to_severity $end
$var reg 2 ^ sev[1:0] $end
$var reg 1 _ uvm_string_to_severity $end
$upscope $end
$scope task uvm_wait_for_nba_region $end
$var reg 32 b nba[31:0] $end
$var reg 32 c next_nba[31:0] $end
$upscope $end
$var reg 32 d UVM_UNBOUNDED_CONNECTIONS[31:0] $end
$var reg 32 / uvm_global_random_seed[31:0] $end
$upscope $end
$upscope $end
$scope module $unit $end
$scope function getenv $end
$upscope $end
$upscope $end
$scope module branch_unit $end
$var wire 1 e eq $end
$var wire 1 e eq_w $end
$var wire 1 k lt $end
$var wire 32 h op1[31:0] $end
$var wire 32 i op2[31:0] $end
$var wire 1 j sig $end
$var wire 1 f sig_lt_w $end
$var wire 1 g usig_lt_w $end
$upscope $end
$scope module top $end
$scope module anu_inf $end
$var reg 1 "X clk $end
$var reg 32 "[ data_in[31:0] $end
$var reg 32 "^ data_out[31:0] $end
$var reg 32 "Z instr[31:0] $end
$var reg 2 "` mem_access_mode[1:0] $end
$var reg 32 "_ mem_addr[31:0] $end
$var reg 32 "] pc_o[31:0] $end
$var reg 1 "\ rst_n $end
$var reg 1 "Y stall $end
$upscope $end
$scope module c1 $end
$scope module alu_inst $end
$var wire 32 #: SR_signed[31:0] $end
$var wire 32 #; SR_unsigned[31:0] $end
$var wire 1 "s f7 $end
$var reg 32 "z out[31:0] $end
$var wire 3 "q uop[2:0] $end
$upscope $end
$scope module ext32 $end
$scope module sE16 $end
$var wire 16 #A data_in[15:0] $end
$upscope $end
$scope module sE8 $end
$var wire 8 #@ data_in[7:0] $end
$upscope $end
$scope module zE16 $end
$var wire 16 #A data_in[15:0] $end
$upscope $end
$scope module zE8 $end
$var wire 8 #@ data_in[7:0] $end
$upscope $end
$var reg 32 "y data_out[31:0] $end
$var wire 32 #? s_extend16_w[31:0] $end
$var wire 32 #> s_extend8_w[31:0] $end
$var wire 32 #= z_extend16_w[31:0] $end
$var wire 32 #< z_extend8_w[31:0] $end
$upscope $end
$scope module instr_decode_inst $end
$scope module extract_imm_inst $end
$var reg 32 #6 imm[31:0] $end
$upscope $end
$scope module uCode $end
$var reg 16 #3 ctrlSig_t[15:0] $end
$var wire 1 #5 shift_op $end
$upscope $end
$var wire 7 #7 opcode[6:0] $end
$upscope $end
$scope module pc $end
$var reg 32 #* pc_o[31:0] $end
$var reg 32 #B pc_r[31:0] $end
$upscope $end
$scope module register_file_inst $end
$scope begin register_file[0] $end
$upscope $end
$scope begin register_file[10] $end
$upscope $end
$scope begin register_file[11] $end
$upscope $end
$scope begin register_file[12] $end
$upscope $end
$scope begin register_file[13] $end
$upscope $end
$scope begin register_file[14] $end
$upscope $end
$scope begin register_file[15] $end
$upscope $end
$scope begin register_file[16] $end
$upscope $end
$scope begin register_file[17] $end
$upscope $end
$scope begin register_file[18] $end
$upscope $end
$scope begin register_file[19] $end
$upscope $end
$scope begin register_file[1] $end
$upscope $end
$scope begin register_file[20] $end
$upscope $end
$scope begin register_file[21] $end
$upscope $end
$scope begin register_file[22] $end
$upscope $end
$scope begin register_file[23] $end
$upscope $end
$scope begin register_file[24] $end
$upscope $end
$scope begin register_file[25] $end
$upscope $end
$scope begin register_file[26] $end
$upscope $end
$scope begin register_file[27] $end
$upscope $end
$scope begin register_file[28] $end
$upscope $end
$scope begin register_file[29] $end
$upscope $end
$scope begin register_file[2] $end
$upscope $end
$scope begin register_file[30] $end
$upscope $end
$scope begin register_file[31] $end
$upscope $end
$scope begin register_file[3] $end
$upscope $end
$scope begin register_file[4] $end
$upscope $end
$scope begin register_file[5] $end
$upscope $end
$scope begin register_file[6] $end
$upscope $end
$scope begin register_file[7] $end
$upscope $end
$scope begin register_file[8] $end
$upscope $end
$scope begin register_file[9] $end
$upscope $end
$var reg 32 "l o1[31:0] $end
$var reg 32 "o o2[31:0] $end
$var wire 5 "j rd[4:0] $end
$var wire 1 #9 ren $end
$var wire 1 "u wen $end
$upscope $end
$var wire 32 "{ alu_out_imm_w[31:0] $end
$var wire 32 "z alu_out_w[31:0] $end
$var reg 3 "q alu_uop_r[2:0] $end
$var wire 1 #1 auipc $end
$var wire 1 ## b_hbar_w $end
$var wire 1 #. branch_op $end
$var reg 1 "v branch_r $end
$var wire 1 #$ bypass_w $end
$var wire 1 #D clk $end
$var wire 16 "x ctrlSig_w[15:0] $end
$var wire 32 "[ data_in[31:0] $end
$var wire 32 "^ data_out[31:0] $end
$var reg 32 "} data_wb_r[31:0] $end
$var wire 32 "| data_wb_w[31:0] $end
$var wire 32 "y extended_data_in[31:0] $end
$var wire 1 "r f7_w $end
$var wire 1 #+ i_frame $end
$var wire 32 "k imm_w[31:0] $end
$var wire 32 "Z instr[31:0] $end
$var wire 1 #0 jal $end
$var wire 1 #/ jalr $end
$var wire 1 #, ld $end
$var wire 1 #2 lui $end
$var reg 2 #E mem_access_mode[1:0] $end
$var reg 2 #" mem_access_mode_r[1:0] $end
$var wire 32 "_ mem_addr[31:0] $end
$var wire 32 "m op1_pc_w[31:0] $end
$var wire 32 "l op1_w[31:0] $end
$var wire 32 "n op2_imm_w[31:0] $end
$var wire 32 "o op2_w[31:0] $end
$var wire 32 #( pc_imm_w[31:0] $end
$var wire 1 #& pc_mode0_w $end
$var wire 1 #' pc_mode1_w $end
$var wire 2 #) pc_mode_w[1:0] $end
$var wire 32 "] pc_o[31:0] $end
$var wire 32 #* pc_w[31:0] $end
$var wire 32 #! rd_data_w[31:0] $end
$var reg 5 "j rd_r[4:0] $end
$var wire 5 "i rd_w[4:0] $end
$var wire 5 "g rs1_w[4:0] $end
$var wire 5 "h rs2_w[4:0] $end
$var wire 1 #C rst_n $end
$var wire 1 #% sig_w $end
$var wire 1 #- st $end
$var wire 1 "Y stall $end
$var wire 3 "p uop_w[2:0] $end
$var reg 1 "s valid_f7_r $end
$var reg 1 "u wen_r $end
$var wire 1 "t wen_w $end
$var wire 1 "w zero_w $end
$upscope $end
$scope module dmem $end
$var wire 2 "` access_mode[1:0] $end
$var wire 32 "_ addr[31:0] $end
$var wire 32 "^ data_in[31:0] $end
$var reg 32 "f data_out[31:0] $end
$var wire 1 "e en $end
$upscope $end
$scope module instr_mem $end
$var wire 16 "b addr[15:0] $end
$var reg 32 "c data[31:0] $end
$upscope $end
$var reg 1 "W clk $end
$upscope $end
$scope module top_tb $end
$scope module c1 $end
$scope module alu_inst $end
$var wire 32 "K SR_signed[31:0] $end
$var wire 32 "L SR_unsigned[31:0] $end
$var wire 1 "' f7 $end
$var reg 32 ". out[31:0] $end
$var wire 3 "% uop[2:0] $end
$upscope $end
$scope module ext32 $end
$scope module sE16 $end
$var wire 16 "R data_in[15:0] $end
$upscope $end
$scope module sE8 $end
$var wire 8 "Q data_in[7:0] $end
$upscope $end
$scope module zE16 $end
$var wire 16 "R data_in[15:0] $end
$upscope $end
$scope module zE8 $end
$var wire 8 "Q data_in[7:0] $end
$upscope $end
$var reg 32 "- data_out[31:0] $end
$var wire 32 "P s_extend16_w[31:0] $end
$var wire 32 "O s_extend8_w[31:0] $end
$var wire 32 "N z_extend16_w[31:0] $end
$var wire 32 "M z_extend8_w[31:0] $end
$upscope $end
$scope module instr_decode_inst $end
$scope module extract_imm_inst $end
$var reg 32 "G imm[31:0] $end
$upscope $end
$scope module uCode $end
$var reg 16 "D ctrlSig_t[15:0] $end
$var wire 1 "F shift_op $end
$upscope $end
$var wire 7 "H opcode[6:0] $end
$upscope $end
$scope module pc $end
$var reg 32 "; pc_o[31:0] $end
$var reg 32 "S pc_r[31:0] $end
$upscope $end
$scope module register_file_inst $end
$scope begin register_file[0] $end
$upscope $end
$scope begin register_file[10] $end
$upscope $end
$scope begin register_file[11] $end
$upscope $end
$scope begin register_file[12] $end
$upscope $end
$scope begin register_file[13] $end
$upscope $end
$scope begin register_file[14] $end
$upscope $end
$scope begin register_file[15] $end
$upscope $end
$scope begin register_file[16] $end
$upscope $end
$scope begin register_file[17] $end
$upscope $end
$scope begin register_file[18] $end
$upscope $end
$scope begin register_file[19] $end
$upscope $end
$scope begin register_file[1] $end
$upscope $end
$scope begin register_file[20] $end
$upscope $end
$scope begin register_file[21] $end
$upscope $end
$scope begin register_file[22] $end
$upscope $end
$scope begin register_file[23] $end
$upscope $end
$scope begin register_file[24] $end
$upscope $end
$scope begin register_file[25] $end
$upscope $end
$scope begin register_file[26] $end
$upscope $end
$scope begin register_file[27] $end
$upscope $end
$scope begin register_file[28] $end
$upscope $end
$scope begin register_file[29] $end
$upscope $end
$scope begin register_file[2] $end
$upscope $end
$scope begin register_file[30] $end
$upscope $end
$scope begin register_file[31] $end
$upscope $end
$scope begin register_file[3] $end
$upscope $end
$scope begin register_file[4] $end
$upscope $end
$scope begin register_file[5] $end
$upscope $end
$scope begin register_file[6] $end
$upscope $end
$scope begin register_file[7] $end
$upscope $end
$scope begin register_file[8] $end
$upscope $end
$scope begin register_file[9] $end
$upscope $end
$var reg 32 } o1[31:0] $end
$var reg 32 "# o2[31:0] $end
$var wire 5 { rd[4:0] $end
$var wire 1 "J ren $end
$var wire 1 ") wen $end
$upscope $end
$var wire 32 "/ alu_out_imm_w[31:0] $end
$var wire 32 ". alu_out_w[31:0] $end
$var reg 3 "% alu_uop_r[2:0] $end
$var wire 1 "B auipc $end
$var wire 1 "4 b_hbar_w $end
$var wire 1 "? branch_op $end
$var reg 1 "* branch_r $end
$var wire 1 "5 bypass_w $end
$var wire 1 "V clk $end
$var wire 16 ", ctrlSig_w[15:0] $end
$var wire 32 p data_in[31:0] $end
$var wire 32 o data_out[31:0] $end
$var reg 32 "1 data_wb_r[31:0] $end
$var wire 32 "0 data_wb_w[31:0] $end
$var wire 32 "- extended_data_in[31:0] $end
$var wire 1 "& f7_w $end
$var wire 1 "< i_frame $end
$var wire 32 | imm_w[31:0] $end
$var wire 32 m instr[31:0] $end
$var wire 1 "A jal $end
$var wire 1 "@ jalr $end
$var wire 1 "= ld $end
$var wire 1 "C lui $end
$var reg 2 q mem_access_mode[1:0] $end
$var reg 2 "3 mem_access_mode_r[1:0] $end
$var wire 32 n mem_addr[31:0] $end
$var wire 32 "! op1_pc_w[31:0] $end
$var wire 32 } op1_w[31:0] $end
$var wire 32 "" op2_imm_w[31:0] $end
$var wire 32 "# op2_w[31:0] $end
$var wire 32 "9 pc_imm_w[31:0] $end
$var wire 1 "7 pc_mode0_w $end
$var wire 1 "8 pc_mode1_w $end
$var wire 2 ": pc_mode_w[1:0] $end
$var wire 32 l pc_o[31:0] $end
$var wire 32 "; pc_w[31:0] $end
$var wire 32 "2 rd_data_w[31:0] $end
$var reg 5 { rd_r[4:0] $end
$var wire 5 z rd_w[4:0] $end
$var wire 5 x rs1_w[4:0] $end
$var wire 5 y rs2_w[4:0] $end
$var wire 1 "U rst_n $end
$var wire 1 "6 sig_w $end
$var wire 1 "> st $end
$var wire 1 "T stall $end
$var wire 3 "$ uop_w[2:0] $end
$var reg 1 "' valid_f7_r $end
$var reg 1 ") wen_r $end
$var wire 1 "( wen_w $end
$var wire 1 "+ zero_w $end
$upscope $end
$scope module dmem $end
$var wire 2 q access_mode[1:0] $end
$var wire 32 n addr[31:0] $end
$var wire 32 o data_in[31:0] $end
$var reg 32 p data_out[31:0] $end
$var wire 1 w en $end
$upscope $end
$scope module instr_mem $end
$var wire 16 u addr[15:0] $end
$var reg 32 m data[31:0] $end
$upscope $end
$var wire 2 q access_mode_w[1:0] $end
$var wire 32 n addr_w[31:0] $end
$var reg 1 r clk $end
$var wire 32 o data_core_mem[31:0] $end
$var wire 32 p data_mem_core[31:0] $end
$var wire 32 m instr_w[31:0] $end
$var wire 32 l pc_w[31:0] $end
$var reg 1 s rst_n $end
$upscope $end
$enddefinitions $end
#0
b0 Q
b0 O
b0 P
bx ?
b0 >
b0 =
bx <
b10110001011000110101000010011101 7
b0 ,
b0 +
b0 -
b0 F
0D
b0 E
b0 "
b0 $
bx #
b0 &
bx %
b0 *
bx )
b0 (
bx '
b0111010 0
b01000 1
bx C
b0 B
b0 A
bx @
0G
0`
b0 ;
b0 9
b0 :
b0101110 8
b01100100100100100101111111110011 6
b01110000 5
14
b10100100110000101110001000110000 2
b10110001011000110100111111001011 3
b0 .
b0 M
0N
b0 K
b0 L
b0 I
b01 J
b01100100 H
b0 Y
0Z
b0 X
b0 \
0]
b0 [
b01101001111 S
1T
b01100100 R
b0 V
0W
b0 U
bx a
b0 ^
0_
b0100111 b
b0100111 c
b11111111111111111111111111111111 d
b10100100110000101110001000110000 /
xe
xe
xk
bz h
bz i
zj
zf
xg
0"X
bx "[
bx "^
bx "Z
bx "`
bx "_
bx "]
1"\
0"Y
bx #:
bx #;
x"s
bx "z
bx "q
bx #A
bx #@
bx #A
bx #@
b0xxxxxxxxxxxxxxxx "y
bx #?
bx #>
b0xxxxxxxxxxxxxxxx #=
b0xxxxxxxx #<
b0 #6
bx #3
x#5
bx #7
bx #*
bx #B
bx "l
bx "o
bx "j
1#9
x"u
bx "{
bx "z
bx "q
x#1
x##
x#.
x"v
x#$
0#D
bx "x
bx "[
bx "^
bx "}
bx "|
b0xxxxxxxxxxxxxxxx "y
x"r
x#+
b0 "k
bx "Z
x#0
x#/
x#,
x#2
bx #E
bx #"
bx "_
bx "m
bx "l
bx "n
bx "o
bx #(
x#&
x#'
bx #)
bx "]
bx #*
bx #!
bx "j
bx "i
bx "g
bx "h
1#C
z#%
x#-
0"Y
bx "p
x"s
x"u
x"t
x"w
bx "`
bx "_
bx "^
bx "f
1"e
bx "b
bx "c
0"W
bx "K
bx "L
x"'
bx ".
bx "%
bx "R
bx "Q
bx "R
bx "Q
b0xxxxxxxxxxxxxxxx "-
bx "P
bx "O
b0xxxxxxxxxxxxxxxx "N
b0xxxxxxxx "M
b0 "G
bx "D
x"F
bx "H
bx ";
bx "S
bx }
bx "#
bx {
1"J
x")
bx "/
bx ".
bx "%
x"B
x"4
x"?
x"*
x"5
0"V
bx ",
bx p
bx o
bx "1
bx "0
b0xxxxxxxxxxxxxxxx "-
x"&
x"<
b0 |
bx m
x"A
x"@
x"=
x"C
bx q
bx "3
bx n
bx "!
bx }
bx ""
bx "#
bx "9
x"7
x"8
bx ":
bx l
bx ";
bx "2
bx {
bx z
bx x
bx y
1"U
z"6
x">
0"T
bx "$
x"'
x")
x"(
x"+
bx q
bx n
bx o
bx p
1w
bx u
bx m
bx q
bx n
0r
bx o
bx p
bx m
bx l
1s
