#ifndef SPM_REGISTER_H
#define SPM_REGISTER_H

#define SPM_BASE_ADDRESS 0x10006000

//Page SPM_1
#define SPM_POWERON_CONFIG_EN (SPM_BASE_ADDRESS + 0x000)
    #define POWERON_CONFIG_EN_BCLK_CG_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define POWERON_CONFIG_EN_PROJECT_CODE Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_SPM_POWER_ON_VAL0 (SPM_BASE_ADDRESS + 0x004)
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_LEVEL Fld(2,30,AC_MSKB3)//[31:30]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_LEVEL1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_LEVEL0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL2_MODE_SW Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_MODE_SW Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL2_SHU_EN Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_SHU_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_POWER_ON_VAL0_SC_DPHY_RXDLY_TRACK_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_POWER_ON_VAL0_SC_MPLL_S_OFF Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_POWER_ON_VAL0_SC_DPHY_PRECAL_UP Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_POWER_ON_VAL0_SC_DR_SHU_LEVEL_DRAM_LATCH Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_POWER_ON_VAL0_SC_CKSQ0_OFF Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_POWER_ON_VAL0_SC_SHU_RESTORE Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_POWER_ON_VAL0_SC_MPLL_OFF Fld(1,18,AC_MSKB2)//[18:18] //BIANCO_TO_BE_PORTING
    #define SPM_POWER_ON_VAL0_SC_DPY_BCLK_ENABLE Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_POWER_ON_VAL0_SC_DDRPHY_FB_CK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_POWER_ON_VAL0_SC_PHYPLL_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_POWER_ON_VAL0_SC_DPY_VREF_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_POWER_ON_VAL0_SC_DPY_DLL_CK_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_POWER_ON_VAL0_SC_DPY_DLL_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_POWER_ON_VAL0_SC_TX_TRACKING_DIS Fld(1,11,AC_MSKB1)//[11:11]   
    #define SPM_POWER_ON_VAL0_SC_MPLLOUT_OFF Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_POWER_ON_VAL0_SC_DR_SRAM_RESTORE Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_POWER_ON_VAL0_SC_DPY_2ND_DLL_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_POWER_ON_VAL0_SC_DMSUS_OFF Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_POWER_ON_VAL0_SC_DPY_MODE_SW Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_POWER_ON_VAL0_SC_MD26M_CK_OFF Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_POWER_ON_VAL0_SC_DR_SRAM_LOAD Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_POWER_ON_VAL0_SC_AXI_CK_OFF Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_POWER_ON_VAL0_SC_MEM_CK_OFF Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_POWER_ON_VAL0_SC_TX_TRACK_RETRY_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_POWER_ON_VAL0_SC_26M_CK_OFF Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_POWER_ON_VAL1 (SPM_BASE_ADDRESS + 0x008)
    #define SPM_POWER_ON_VAL1_SPM_DDR_EN_INTERNAL_ACK Fld(1,31,AC_MSKB3)//[31:31]
    #define SPM_POWER_ON_VAL1_SC_FHC_PAUSE_MAIN Fld(1,20,AC_MSKB0)//[20:20] //Lewis add
    #define SPM_POWER_ON_VAL1_SC_FHC_PAUSE_MEM Fld(1,19,AC_MSKB0)//[19:19] //Lewis add
    #define SPM_POWER_ON_VAL1_EMI_CLK_OFF_REQ Fld(1,1,AC_MSKB0)//[1:1]
#define SPM_SPM_CLK_CON (SPM_BASE_ADDRESS + 0x00C)
    #define SPM_CLK_CON_REG_SRCCLKEN0_CTL Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_CLK_CON_REG_SRCCLKEN1_CTL Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_CLK_CON_REG_SPM_LOCK_INFRA_DCM Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_CLK_CON_REG_SRCCLKEN_MASK Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_CLK_CON_REG_MD1_C32RM_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_CLK_CON_REG_MD2_C32RM_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_CLK_CON_REG_CLKSQ0_SEL_CTRL Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_CLK_CON_REG_CLKSQ1_SEL_CTRL Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_CLK_CON_REG_SRCCLKEN0_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_CLK_CON_REG_SRCCLKEN1_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_CLK_CON_REG_SYSCLK0_SRC_MASK_B Fld(9,14,AC_MSKW21)//[22:14]
    #define SPM_CLK_CON_REG_SYSCLK1_SRC_MASK_B Fld(9,23,AC_MSKW32)//[31:23]
#define SPM_SPM_CLK_SETTLE (SPM_BASE_ADDRESS + 0x010)
    #define SPM_CLK_SETTLE_SYSCLK_SETTLE Fld(28,0,AC_MSKDW)//[27:0]
#define SPM_SPM_AP_STANDBY_CON (SPM_BASE_ADDRESS + 0x014)
    #define SPM_AP_STANDBY_CON_REG_CONN_APSRC_SEL Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_AP_STANDBY_CON_REG_MD_APSRC_0_SEL Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_AP_STANDBY_CON_REG_MD_APSRC_1_SEL Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_AP_STANDBY_CON_REG_MCUSYS_IDLE_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_AP_STANDBY_CON_REG_MP1_CPUTOP_IDLE_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_AP_STANDBY_CON_REG_MP0_CPUTOP_IDLE_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_AP_STANDBY_CON_REG_WFI_TYPE Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_AP_STANDBY_CON_REG_WFI_OP Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_PCM_CON0 (SPM_BASE_ADDRESS + 0x018)
    #define PCM_CON0_PCM_CK_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PCM_CON0_RG_EN_IM_SLEEP_DVS Fld(1,3,AC_MSKB0)//[3:3]
    #define PCM_CON0_PCM_SW_RESET Fld(1,15,AC_MSKB1)//[15:15]
    #define PCM_CON0_PROJECT_CODE Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_PCM_CON1 (SPM_BASE_ADDRESS + 0x01C)
    #define PCM_CON1_RG_IM_SLAVE Fld(1,0,AC_MSKB0)//[0:0]
    #define PCM_CON1_RG_IM_SLEEP Fld(1,1,AC_MSKB0)//[1:1]
    #define PCM_CON1_SPM_SRAM_SLEEP_B_ECO_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PCM_CON1_RG_AHBMIF_APBEN Fld(1,3,AC_MSKB0)//[3:3]
    #define PCM_CON1_RG_IM_PDN Fld(1,4,AC_MSKB0)//[4:4]
    #define PCM_CON1_RG_PCM_TIMER_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PCM_CON1_RG_SPM_EVENT_COUNTER_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define PCM_CON1_RG_DIS_MIF_PROT Fld(1,7,AC_MSKB0)//[7:7]
    #define PCM_CON1_RG_PCM_WDT_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define PCM_CON1_RG_PCM_WDT_WAKE Fld(1,9,AC_MSKB1)//[9:9]
    #define PCM_CON1_REG_SPM_SRAM_SLEEP_B Fld(1,10,AC_MSKB1)//[10:10]
    #define PCM_CON1_REG_SPM_SRAM_ISOINT_B Fld(1,11,AC_MSKB1)//[11:11]
    #define PCM_CON1_REG_EVENT_LOCK_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define PCM_CON1_REG_SRCCLKEN_FAST_RESP Fld(1,13,AC_MSKB1)//[13:13]
    #define PCM_CON1_REG_MD32_APB_INTERNAL_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define PCM_CON1_RG_PCM_IRQ_MSK Fld(1,15,AC_MSKB1)//[15:15]
    #define PCM_CON1_PROJECT_CODE Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_PCM_TIMER_VAL (SPM_BASE_ADDRESS + 0x020)
    #define PCM_TIMER_VAL_REG_PCM_TIMER_VAL Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_VAL (SPM_BASE_ADDRESS + 0x024)
    #define PCM_WDT_VAL_RG_PCM_WDT_VAL Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_REG_DATA_INI (SPM_BASE_ADDRESS + 0x028)
    #define PCM_REG_DATA_INI_PCM_REG_DATA_INI Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_PWR_IO_EN (SPM_BASE_ADDRESS + 0x02C)
    #define PCM_PWR_IO_EN_FULL Fld(32,0,AC_FULLDW)//[31:0] //Lewis add
    #define PCM_PWR_IO_EN_PCM_PWR_IO_EN Fld(8,0,AC_FULLB0)//[7:0]
    #define PCM_PWR_IO_EN_RG_RF_SYNC_EN Fld(8,16,AC_FULLB2)//[23:16]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON00 (SPM_BASE_ADDRESS + 0x030)
    #define SPM_VCORE_DVFS_SHORTCUT_CON00_SPM_VCORE_DVFS_SHORTCUT_CON00 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON01 (SPM_BASE_ADDRESS + 0x034)
    #define SPM_VCORE_DVFS_SHORTCUT_CON01_SPM_VCORE_DVFS_SHORTCUT_CON01 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON02 (SPM_BASE_ADDRESS + 0x038)
    #define SPM_VCORE_DVFS_SHORTCUT_CON02_SPM_VCORE_DVFS_SHORTCUT_CON02 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON03 (SPM_BASE_ADDRESS + 0x03C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON03_SPM_VCORE_DVFS_SHORTCUT_CON03 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON04 (SPM_BASE_ADDRESS + 0x040)
    #define SPM_VCORE_DVFS_SHORTCUT_CON04_SPM_VCORE_DVFS_SHORTCUT_CON04 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON05 (SPM_BASE_ADDRESS + 0x044)
    #define SPM_VCORE_DVFS_SHORTCUT_CON05_SPM_VCORE_DVFS_SHORTCUT_CON05 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON06 (SPM_BASE_ADDRESS + 0x048)
    #define SPM_VCORE_DVFS_SHORTCUT_CON06_SPM_VCORE_DVFS_SHORTCUT_CON06 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON07 (SPM_BASE_ADDRESS + 0x04C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON07_SPM_VCORE_DVFS_SHORTCUT_CON07 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON08 (SPM_BASE_ADDRESS + 0x050)
    #define SPM_VCORE_DVFS_SHORTCUT_CON08_SPM_VCORE_DVFS_SHORTCUT_CON08 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON09 (SPM_BASE_ADDRESS + 0x054)
    #define SPM_VCORE_DVFS_SHORTCUT_CON09_SPM_VCORE_DVFS_SHORTCUT_CON09 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON10 (SPM_BASE_ADDRESS + 0x058)
    #define SPM_VCORE_DVFS_SHORTCUT_CON10_SPM_VCORE_DVFS_SHORTCUT_CON10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON11 (SPM_BASE_ADDRESS + 0x05C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON11_SPM_VCORE_DVFS_SHORTCUT_CON11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON12 (SPM_BASE_ADDRESS + 0x060)
    #define SPM_VCORE_DVFS_SHORTCUT_CON12_SPM_VCORE_DVFS_SHORTCUT_CON12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON13 (SPM_BASE_ADDRESS + 0x064)
    #define SPM_VCORE_DVFS_SHORTCUT_CON13_SPM_VCORE_DVFS_SHORTCUT_CON13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON14 (SPM_BASE_ADDRESS + 0x068)
    #define SPM_VCORE_DVFS_SHORTCUT_CON14_SPM_VCORE_DVFS_SHORTCUT_CON14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON15 (SPM_BASE_ADDRESS + 0x06C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON15_SPM_VCORE_DVFS_SHORTCUT_CON15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON16 (SPM_BASE_ADDRESS + 0x070)
    #define SPM_VCORE_DVFS_SHORTCUT_CON16_SPM_VCORE_DVFS_SHORTCUT_CON16 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON17 (SPM_BASE_ADDRESS + 0x074)
    #define SPM_VCORE_DVFS_SHORTCUT_CON17_SPM_VCORE_DVFS_SHORTCUT_CON17 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON18 (SPM_BASE_ADDRESS + 0x078)
    #define SPM_VCORE_DVFS_SHORTCUT_CON18_SPM_VCORE_DVFS_SHORTCUT_CON18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON19 (SPM_BASE_ADDRESS + 0x07C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON19_SPM_VCORE_DVFS_SHORTCUT_CON19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON20 (SPM_BASE_ADDRESS + 0x080)
    #define SPM_VCORE_DVFS_SHORTCUT_CON20_SPM_VCORE_DVFS_SHORTCUT_CON20 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON21 (SPM_BASE_ADDRESS + 0x084)
    #define SPM_VCORE_DVFS_SHORTCUT_CON21_SPM_VCORE_DVFS_SHORTCUT_CON21 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON22 (SPM_BASE_ADDRESS + 0x088)
    #define SPM_VCORE_DVFS_SHORTCUT_CON22_SPM_VCORE_DVFS_SHORTCUT_CON22 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON23 (SPM_BASE_ADDRESS + 0x08C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON23_SPM_VCORE_DVFS_SHORTCUT_CON23 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON24 (SPM_BASE_ADDRESS + 0x090)
    #define SPM_VCORE_DVFS_SHORTCUT_CON24_SPM_VCORE_DVFS_SHORTCUT_CON24 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON25 (SPM_BASE_ADDRESS + 0x094)
    #define SPM_VCORE_DVFS_SHORTCUT_CON25_SPM_VCORE_DVFS_SHORTCUT_CON25 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON26 (SPM_BASE_ADDRESS + 0x098)
    #define SPM_VCORE_DVFS_SHORTCUT_CON26_SPM_VCORE_DVFS_SHORTCUT_CON26 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON27 (SPM_BASE_ADDRESS + 0x09C)
    #define SPM_VCORE_DVFS_SHORTCUT_CON27_SPM_VCORE_DVFS_SHORTCUT_CON27 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON28 (SPM_BASE_ADDRESS + 0x0A0)
    #define SPM_VCORE_DVFS_SHORTCUT_CON28_SPM_VCORE_DVFS_SHORTCUT_CON28 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON29 (SPM_BASE_ADDRESS + 0x0A4)
    #define SPM_VCORE_DVFS_SHORTCUT_CON29_SPM_VCORE_DVFS_SHORTCUT_CON29 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON30 (SPM_BASE_ADDRESS + 0x0A8)
    #define SPM_VCORE_DVFS_SHORTCUT_CON30_SPM_VCORE_DVFS_SHORTCUT_CON30 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_CON31 (SPM_BASE_ADDRESS + 0x0AC)
    #define SPM_VCORE_DVFS_SHORTCUT_CON31_SPM_VCORE_DVFS_SHORTCUT_CON31 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_CPU_WAKEUP_EVENT (SPM_BASE_ADDRESS + 0x0B0)
    #define SPM_CPU_WAKEUP_EVENT_REG_CPU_WAKEUP Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_IRQ_MASK (SPM_BASE_ADDRESS + 0x0B4)
    #define SPM_IRQ_MASK_REG_SPM_IRQ_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SRC_REQ (SPM_BASE_ADDRESS + 0x0B8)
    #define SPM_SRC_REQ_REG_SPM_APSRC_REQ Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC_REQ_REG_SPM_F26M_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC_REQ_REG_SPM_INFRA_REQ Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_SRC_REQ_REG_SPM_VRF18_REQ Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SRC_REQ_REG_SPM_DDR_EN_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_SRC_REQ_REG_SPM_DDR_EN2_REQ Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_SRC_REQ_REG_SPM_DVFS_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_SRC_REQ_REG_SPM_SW_MAILBOX_REQ Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_SRC_REQ_REG_SPM_SSPM_MAILBOX_REQ Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_SRC_REQ_REG_SPM_ADSP_MAILBOX_REQ Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_SRC_REQ_REG_SPM_SCP_MAILBOX_REQ Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_SRC_REQ_REG_SPM_MCUSYS_PWR_EVENT_REQ Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_SRC_REQ_CPU_MD_DVFS_SOP_FORCE_ON Fld(1,15,AC_MSKB1)//[15:15]
#define SPM_SPM_SRC_MASK (SPM_BASE_ADDRESS + 0x0BC)
    #define SPM_SRC_MASK_REG_MD_SRCCLKENA_0_MASK_B Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC_MASK_REG_MD_SRCCLKENA2INFRA_REQ_0_MASK_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC_MASK_REG_MD_APSRC2INFRA_REQ_0_MASK_B Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_SRC_MASK_REG_MD_APSRC_REQ_0_MASK_B Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_SRC_MASK_REG_MD_VRF18_REQ_0_MASK_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SRC_MASK_REG_MD_DDR_EN_0_MASK_B Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_SRC_MASK_REG_MD_DDR_EN2_0_MASK_B Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_SRC_MASK_REG_MD_SRCCLKENA_1_MASK_B Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_SRC_MASK_REG_MD_SRCCLKENA2INFRA_REQ_1_MASK_B Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_SRC_MASK_REG_MD_APSRC2INFRA_REQ_1_MASK_B Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_SRC_MASK_REG_MD_APSRC_REQ_1_MASK_B Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_SRC_MASK_REG_MD_VRF18_REQ_1_MASK_B Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_SRC_MASK_REG_MD_DDR_EN_1_MASK_B Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_SRC_MASK_REG_MD_DDR_EN2_1_MASK_B Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_SRC_MASK_REG_CONN_SRCCLKENA_MASK_B Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_SRC_MASK_REG_CONN_SRCCLKENB_MASK_B Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_SRC_MASK_REG_CONN_INFRA_REQ_MASK_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_SRC_MASK_REG_CONN_APSRC_REQ_MASK_B Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_SRC_MASK_REG_CONN_VRF18_REQ_MASK_B Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_SRC_MASK_REG_CONN_DDR_EN_MASK_B Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_SRC_MASK_REG_CONN_DDR_EN2_MASK_B Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_SRC_MASK_REG_SRCCLKENI0_SRCCLKENA_MASK_B Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_SRC_MASK_REG_SRCCLKENI0_INFRA_REQ_MASK_B Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_SRC_MASK_REG_SRCCLKENI1_SRCCLKENA_MASK_B Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_SRC_MASK_REG_SRCCLKENI1_INFRA_REQ_MASK_B Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_SRC_MASK_REG_SRCCLKENI2_SRCCLKENA_MASK_B Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_SRC_MASK_REG_SRCCLKENI2_INFRA_REQ_MASK_B Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_SRC_MASK_REG_INFRASYS_APSRC_REQ_MASK_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_SRC_MASK_REG_INFRASYS_DDR_EN_MASK_B Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_SRC_MASK_REG_INFRASYS_DDR_EN2_MASK_B Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_SRC_MASK_REG_MD32_SRCCLKENA_MASK_B Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_SRC_MASK_REG_CONN_VFE28_REQ_MASK_B Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_SRC2_MASK (SPM_BASE_ADDRESS + 0x0C0)
    #define SPM_SRC2_MASK_REG_MD32_INFRA_REQ_MASK_B Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC2_MASK_REG_MD32_APSRC_REQ_MASK_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC2_MASK_REG_MD32_VRF18_REQ_MASK_B Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_SRC2_MASK_REG_MD32_DDR_EN_MASK_B Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_SRC2_MASK_REG_MD32_DDR_EN2_MASK_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SRC2_MASK_REG_SCP_SRCCLKENA_MASK_B Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_SRC2_MASK_REG_SCP_INFRA_REQ_MASK_B Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_SRC2_MASK_REG_SCP_APSRC_REQ_MASK_B Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_SRC2_MASK_REG_SCP_VRF18_REQ_MASK_B Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_SRC2_MASK_REG_SCP_DDR_EN_MASK_B Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_SRC2_MASK_REG_SCP_DDR_EN2_MASK_B Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_SRC2_MASK_REG_UFS_SRCCLKENA_MASK_B Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_SRC2_MASK_REG_UFS_INFRA_REQ_MASK_B Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_SRC2_MASK_REG_UFS_APSRC_REQ_MASK_B Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_SRC2_MASK_REG_UFS_VRF18_REQ_MASK_B Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_SRC2_MASK_REG_UFS_DDR_EN_MASK_B Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_SRC2_MASK_REG_UFS_DDR_EN2_MASK_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_SRC2_MASK_REG_DISP0_APSRC_REQ_MASK_B Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_SRC2_MASK_REG_DISP0_DDR_EN_MASK_B Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_SRC2_MASK_REG_DISP0_DDR_EN2_MASK_B Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_SRC2_MASK_REG_DISP1_APSRC_REQ_MASK_B Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_SRC2_MASK_REG_DISP1_DDR_EN_MASK_B Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_SRC2_MASK_REG_DISP1_DDR_EN2_MASK_B Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_SRC2_MASK_REG_GCE_INFRA_REQ_MASK_B Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_SRC2_MASK_REG_GCE_APSRC_REQ_MASK_B Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_SRC2_MASK_REG_GCE_VRF18_REQ_MASK_B Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_SRC2_MASK_REG_GCE_DDR_EN_MASK_B Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_SRC2_MASK_REG_GCE_DDR_EN2_MASK_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_SRC2_MASK_REG_EMI_CH0_DDR_EN_MASK_B Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_SRC2_MASK_REG_EMI_CH1_DDR_EN_MASK_B Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_SRC2_MASK_REG_EMI_CH0_DDR_EN2_MASK_B Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_SRC2_MASK_REG_EMI_CH1_DDR_EN2_MASK_B Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_SRC3_MASK (SPM_BASE_ADDRESS + 0x0C4)
    #define SPM_SRC3_MASK_REG_DVFSRC_EVENT_TRIGGER_MASK_B Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC3_MASK_REG_SW2SPM_INT0_MASK_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC3_MASK_REG_SW2SPM_INT1_MASK_B Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_SRC3_MASK_REG_SW2SPM_INT2_MASK_B Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_SRC3_MASK_REG_SW2SPM_INT3_MASK_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SRC3_MASK_REG_SC_ADSP2SPM_WAKEUP_MASK_B Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_SRC3_MASK_REG_SC_SSPM2SPM_WAKEUP_MASK_B Fld(4,6,AC_MSKW10)//[9:6]
    #define SPM_SRC3_MASK_REG_SC_SCP2SPM_WAKEUP_MASK_B Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_SRC3_MASK_REG_CSYSPWRREQ_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_SRC3_MASK_REG_SPM_SRCCLKENA_RESERVED_MASK_B Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_SRC3_MASK_REG_SPM_INFRA_REQ_RESERVED_MASK_B Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_SRC3_MASK_REG_SPM_APSRC_REQ_RESERVED_MASK_B Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_SRC3_MASK_REG_SPM_VRF18_REQ_RESERVED_MASK_B Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_SRC3_MASK_REG_SPM_DDR_EN_RESERVED_MASK_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_SRC3_MASK_REG_SPM_DDR_EN2_RESERVED_MASK_B Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_SRCCLKENA_MASK_B Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_INFRA_REQ_MASK_B Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_APSRC_REQ_MASK_B Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_VRF18_REQ_MASK_B Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_DDR_EN_MASK_B Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_SRC3_MASK_REG_AUDIO_DSP_DDR_EN2_MASK_B Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_SRC3_MASK_REG_MCUSYS_PWR_EVENT_MASK_B Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_SRC3_MASK_REG_MSDC0_SRCCLKENA_MASK_B Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_SRC3_MASK_REG_MSDC0_INFRA_REQ_MASK_B Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_SRC3_MASK_REG_MSDC0_APSRC_REQ_MASK_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_SRC3_MASK_REG_MSDC0_VRF18_REQ_MASK_B Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_SRC3_MASK_REG_MSDC0_DDR_EN_MASK_B Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_SRC3_MASK_REG_MSDC0_DDR_EN2_MASK_B Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_SRC3_MASK_REG_CONN_SRCCLKENB2PWRAP_MASK_B Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_SRC4_MASK (SPM_BASE_ADDRESS + 0x0C8)
    #define SPM_SRC4_MASK_CCIF_EVENT_MASK_B Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_SRC4_MASK_REG_APU_CORE0_SRCCLKENA_MASK_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_SRC4_MASK_REG_APU_CORE0_INFRA_REQ_MASK_B Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_SRC4_MASK_REG_APU_CORE0_APSRC_REQ_MASK_B Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_SRC4_MASK_REG_APU_CORE0_VRF18_REQ_MASK_B Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_SRC4_MASK_REG_APU_CORE0_DDR_EN_MASK_B Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_SRC4_MASK_REG_APU_CORE1_SRCCLKENA_MASK_B Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_SRC4_MASK_REG_APU_CORE1_INFRA_REQ_MASK_B Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_SRC4_MASK_REG_APU_CORE1_APSRC_REQ_MASK_B Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_SRC4_MASK_REG_APU_CORE1_VRF18_REQ_MASK_B Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_SRC4_MASK_REG_APU_CORE1_DDR_EN_MASK_B Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_SRC4_MASK_REG_APU_CORE2_SRCCLKENA_MASK_B Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_SRC4_MASK_REG_APU_CORE2_INFRA_REQ_MASK_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_SRC4_MASK_REG_APU_CORE2_APSRC_REQ_MASK_B Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_SRC4_MASK_REG_APU_CORE2_VRF18_REQ_MASK_B Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_SRC4_MASK_REG_APU_CORE2_DDR_EN_MASK_B Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_SRC4_MASK_REG_APU_CORE2_DDR_EN2_MASK_B Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_SRC5_MASK (SPM_BASE_ADDRESS + 0x0CC)
    #define SPM_SRC5_MASK_REG_MCUSYS_MERGE_APSRC_REQ_MASK_B Fld(9,0,AC_MSKW10)//[8:0]
    #define SPM_SRC5_MASK_REG_MCUSYS_MERGE_DDR_EN_MASK_B Fld(9,9,AC_MSKW21)//[17:9]
    #define SPM_SRC5_MASK_REG_MCUSYS_MERGE_DDR_EN2_MASK_B Fld(9,18,AC_MSKW32)//[26:18]
    #define SPM_SRC5_MASK_REG_APU_CORE0_DDR_EN2_MASK_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_SRC5_MASK_REG_APU_CORE1_DDR_EN2_MASK_B Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_SRC5_MASK_REG_CG_CHECK_DDR_EN_MASK_B Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_SRC5_MASK_REG_CG_CHECK_DDR_EN2_MASK_B Fld(1,30,AC_MSKB3)//[30:30]
#define SPM_SPM_WAKEUP_EVENT_MASK (SPM_BASE_ADDRESS + 0x0D0)
    #define SPM_WAKEUP_EVENT_MASK_REG_WAKEUP_EVENT_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_WAKEUP_EVENT_EXT_MASK (SPM_BASE_ADDRESS + 0x0D4)
    #define SPM_WAKEUP_EVENT_EXT_MASK_REG_EXT_WAKEUP_EVENT_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_EVENT_CLEAR (SPM_BASE_ADDRESS + 0x0D8)
    #define SPM_TWAM_EVENT_CLEAR_SPM_TWAM_EVENT_CLEAR Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_SRC6_MASK (SPM_BASE_ADDRESS + 0x0DC)
    #define SPM_SRC6_MASK_REG_MSDC1_SRCCLKENA_MASK_B Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC6_MASK_REG_MSDC1_INFRA_REQ_MASK_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC6_MASK_REG_MSDC1_APSRC_REQ_MASK_B Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_SRC6_MASK_REG_MSDC1_VRF18_REQ_MASK_B Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_SRC6_MASK_REG_MSDC1_DDR_EN_MASK_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SRC6_MASK_REG_MSDC1_DDR_EN2_MASK_B Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_SRC6_MASK_REG_MSDC1_SRCCLKENA_ACK_MASK Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_SRC6_MASK_REG_MSDC1_INFRA_ACK_MASK Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_SRC6_MASK_REG_MSDC1_APSRC_ACK_MASK Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_SRC6_MASK_REG_MSDC1_VRF18_ACK_MASK Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_SRC6_MASK_REG_MSDC1_DDR_EN_ACK_MASK Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_SRC6_MASK_REG_MSDC1_DDR_EN2_ACK_MASK Fld(1,21,AC_MSKB2)//[21:21]
#define SPM_PCM_DEBUG_CON (SPM_BASE_ADDRESS + 0x0E0)
    #define PCM_DEBUG_CON_PCM_DEBUG_OUT_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_AHB_BUS_CON (SPM_BASE_ADDRESS + 0x0E4)
    #define AHB_BUS_CON_AHB_HADDR_EXT Fld(2,0,AC_MSKB0)//[1:0]
    #define AHB_BUS_CON_REG_AHB_LOCK Fld(1,8,AC_MSKB1)//[8:8]
#define SPM_DDR_EN_DBC_CON0 (SPM_BASE_ADDRESS + 0x0E8)
    #define DDR_EN_DBC_CON0_REG_ALL_DDR_EN_DBC_LEN Fld(10,0,AC_MSKW10)//[9:0]
    #define DDR_EN_DBC_CON0_REG_MD_DDR_EN_0_DBC_LEN Fld(10,10,AC_MSKW21)//[19:10]
    #define DDR_EN_DBC_CON0_REG_CONN_DDR_EN_DBC_LEN Fld(10,20,AC_MSKW32)//[29:20]
#define SPM_DDR_EN_DBC_CON1 (SPM_BASE_ADDRESS + 0x0EC)
    #define DDR_EN_DBC_CON1_REG_ALL_DDR_EN_DBC_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define DDR_EN_DBC_CON1_REG_MD_DDR_EN_0_DBC_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define DDR_EN_DBC_CON1_REG_CONN_DDR_EN_DBC_EN Fld(1,2,AC_MSKB0)//[2:2]
#define SPM_SPM_RESOURCE_ACK_CON0 (SPM_BASE_ADDRESS + 0x0F0)
    #define SPM_RESOURCE_ACK_CON0_REG_MD_SRCCLKENA_ACK_0_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_INFRA_ACK_0_MASK Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_APSRC_ACK_0_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_VRF18_ACK_0_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_DDR_EN_ACK_0_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_DDR_EN2_ACK_0_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_SRCCLKENA_ACK_1_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_INFRA_ACK_1_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_APSRC_ACK_1_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_VRF18_ACK_1_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_DDR_EN_ACK_1_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_RESOURCE_ACK_CON0_REG_MD_DDR_EN2_ACK_1_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_SRCCLKENA_ACK_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_INFRA_ACK_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_APSRC_ACK_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_VRF18_ACK_MASK Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_DDR_EN_ACK_MASK Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_RESOURCE_ACK_CON0_REG_CONN_DDR_EN2_ACK_MASK Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_SRCCLKENA_ACK_MASK Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_INFRA_ACK_MASK Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_APSRC_ACK_MASK Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_VRF18_ACK_MASK Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_DDR_EN_ACK_MASK Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_RESOURCE_ACK_CON0_REG_MD32_DDR_EN2_ACK_MASK Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_SRCCLKENA_ACK_MASK Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_INFRA_ACK_MASK Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_APSRC_ACK_MASK Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_VRF18_ACK_MASK Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_DDR_EN_ACK_MASK Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_RESOURCE_ACK_CON0_REG_SCP_DDR_EN2_ACK_MASK Fld(1,29,AC_MSKB3)//[29:29]

//Page SPM_2
#define SPM_SPM_RESOURCE_ACK_CON1 (SPM_BASE_ADDRESS + 0x0F4)
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_SRCCLKENA_ACK_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_INFRA_ACK_MASK Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_APSRC_ACK_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_VRF18_ACK_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_DDR_EN_ACK_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_RESOURCE_ACK_CON1_REG_AUDIO_DSP_DDR_EN2_ACK_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_SRCCLKENA_ACK_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_INFRA_ACK_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_APSRC_ACK_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_VRF18_ACK_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_DDR_EN_ACK_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_RESOURCE_ACK_CON1_REG_UFS_DDR_EN2_ACK_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP0_APSRC_ACK_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP0_DDR_EN_ACK_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP0_DDR_EN2_ACK_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP1_APSRC_ACK_MASK Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP1_DDR_EN_ACK_MASK Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_RESOURCE_ACK_CON1_REG_DISP1_DDR_EN2_ACK_MASK Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_RESOURCE_ACK_CON1_REG_GCE_INFRA_ACK_MASK Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_RESOURCE_ACK_CON1_REG_GCE_APSRC_ACK_MASK Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_RESOURCE_ACK_CON1_REG_GCE_VRF18_ACK_MASK Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_RESOURCE_ACK_CON1_REG_GCE_DDR_EN_ACK_MASK Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_RESOURCE_ACK_CON1_REG_GCE_DDR_EN2_ACK_MASK Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_SRCCLKENA_ACK_MASK Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_INFRA_ACK_MASK Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_APSRC_ACK_MASK Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_VRF18_ACK_MASK Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_DDR_EN_ACK_MASK Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_RESOURCE_ACK_CON1_REG_MSDC0_DDR_EN2_ACK_MASK Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_RESOURCE_ACK_CON1_REG_APU_CORE1_DDR_EN2_ACK_MASK Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_RESOURCE_ACK_CON1_REG_APU_CORE2_DDR_EN2_ACK_MASK Fld(1,30,AC_MSKB3)//[30:30]
#define SPM_SPM_RESOURCE_ACK_CON2 (SPM_BASE_ADDRESS + 0x0F8)
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_SRCCLKENA_ACK_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_INFRA_ACK_MASK Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_APSRC_ACK_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_VRF18_ACK_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_DDR_EN_ACK_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE0_DDR_EN2_ACK_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE1_SRCCLKENA_ACK_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE1_INFRA_ACK_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE1_APSRC_ACK_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE1_VRF18_ACK_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE1_DDR_EN_ACK_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE2_SRCCLKENA_ACK_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE2_INFRA_ACK_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE2_APSRC_ACK_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE2_VRF18_ACK_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_RESOURCE_ACK_CON2_REG_APU_CORE2_DDR_EN_ACK_MASK Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_RESOURCE_ACK_CON2_SPM_DDR_EN_ACK_WAIT_CYCLE Fld(8,16,AC_FULLB2)//[23:16]
    #define SPM_RESOURCE_ACK_CON2_SPM_DDR_EN2_ACK_WAIT_CYCLE Fld(8,24,AC_FULLB3)//[31:24]
#define SPM_SPM_RESOURCE_ACK_CON3 (SPM_BASE_ADDRESS + 0x0FC)
    #define SPM_RESOURCE_ACK_CON3_SPM_F26M_ACK_WAIT_CYCLE Fld(8,0,AC_FULLB0)//[7:0]
    #define SPM_RESOURCE_ACK_CON3_SPM_INFRA_ACK_WAIT_CYCLE Fld(8,8,AC_FULLB1)//[15:8]
    #define SPM_RESOURCE_ACK_CON3_SPM_APSRC_ACK_WAIT_CYCLE Fld(8,16,AC_FULLB2)//[23:16]
    #define SPM_RESOURCE_ACK_CON3_SPM_VRF18_ACK_WAIT_CYCLE Fld(8,24,AC_FULLB3)//[31:24]
#define SPM_PCM_REG0_DATA (SPM_BASE_ADDRESS + 0x100)
    #define PCM_REG0_DATA_PCM_REG0_RF Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_REG2_DATA (SPM_BASE_ADDRESS + 0x104)
    #define PCM_REG2_DATA_PCM_REG2_RF Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_REG6_DATA (SPM_BASE_ADDRESS + 0x108)
    #define PCM_REG6_DATA_PCM_REG6_RF Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_REG7_DATA (SPM_BASE_ADDRESS + 0x10C)
    #define PCM_REG7_DATA_PCM_REG7_RF Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_REG13_DATA (SPM_BASE_ADDRESS + 0x110)
    #define PCM_REG13_DATA_PCM_REG13_RF Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SRC_REQ_STA_0 (SPM_BASE_ADDRESS + 0x114)
    #define SRC_REQ_STA_0_MD_SRCCLKENA_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define SRC_REQ_STA_0_MD_SRCCLKENA2INFRA_REQ_0 Fld(1,1,AC_MSKB0)//[1:1]
    #define SRC_REQ_STA_0_MD_APSRC2INFRA_REQ_0 Fld(1,2,AC_MSKB0)//[2:2]
    #define SRC_REQ_STA_0_MD_APSRC_REQ_0 Fld(1,3,AC_MSKB0)//[3:3]
    #define SRC_REQ_STA_0_MD_VRF18_REQ_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define SRC_REQ_STA_0_MD_DDR_EN_0 Fld(1,5,AC_MSKB0)//[5:5]
    #define SRC_REQ_STA_0_MD_DDR_EN2_0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SRC_REQ_STA_0_MD_SRCCLKENA_1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SRC_REQ_STA_0_MD_SRCCLKENA2INFRA_REQ_1 Fld(1,8,AC_MSKB1)//[8:8]
    #define SRC_REQ_STA_0_MD_APSRC2INFRA_REQ_1 Fld(1,9,AC_MSKB1)//[9:9]
    #define SRC_REQ_STA_0_MD_APSRC_REQ_1 Fld(1,10,AC_MSKB1)//[10:10]
    #define SRC_REQ_STA_0_MD_VRF18_REQ_1 Fld(1,11,AC_MSKB1)//[11:11]
    #define SRC_REQ_STA_0_MD_DDR_EN_1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SRC_REQ_STA_0_MD_DDR_EN2_1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SRC_REQ_STA_0_CONN_SRCCLKENA Fld(1,14,AC_MSKB1)//[14:14]
    #define SRC_REQ_STA_0_CONN_INFRA_REQ Fld(1,15,AC_MSKB1)//[15:15]
    #define SRC_REQ_STA_0_CONN_APSRC_REQ Fld(1,16,AC_MSKB2)//[16:16]
    #define SRC_REQ_STA_0_CONN_VRF18_REQ Fld(1,17,AC_MSKB2)//[17:17]
    #define SRC_REQ_STA_0_CONN_DDR_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define SRC_REQ_STA_0_CONN_DDR_EN2 Fld(1,19,AC_MSKB2)//[19:19]
    #define SRC_REQ_STA_0_SRCCLKENI Fld(3,20,AC_MSKB2)//[22:20]
    #define SRC_REQ_STA_0_MD32_SRCCLKENA Fld(1,23,AC_MSKB2)//[23:23]
    #define SRC_REQ_STA_0_MD32_INFRA_REQ Fld(1,24,AC_MSKB3)//[24:24]
    #define SRC_REQ_STA_0_MD32_APSRC_REQ Fld(1,25,AC_MSKB3)//[25:25]
    #define SRC_REQ_STA_0_MD32_VRF18_REQ Fld(1,26,AC_MSKB3)//[26:26]
    #define SRC_REQ_STA_0_MD32_DDR_EN Fld(1,27,AC_MSKB3)//[27:27]
    #define SRC_REQ_STA_0_MD32_DDR_EN2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SRC_REQ_STA_0_DVFSRC_EVENT_TRIGGER Fld(1,29,AC_MSKB3)//[29:29]
    #define SRC_REQ_STA_0_MCUSYS_SPMC_PWR_ON_ACK Fld(1,30,AC_MSKB3)//[30:30]
#define SPM_SRC_REQ_STA_1 (SPM_BASE_ADDRESS + 0x118)
    #define SRC_REQ_STA_1_SCP_SRCCLKENA Fld(1,0,AC_MSKB0)//[0:0]
    #define SRC_REQ_STA_1_SCP_INFRA_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SRC_REQ_STA_1_SCP_APSRC_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SRC_REQ_STA_1_SCP_VRF18_REQ Fld(1,3,AC_MSKB0)//[3:3]
    #define SRC_REQ_STA_1_SCP_DDR_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define SRC_REQ_STA_1_SCP_DDR_EN2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SRC_REQ_STA_1_AUDIO_DSP_SRCCLKENA Fld(1,6,AC_MSKB0)//[6:6]
    #define SRC_REQ_STA_1_AUDIO_DSP_INFRA_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SRC_REQ_STA_1_AUDIO_DSP_APSRC_REQ Fld(1,8,AC_MSKB1)//[8:8]
    #define SRC_REQ_STA_1_AUDIO_DSP_VRF18_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define SRC_REQ_STA_1_AUDIO_DSP_DDR_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define SRC_REQ_STA_1_AUDIO_DSP_DDR_EN2 Fld(1,11,AC_MSKB1)//[11:11]
    #define SRC_REQ_STA_1_UFS_SRCCLKENA Fld(1,12,AC_MSKB1)//[12:12]
    #define SRC_REQ_STA_1_UFS_INFRA_REQ Fld(1,13,AC_MSKB1)//[13:13]
    #define SRC_REQ_STA_1_UFS_APSRC_REQ Fld(1,14,AC_MSKB1)//[14:14]
    #define SRC_REQ_STA_1_UFS_VRF18_REQ Fld(1,15,AC_MSKB1)//[15:15]
    #define SRC_REQ_STA_1_UFS_DDR_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SRC_REQ_STA_1_UFS_DDR_EN2 Fld(1,17,AC_MSKB2)//[17:17]
    #define SRC_REQ_STA_1_DISP0_APSRC_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define SRC_REQ_STA_1_DISP0_DDR_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SRC_REQ_STA_1_DISP0_DDR_EN2 Fld(1,20,AC_MSKB2)//[20:20]
    #define SRC_REQ_STA_1_DISP1_APSRC_REQ Fld(1,21,AC_MSKB2)//[21:21]
    #define SRC_REQ_STA_1_DISP1_DDR_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SRC_REQ_STA_1_DISP1_DDR_EN2 Fld(1,23,AC_MSKB2)//[23:23]
    #define SRC_REQ_STA_1_GCE_INFRA_REQ Fld(1,24,AC_MSKB3)//[24:24]
    #define SRC_REQ_STA_1_GCE_APSRC_REQ Fld(1,25,AC_MSKB3)//[25:25]
    #define SRC_REQ_STA_1_GCE_VRF18_REQ Fld(1,26,AC_MSKB3)//[26:26]
    #define SRC_REQ_STA_1_GCE_DDR_EN Fld(1,27,AC_MSKB3)//[27:27]
    #define SRC_REQ_STA_1_GCE_DDR_EN2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SRC_REQ_STA_1_INFRASYS_APSRC_REQ Fld(1,29,AC_MSKB3)//[29:29]
    #define SRC_REQ_STA_1_INFRASYS_DDR_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define SRC_REQ_STA_1_INFRASYS_DDR_EN2 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SRC_REQ_STA_2 (SPM_BASE_ADDRESS + 0x11C)
    #define SRC_REQ_STA_2_MCUSYS_MERGE_DDR_EN Fld(9,0,AC_MSKW10)//[8:0]
    #define SRC_REQ_STA_2_EMI_SELF_REFRESH_CH Fld(2,9,AC_MSKB1)//[10:9]
    #define SRC_REQ_STA_2_SW2SPM_INT Fld(4,11,AC_MSKB1)//[14:11]
    #define SRC_REQ_STA_2_SC_ADSP2SPM_WAKEUP Fld(1,15,AC_MSKB1)//[15:15]
    #define SRC_REQ_STA_2_SC_SSPM2SPM_WAKEUP Fld(4,16,AC_MSKB2)//[19:16]
    #define SRC_REQ_STA_2_SC_SCP2SPM_WAKEUP Fld(1,20,AC_MSKB2)//[20:20]
    #define SRC_REQ_STA_2_SPM_SRCCLKENA_RESERVED Fld(1,21,AC_MSKB2)//[21:21]
    #define SRC_REQ_STA_2_SPM_INFRA_REQ_RESERVED Fld(1,22,AC_MSKB2)//[22:22]
    #define SRC_REQ_STA_2_SPM_APSRC_REQ_RESERVED Fld(1,23,AC_MSKB2)//[23:23]
    #define SRC_REQ_STA_2_SPM_VRF18_REQ_RESERVED Fld(1,24,AC_MSKB3)//[24:24]
    #define SRC_REQ_STA_2_SPM_DDR_EN_RESERVED Fld(1,25,AC_MSKB3)//[25:25]
    #define SRC_REQ_STA_2_SPM_DDR_EN2_RESERVED Fld(1,26,AC_MSKB3)//[26:26]
#define SPM_SRC_REQ_STA_3 (SPM_BASE_ADDRESS + 0x120)
    #define SRC_REQ_STA_3_CCIF_EVENT_RAW_STATUS Fld(16,0,AC_FULLW10)//[15:0]
    #define SRC_REQ_STA_3_F26M_STATE Fld(1,16,AC_MSKB2)//[16:16]
    #define SRC_REQ_STA_3_INFRA_STATE Fld(1,17,AC_MSKB2)//[17:17]
    #define SRC_REQ_STA_3_APSRC_STATE Fld(1,18,AC_MSKB2)//[18:18]
    #define SRC_REQ_STA_3_VRF18_STATE Fld(1,19,AC_MSKB2)//[19:19]
    #define SRC_REQ_STA_3_DDR_EN_STATE Fld(1,20,AC_MSKB2)//[20:20]
    #define SRC_REQ_STA_3_DDR_EN2_STATE Fld(1,21,AC_MSKB2)//[21:21]
    #define SRC_REQ_STA_3_DVFS_STATE Fld(1,22,AC_MSKB2)//[22:22]
    #define SRC_REQ_STA_3_SW_MAILBOX_STATE Fld(1,23,AC_MSKB2)//[23:23]
    #define SRC_REQ_STA_3_SSPM_MAILBOX_STATE Fld(1,24,AC_MSKB3)//[24:24]
    #define SRC_REQ_STA_3_ADSP_MAILBOX_STATE Fld(1,25,AC_MSKB3)//[25:25]
    #define SRC_REQ_STA_3_SCP_MAILBOX_STATE Fld(1,26,AC_MSKB3)//[26:26]
    #define SRC_REQ_STA_3_MCUSYS_PWR_EVENT_STATE Fld(1,27,AC_MSKB3)//[27:27]
#define SPM_SRC_REQ_STA_4 (SPM_BASE_ADDRESS + 0x124)
    #define SRC_REQ_STA_4_MSDC0_SRCCLKENA Fld(1,0,AC_MSKB0)//[0:0]
    #define SRC_REQ_STA_4_MSDC0_INFRA_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SRC_REQ_STA_4_MSDC0_APSRC_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SRC_REQ_STA_4_MSDC0_VRF18_REQ Fld(1,3,AC_MSKB0)//[3:3]
    #define SRC_REQ_STA_4_MSDC0_DDR_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define SRC_REQ_STA_4_MSDC0_DDR_EN2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SRC_REQ_STA_4_APU_CORE0_SRCCLKENA Fld(1,6,AC_MSKB0)//[6:6]
    #define SRC_REQ_STA_4_APU_CORE0_INFRA_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SRC_REQ_STA_4_APU_CORE0_APSRC_REQ Fld(1,8,AC_MSKB1)//[8:8]
    #define SRC_REQ_STA_4_APU_CORE0_VRF18_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define SRC_REQ_STA_4_APU_CORE0_DDR_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define SRC_REQ_STA_4_APU_CORE0_DDR_EN2 Fld(1,11,AC_MSKB1)//[11:11]
    #define SRC_REQ_STA_4_APU_CORE1_SRCCLKENA Fld(1,12,AC_MSKB1)//[12:12]
    #define SRC_REQ_STA_4_APU_CORE1_INFRA_REQ Fld(1,13,AC_MSKB1)//[13:13]
    #define SRC_REQ_STA_4_APU_CORE1_APSRC_REQ Fld(1,14,AC_MSKB1)//[14:14]
    #define SRC_REQ_STA_4_APU_CORE1_VRF18_REQ Fld(1,15,AC_MSKB1)//[15:15]
    #define SRC_REQ_STA_4_APU_CORE1_DDR_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SRC_REQ_STA_4_APU_CORE1_DDR_EN2 Fld(1,17,AC_MSKB2)//[17:17]
    #define SRC_REQ_STA_4_APU_CORE2_SRCCLKENA Fld(1,18,AC_MSKB2)//[18:18]
    #define SRC_REQ_STA_4_APU_CORE2_INFRA_REQ Fld(1,19,AC_MSKB2)//[19:19]
    #define SRC_REQ_STA_4_APU_CORE2_APSRC_REQ Fld(1,20,AC_MSKB2)//[20:20]
    #define SRC_REQ_STA_4_APU_CORE2_VRF18_REQ Fld(1,21,AC_MSKB2)//[21:21]
    #define SRC_REQ_STA_4_APU_CORE2_DDR_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SRC_REQ_STA_4_APU_CORE2_DDR_EN2 Fld(1,23,AC_MSKB2)//[23:23]
    #define SRC_REQ_STA_4_CG_CHECK_DDR_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define SRC_REQ_STA_4_CG_CHECK_DDR_EN2 Fld(1,25,AC_MSKB3)//[25:25]
    #define SRC_REQ_STA_4_MSDC1_SRCCLKENA Fld(1,26,AC_MSKB3)//[26:26]
    #define SRC_REQ_STA_4_MSDC1_INFRA_REQ Fld(1,27,AC_MSKB3)//[27:27]
    #define SRC_REQ_STA_4_MSDC1_APSRC_REQ Fld(1,28,AC_MSKB3)//[28:28]
    #define SRC_REQ_STA_4_MSDC1_VRF18_REQ Fld(1,29,AC_MSKB3)//[29:29]
    #define SRC_REQ_STA_4_MSDC1_DDR_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define SRC_REQ_STA_4_MSDC1_DDR_EN2 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_PCM_TIMER_OUT (SPM_BASE_ADDRESS + 0x128)
    #define PCM_TIMER_OUT_PCM_TIMER Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_OUT (SPM_BASE_ADDRESS + 0x12C)
    #define PCM_WDT_OUT_PCM_WDT_TIMER_VAL_OUT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_IRQ_STA (SPM_BASE_ADDRESS + 0x130)
    #define SPM_IRQ_STA_PCM_IRQ Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_IRQ_STA_TWAM_IRQ Fld(1,2,AC_MSKB0)//[2:2]
#define SPM_SUBSYS_IDLE_STA (SPM_BASE_ADDRESS + 0x134)
    #define SUBSYS_IDLE_STA_SUBSYS_IDLE_SIGNALS Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_MD32PCM_WAKEUP_STA (SPM_BASE_ADDRESS + 0x138)
    #define MD32PCM_WAKEUP_STA_MD32PCM_WAKEUP_STA Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_MD32PCM_EVENT_STA (SPM_BASE_ADDRESS + 0x13C)
    #define MD32PCM_EVENT_STA_MD32PCM_EVENT_STA Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_WAKEUP_STA (SPM_BASE_ADDRESS + 0x140)
    #define SPM_WAKEUP_STA_F32K_WAKEUP_EVENT_L Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_WAKEUP_STA_ASYN_WAKEUP_EVENT_L Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_SPM_WAKEUP_EXT_STA (SPM_BASE_ADDRESS + 0x144)
    #define SPM_WAKEUP_EXT_STA_EXT_WAKEUP_EVENT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_WAKEUP_MISC (SPM_BASE_ADDRESS + 0x148)
    #define SPM_WAKEUP_MISC_GIC_WAKEUP Fld(10,0,AC_MSKW10)//[9:0]
    #define SPM_WAKEUP_MISC_DVFSRC_IRQ Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_WAKEUP_MISC_PCM_TIMER_EVENT Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_WAKEUP_MISC_PMIC_EINT_OUT_B Fld(2,18,AC_MSKB2)//[19:18]
    #define SPM_WAKEUP_MISC_TWAM_IRQ_B Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_WAKEUP_MISC_PMSR_IRQ_B_SET0 Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_WAKEUP_MISC_PMSR_IRQ_B_SET1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_WAKEUP_MISC_PMSR_IRQ_B_SET2 Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_2 Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_3 Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_4 Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_WAKEUP_MISC_SPM_ACK_CHK_WAKEUP_ALL Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_WAKEUP_MISC_PMIC_IRQ_ACK Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_WAKEUP_MISC_PMIC_SCP_IRQ Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_BUS_PROTECT_RDY (SPM_BASE_ADDRESS + 0x14C)
    #define BUS_PROTECT_RDY_PROTECT_READY Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_BUS_PROTECT2_RDY (SPM_BASE_ADDRESS + 0x150)
    #define BUS_PROTECT2_RDY_PROTECT2_READY Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_BUS_PROTECT3_RDY (SPM_BASE_ADDRESS + 0x154)
    #define BUS_PROTECT3_RDY_PROTECT3_READY Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_BUS_PROTECT4_RDY (SPM_BASE_ADDRESS + 0x158)
    #define BUS_PROTECT4_RDY_BUS_PROTECT_MM_RDY Fld(16,0,AC_FULLW10)//[15:0]
    #define BUS_PROTECT4_RDY_BUS_PROTECT_MCU_RDY Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_PCM_STA (SPM_BASE_ADDRESS + 0x15C)
    #define PCM_STA_PCM_CK_SEL_O Fld(3,0,AC_MSKB0)//[2:0]
    #define PCM_STA_EXT_SRC_STA Fld(3,4,AC_MSKB0)//[6:4]
    #define PCM_STA_RAM_SEQ_ATPG_EN_TO_SPM Fld(1,7,AC_MSKB0)//[7:7]
    #define PCM_STA_WDT_GPU_EXT_BUCK_ISO Fld(1,8,AC_MSKB1)//[8:8]
#define SPM_PWR_STATUS (SPM_BASE_ADDRESS + 0x160)
    #define PWR_STATUS_PWR_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PWR_STATUS_2ND (SPM_BASE_ADDRESS + 0x164)
    #define PWR_STATUS_2ND_PWR_STATUS_2ND Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_CPU_PWR_STATUS (SPM_BASE_ADDRESS + 0x168)
    #define CPU_PWR_STATUS_CPU_PWR_STATUS Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SRC_RDY_STA (SPM_BASE_ADDRESS + 0x16C)
    #define SPM_SRC_RDY_STA_SPM_INFRA_INTERNAL_ACK Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SRC_RDY_STA_SPM_VRF18_INTERNAL_ACK Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_SRC_RDY_STA_SPM_DDR_EN2_INTERNAL_ACK Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_SRC_RDY_STA_SPM_DDR_EN2_INTERNAL_ACK_SEL Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_SPM_TWAM_LAST_STA0 (SPM_BASE_ADDRESS + 0x170)
    #define SPM_TWAM_LAST_STA0_LAST_IDLE_CNT_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_LAST_STA1 (SPM_BASE_ADDRESS + 0x174)
    #define SPM_TWAM_LAST_STA1_LAST_IDLE_CNT_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_LAST_STA2 (SPM_BASE_ADDRESS + 0x178)
    #define SPM_TWAM_LAST_STA2_LAST_IDLE_CNT_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_LAST_STA3 (SPM_BASE_ADDRESS + 0x17C)
    #define SPM_TWAM_LAST_STA3_LAST_IDLE_CNT_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_CURR_STA0 (SPM_BASE_ADDRESS + 0x180)
    #define SPM_TWAM_CURR_STA0_CURRENT_IDLE_CNT_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_CURR_STA1 (SPM_BASE_ADDRESS + 0x184)
    #define SPM_TWAM_CURR_STA1_CURRENT_IDLE_CNT_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_CURR_STA2 (SPM_BASE_ADDRESS + 0x188)
    #define SPM_TWAM_CURR_STA2_CURRENT_IDLE_CNT_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_CURR_STA3 (SPM_BASE_ADDRESS + 0x18C)
    #define SPM_TWAM_CURR_STA3_CURRENT_IDLE_CNT_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_TIMER_OUT (SPM_BASE_ADDRESS + 0x190)
    #define SPM_TWAM_TIMER_OUT_TWAM_TIMER Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_CON (SPM_BASE_ADDRESS + 0x194)
    #define SPM_TWAM_CON_REG_TWAM_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_TWAM_CON_REG_TWAM_SPEED_MODE_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_TWAM_CON_REG_TWAM_SW_RST Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_TWAM_CON_REG_TWAM_IRQ_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_TWAM_CON_REG_TWAM_MON_TYPE_0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_TWAM_CON_REG_TWAM_MON_TYPE_1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SPM_TWAM_CON_REG_TWAM_MON_TYPE_2 Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_TWAM_CON_REG_TWAM_MON_TYPE_3 Fld(2,10,AC_MSKB1)//[11:10]
#define SPM_SPM_TWAM_WINDOW_LEN (SPM_BASE_ADDRESS + 0x198)
    #define SPM_TWAM_WINDOW_LEN_REG_TWAM_WINDOW_LEN Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_TWAM_IDLE_SEL (SPM_BASE_ADDRESS + 0x19C)
    #define SPM_TWAM_IDLE_SEL_REG_TWAM_SIG_SEL_0 Fld(7,0,AC_MSKB0)//[6:0]
    #define SPM_TWAM_IDLE_SEL_REG_TWAM_SIG_SEL_1 Fld(7,8,AC_MSKB1)//[14:8]
    #define SPM_TWAM_IDLE_SEL_REG_TWAM_SIG_SEL_2 Fld(7,16,AC_MSKB2)//[22:16]
    #define SPM_TWAM_IDLE_SEL_REG_TWAM_SIG_SEL_3 Fld(7,24,AC_MSKB3)//[30:24]
#define SPM_MBIST_EFUSE_REPAIR_ACK_STA (SPM_BASE_ADDRESS + 0x1A0)
    #define MBIST_EFUSE_REPAIR_ACK_STA_MFG_EFUSE_S2P_RX_DONE Fld(1,0,AC_MSKB0)//[0:0]
    #define MBIST_EFUSE_REPAIR_ACK_STA_CAM_EFUSE_S2P_RX_DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define MBIST_EFUSE_REPAIR_ACK_STA_INFRA_PWR_EFUSE_S2P_RX_DONE Fld(1,2,AC_MSKB0)//[2:2]
    #define MBIST_EFUSE_REPAIR_ACK_STA_INFRA_AO_EFUSE_S2P_RX_DONE Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_SPM_PC_STA (SPM_BASE_ADDRESS + 0x1A4)
    #define SPM_PC_STA_MON_PC Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DVFSRC_EVENT_STA (SPM_BASE_ADDRESS + 0x1A8)
    #define DVFSRC_EVENT_STA_DVFSRC_EVENT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_MCUSYS_IDLE_STA (SPM_BASE_ADDRESS + 0x1AC)
    #define MCUSYS_IDLE_STA_ARMBUS_IDLE_TO_26M Fld(1,0,AC_MSKB0)//[0:0]
    #define MCUSYS_IDLE_STA_MP0_CLUSTER_IDLE_TO_PWR_OFF Fld(1,1,AC_MSKB0)//[1:1]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_0 Fld(1,2,AC_MSKB0)//[2:2]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_1 Fld(1,3,AC_MSKB0)//[3:3]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_2 Fld(1,4,AC_MSKB0)//[4:4]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_3 Fld(1,5,AC_MSKB0)//[5:5]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_4 Fld(1,6,AC_MSKB0)//[6:6]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_5 Fld(1,7,AC_MSKB0)//[7:7]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_6 Fld(1,8,AC_MSKB1)//[8:8]
    #define MCUSYS_IDLE_STA_MCUSYS_DDR_EN_7 Fld(1,9,AC_MSKB1)//[9:9]
    #define MCUSYS_IDLE_STA_MP0_CPU_IDLE_TO_PWR_OFF Fld(8,16,AC_FULLB2)//[23:16]
    #define MCUSYS_IDLE_STA_WFI_AF_SEL Fld(8,24,AC_FULLB3)//[31:24]
#define SPM_GIC_WAKEUP_STA (SPM_BASE_ADDRESS + 0x1B0)
    #define GIC_WAKEUP_STA_GIC_WAKEUP Fld(10,10,AC_MSKW21)//[19:10]
#define SPM_SYS_TIMER_OUT_L (SPM_BASE_ADDRESS + 0x1B4)
    #define SYS_TIMER_OUT_L_SYS_TIMER_OUT_L Fld(32,0,AC_FULLDW)//[31:0]

//Page SPM_3
#define SPM_SYS_TIMER_OUT_H (SPM_BASE_ADDRESS + 0x1B8)
    #define SYS_TIMER_OUT_H_SYS_TIMER_OUT_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_CG_CHECK_STA (SPM_BASE_ADDRESS + 0x1BC)
    #define SPM_CG_CHECK_STA_SPM_DEEPIDLE_CG_CHECK_RESULT Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_CG_CHECK_STA_SPM_SODI_CG_CHECK_RESULT Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_CG_CHECK_STA_SPM_SODI3_CG_CHECK_RESULT Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_CG_CHECK_STA_SPM_MCDSR_CG_CHECK_RESULT Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_SPM_DVFS_HISTORY_STA0 (SPM_BASE_ADDRESS + 0x1C0)
    #define SPM_DVFS_HISTORY_STA0_SPM_DVFS_HISTORY_STA0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_HISTORY_STA1 (SPM_BASE_ADDRESS + 0x1C4)
    #define SPM_DVFS_HISTORY_STA1_SPM_DVFS_HISTORY_STA1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DDREN_SLEEP_COUNT (SPM_BASE_ADDRESS + 0x1C8)
    #define SPM_DDREN_SLEEP_COUNT_SPM_DDREN_SLEEP_COUNT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DDREN_WAKE_COUNT (SPM_BASE_ADDRESS + 0x1CC)
    #define SPM_DDREN_WAKE_COUNT_SPM_DDREN_WAKE_COUNT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_APSRC_COUNT (SPM_BASE_ADDRESS + 0x1D0)
    #define SPM_APSRC_COUNT_SPM_APSRC_SLEEP_COUNT Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_APSRC_COUNT_SPM_APSRC_WAKE_COUNT Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_SPM_VRF18_COUNT (SPM_BASE_ADDRESS + 0x1D4)
    #define SPM_VRF18_COUNT_SPM_VRF18_SLEEP_COUNT Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_VRF18_COUNT_SPM_VRF18_WAKE_COUNT Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_SPM_INFRA_COUNT (SPM_BASE_ADDRESS + 0x1D8)
    #define SPM_INFRA_COUNT_SPM_INFRA_SLEEP_COUNT Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_INFRA_COUNT_SPM_INFRA_WAKE_COUNT Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_SPM_26M_COUNT (SPM_BASE_ADDRESS + 0x1DC)
    #define SPM_26M_COUNT_SPM_26M_SLEEP_COUNT Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_26M_COUNT_SPM_26M_WAKE_COUNT Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_MCUSYS_PWR_CON (SPM_BASE_ADDRESS + 0x200)
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_PWR_ON_ACK Fld(1,31,AC_MSKB3)//[31:31]
    #define MCUSYS_PWR_CON_MCUSYS_VPROC_EXT_OFF Fld(1,7,AC_MSKB0)//[7:7]
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_DORMANT_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_RESETPWRON_CONFIG Fld(1,5,AC_MSKB0)//[5:5]
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MCUSYS_PWR_CON_MCUSYS_SPMC_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPUTOP_PWR_CON (SPM_BASE_ADDRESS + 0x204)
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPUTOP Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPUTOP_PWR_CON_MP0_VPROC_EXT_OFF Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_DORMANT_EN_CPUTOP Fld(1,6,AC_MSKB0)//[6:6]
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPUTOP Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_PWR_CLK_DIS_CPUTOP Fld(1,4,AC_MSKB0)//[4:4]
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_PWR_ON_CPUTOP Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPUTOP_PWR_CON_MP0_SPMC_PWR_RST_B_CPUTOP Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU0_PWR_CON (SPM_BASE_ADDRESS + 0x208)
    #define MP0_CPU0_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU0 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU0_PWR_CON_MP0_VPROC_EXT_OFF_CPU0 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU0_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU0 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU0_PWR_CON_MP0_SPMC_PWR_ON_CPU0 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU0_PWR_CON_MP0_SPMC_PWR_RST_B_CPU0 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU1_PWR_CON (SPM_BASE_ADDRESS + 0x20C)
    #define MP0_CPU1_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU1 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU1_PWR_CON_MP0_VPROC_EXT_OFF_CPU1 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU1_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU1 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU1_PWR_CON_MP0_SPMC_PWR_ON_CPU1 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU1_PWR_CON_MP0_SPMC_PWR_RST_B_CPU1 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU2_PWR_CON (SPM_BASE_ADDRESS + 0x210)
    #define MP0_CPU2_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU2 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU2_PWR_CON_MP0_VPROC_EXT_OFF_CPU2 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU2_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU2 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU2_PWR_CON_MP0_SPMC_PWR_ON_CPU2 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU2_PWR_CON_MP0_SPMC_PWR_RST_B_CPU2 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU3_PWR_CON (SPM_BASE_ADDRESS + 0x214)
    #define MP0_CPU3_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU3 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU3_PWR_CON_MP0_VPROC_EXT_OFF_CPU3 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU3_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU3 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU3_PWR_CON_MP0_SPMC_PWR_ON_CPU3 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU3_PWR_CON_MP0_SPMC_PWR_RST_B_CPU3 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU4_PWR_CON (SPM_BASE_ADDRESS + 0x218)
    #define MP0_CPU4_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU4 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU4_PWR_CON_MP0_VPROC_EXT_OFF_CPU4 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU4_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU4 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU4_PWR_CON_MP0_SPMC_PWR_ON_CPU4 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU4_PWR_CON_MP0_SPMC_PWR_RST_B_CPU4 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU5_PWR_CON (SPM_BASE_ADDRESS + 0x21C)
    #define MP0_CPU5_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU5 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU5_PWR_CON_MP0_VPROC_EXT_OFF_CPU5 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU5_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU5 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU5_PWR_CON_MP0_SPMC_PWR_ON_CPU5 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU5_PWR_CON_MP0_SPMC_PWR_RST_B_CPU5 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU6_PWR_CON (SPM_BASE_ADDRESS + 0x220)
    #define MP0_CPU6_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU6 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU6_PWR_CON_MP0_VPROC_EXT_OFF_CPU6 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU6_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU6 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU6_PWR_CON_MP0_SPMC_PWR_ON_CPU6 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU6_PWR_CON_MP0_SPMC_PWR_RST_B_CPU6 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU7_PWR_CON (SPM_BASE_ADDRESS + 0x224)
    #define MP0_CPU7_PWR_CON_MP0_SPMC_PWR_ON_ACK_CPU7 Fld(1,31,AC_MSKB3)//[31:31]
    #define MP0_CPU7_PWR_CON_MP0_VPROC_EXT_OFF_CPU7 Fld(1,7,AC_MSKB0)//[7:7]
    #define MP0_CPU7_PWR_CON_MP0_SPMC_RESETPWRON_CONFIG_CPU7 Fld(1,5,AC_MSKB0)//[5:5]
    #define MP0_CPU7_PWR_CON_MP0_SPMC_PWR_ON_CPU7 Fld(1,2,AC_MSKB0)//[2:2]
    #define MP0_CPU7_PWR_CON_MP0_SPMC_PWR_RST_B_CPU7 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU0_WFI_EN (SPM_BASE_ADDRESS + 0x228)
    #define MP0_CPU0_WFI_EN_MP0_CPU0_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU1_WFI_EN (SPM_BASE_ADDRESS + 0x22C)
    #define MP0_CPU1_WFI_EN_MP0_CPU1_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU2_WFI_EN (SPM_BASE_ADDRESS + 0x230)
    #define MP0_CPU2_WFI_EN_MP0_CPU2_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU3_WFI_EN (SPM_BASE_ADDRESS + 0x234)
    #define MP0_CPU3_WFI_EN_MP0_CPU3_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU4_WFI_EN (SPM_BASE_ADDRESS + 0x238)
    #define MP0_CPU4_WFI_EN_MP0_CPU4_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU5_WFI_EN (SPM_BASE_ADDRESS + 0x23C)
    #define MP0_CPU5_WFI_EN_MP0_CPU5_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU6_WFI_EN (SPM_BASE_ADDRESS + 0x240)
    #define MP0_CPU6_WFI_EN_MP0_CPU6_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MP0_CPU7_WFI_EN (SPM_BASE_ADDRESS + 0x244)
    #define MP0_CPU7_WFI_EN_MP0_CPU7_WFI_EN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_ARMPLL_CLK_SEL (SPM_BASE_ADDRESS + 0x248)
    #define ARMPLL_CLK_SEL_ARMPLL_CLK_SEL Fld(4,0,AC_MSKB0)//[3:0]
#define SPM_ARMPLL_CLK_CON (SPM_BASE_ADDRESS + 0x24C)
    #define ARMPLL_CLK_CON_SC_ARM_FHC_PAUSE Fld(4,0,AC_MSKB0)//[3:0]
    #define ARMPLL_CLK_CON_SC_ARM_CK_OFF Fld(4,4,AC_MSKB0)//[7:4]
    #define ARMPLL_CLK_CON_SC_ARMPLL_OFF Fld(1,8,AC_MSKB1)//[8:8]
    #define ARMPLL_CLK_CON_SC_ARMBPLL_OFF Fld(1,9,AC_MSKB1)//[9:9]
    #define ARMPLL_CLK_CON_SC_ARMBBPLL_OFF Fld(1,10,AC_MSKB1)//[10:10]
    #define ARMPLL_CLK_CON_SC_CCIPLL_CKOFF Fld(1,11,AC_MSKB1)//[11:11]
    #define ARMPLL_CLK_CON_SC_ARMDDS_OFF Fld(1,12,AC_MSKB1)//[12:12]
    #define ARMPLL_CLK_CON_SC_ARMBPLL_S_OFF Fld(1,13,AC_MSKB1)//[13:13]
    #define ARMPLL_CLK_CON_SC_ARMBBPLL_S_OFF Fld(1,14,AC_MSKB1)//[14:14]
    #define ARMPLL_CLK_CON_SC_CCIPLL_PWROFF Fld(1,15,AC_MSKB1)//[15:15]
    #define ARMPLL_CLK_CON_SC_ARMPLLOUT_OFF Fld(1,16,AC_MSKB2)//[16:16]
    #define ARMPLL_CLK_CON_SC_ARMBPLLOUT_OFF Fld(1,17,AC_MSKB2)//[17:17]
    #define ARMPLL_CLK_CON_SC_ARMBBPLLOUT_OFF Fld(1,18,AC_MSKB2)//[18:18]
    #define ARMPLL_CLK_CON_SC_CCIPLL_OUT_OFF Fld(1,19,AC_MSKB2)//[19:19]
#define SPM_CPU_SPARE_CON (SPM_BASE_ADDRESS + 0x250)
    #define CPU_SPARE_CON_CPU_SPARE_CON Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_CPU_SPARE_CON_SET (SPM_BASE_ADDRESS + 0x254)
    #define CPU_SPARE_CON_SET_CPU_SPARE_CON_SET Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_CPU_SPARE_CON_CLR (SPM_BASE_ADDRESS + 0x258)
    #define CPU_SPARE_CON_CLR_CPU_SPARE_CON_CLR Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_EXT_INT_WAKEUP_REQ (SPM_BASE_ADDRESS + 0x25C)
    #define EXT_INT_WAKEUP_REQ_EXT_INT_WAKEUP_REQ Fld(10,0,AC_MSKW10)//[9:0]
#define SPM_EXT_INT_WAKEUP_REQ_SET (SPM_BASE_ADDRESS + 0x260)
    #define EXT_INT_WAKEUP_REQ_SET_EXT_INT_WAKEUP_REQ_SET Fld(10,0,AC_MSKW10)//[9:0]
#define SPM_EXT_INT_WAKEUP_REQ_CLR (SPM_BASE_ADDRESS + 0x264)
    #define EXT_INT_WAKEUP_REQ_CLR_EXT_INT_WAKEUP_REQ_CLR Fld(10,0,AC_MSKW10)//[9:0]
#define SPM_ROOT_CPUTOP_ADDR (SPM_BASE_ADDRESS + 0x268)
    #define ROOT_CPUTOP_ADDR_ROOT_CPUTOP_ADDR Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_ROOT_CORE_ADDR (SPM_BASE_ADDRESS + 0x26C)
    #define ROOT_CORE_ADDR_ROOT_CORE_ADDR Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_CON (SPM_BASE_ADDRESS + 0x274)
    #define SYS_TIMER_CON_SYS_TIMER_START Fld(1,0,AC_MSKB0)//[0:0]
    #define SYS_TIMER_CON_SYS_TIMER_UPDATE Fld(1,1,AC_MSKB0)//[1:1]
    #define SYS_TIMER_CON_SYS_TIMER_START_DONE Fld(1,2,AC_MSKB0)//[2:2]
    #define SYS_TIMER_CON_SYS_TIMER_UPDATE_DONE Fld(1,3,AC_MSKB0)//[3:3]
    #define SYS_TIMER_CON_SYS_TIMER_ID Fld(8,8,AC_FULLB1)//[15:8]
#define SPM_SYS_TIMER_START_POINT_L (SPM_BASE_ADDRESS + 0x278)
    #define SYS_TIMER_START_POINT_L_SYS_TIMER_START_POINT_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_START_POINT_H (SPM_BASE_ADDRESS + 0x27C)
    #define SYS_TIMER_START_POINT_H_SYS_TIMER_START_POINT_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_0_L (SPM_BASE_ADDRESS + 0x280)
    #define SYS_TIMER_LATCH_OUT_0_L_SYS_TIMER_LATCH_OUT_0_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_0_H (SPM_BASE_ADDRESS + 0x284)
    #define SYS_TIMER_LATCH_OUT_0_H_SYS_TIMER_LATCH_OUT_0_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_1_L (SPM_BASE_ADDRESS + 0x288)
    #define SYS_TIMER_LATCH_OUT_1_L_SYS_TIMER_LATCH_OUT_1_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_1_H (SPM_BASE_ADDRESS + 0x28C)
    #define SYS_TIMER_LATCH_OUT_1_H_SYS_TIMER_LATCH_OUT_1_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_2_L (SPM_BASE_ADDRESS + 0x290)
    #define SYS_TIMER_LATCH_OUT_2_L_SYS_TIMER_LATCH_OUT_2_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_2_H (SPM_BASE_ADDRESS + 0x294)
    #define SYS_TIMER_LATCH_OUT_2_H_SYS_TIMER_LATCH_OUT_2_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_3_L (SPM_BASE_ADDRESS + 0x298)
    #define SYS_TIMER_LATCH_OUT_3_L_SYS_TIMER_LATCH_OUT_3_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_3_H (SPM_BASE_ADDRESS + 0x29C)
    #define SYS_TIMER_LATCH_OUT_3_H_SYS_TIMER_LATCH_OUT_3_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_4_L (SPM_BASE_ADDRESS + 0x2A0)
    #define SYS_TIMER_LATCH_OUT_4_L_SYS_TIMER_LATCH_OUT_4_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_4_H (SPM_BASE_ADDRESS + 0x2A4)
    #define SYS_TIMER_LATCH_OUT_4_H_SYS_TIMER_LATCH_OUT_4_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_5_L (SPM_BASE_ADDRESS + 0x2A8)
    #define SYS_TIMER_LATCH_OUT_5_L_SYS_TIMER_LATCH_OUT_5_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_5_H (SPM_BASE_ADDRESS + 0x2AC)
    #define SYS_TIMER_LATCH_OUT_5_H_SYS_TIMER_LATCH_OUT_5_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_6_L (SPM_BASE_ADDRESS + 0x2B0)
    #define SYS_TIMER_LATCH_OUT_6_L_SYS_TIMER_LATCH_OUT_6_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_6_H (SPM_BASE_ADDRESS + 0x2B4)
    #define SYS_TIMER_LATCH_OUT_6_H_SYS_TIMER_LATCH_OUT_6_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_7_L (SPM_BASE_ADDRESS + 0x2B8)
    #define SYS_TIMER_LATCH_OUT_7_L_SYS_TIMER_LATCH_OUT_7_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_7_H (SPM_BASE_ADDRESS + 0x2BC)
    #define SYS_TIMER_LATCH_OUT_7_H_SYS_TIMER_LATCH_OUT_7_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_8_L (SPM_BASE_ADDRESS + 0x2C0)
    #define SYS_TIMER_LATCH_OUT_8_L_SYS_TIMER_LATCH_OUT_8_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_8_H (SPM_BASE_ADDRESS + 0x2C4)
    #define SYS_TIMER_LATCH_OUT_8_H_SYS_TIMER_LATCH_OUT_8_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_9_L (SPM_BASE_ADDRESS + 0x2C8)
    #define SYS_TIMER_LATCH_OUT_9_L_SYS_TIMER_LATCH_OUT_9_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_9_H (SPM_BASE_ADDRESS + 0x2CC)
    #define SYS_TIMER_LATCH_OUT_9_H_SYS_TIMER_LATCH_OUT_9_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_10_L (SPM_BASE_ADDRESS + 0x2D0)
    #define SYS_TIMER_LATCH_OUT_10_L_SYS_TIMER_LATCH_OUT_10_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_10_H (SPM_BASE_ADDRESS + 0x2D4)
    #define SYS_TIMER_LATCH_OUT_10_H_SYS_TIMER_LATCH_OUT_10_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_11_L (SPM_BASE_ADDRESS + 0x2D8)
    #define SYS_TIMER_LATCH_OUT_11_L_SYS_TIMER_LATCH_OUT_11_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_11_H (SPM_BASE_ADDRESS + 0x2DC)
    #define SYS_TIMER_LATCH_OUT_11_H_SYS_TIMER_LATCH_OUT_11_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_12_L (SPM_BASE_ADDRESS + 0x2E0)
    #define SYS_TIMER_LATCH_OUT_12_L_SYS_TIMER_LATCH_OUT_12_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_12_H (SPM_BASE_ADDRESS + 0x2E4)
    #define SYS_TIMER_LATCH_OUT_12_H_SYS_TIMER_LATCH_OUT_12_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_13_L (SPM_BASE_ADDRESS + 0x2E8)
    #define SYS_TIMER_LATCH_OUT_13_L_SYS_TIMER_LATCH_OUT_13_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_13_H (SPM_BASE_ADDRESS + 0x2EC)
    #define SYS_TIMER_LATCH_OUT_13_H_SYS_TIMER_LATCH_OUT_13_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_14_L (SPM_BASE_ADDRESS + 0x2F0)
    #define SYS_TIMER_LATCH_OUT_14_L_SYS_TIMER_LATCH_OUT_14_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_14_H (SPM_BASE_ADDRESS + 0x2F4)
    #define SYS_TIMER_LATCH_OUT_14_H_SYS_TIMER_LATCH_OUT_14_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_15_L (SPM_BASE_ADDRESS + 0x2F8)
    #define SYS_TIMER_LATCH_OUT_15_L_SYS_TIMER_LATCH_OUT_15_L Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SYS_TIMER_LATCH_OUT_15_H (SPM_BASE_ADDRESS + 0x2FC)
    #define SYS_TIMER_LATCH_OUT_15_H_SYS_TIMER_LATCH_OUT_15_H Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_VDE_PWR_CON (SPM_BASE_ADDRESS + 0x300)
    #define VDE_PWR_CON_VDE_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define VDE_PWR_CON_VDE_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define VDE_PWR_CON_VDE_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VDE_PWR_CON_VDE_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VDE_PWR_CON_VDE_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VDE_PWR_CON_VDE_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VDE_PWR_CON_VDE_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VEN_PWR_CON (SPM_BASE_ADDRESS + 0x304)
    #define VEN_PWR_CON_VEN_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define VEN_PWR_CON_VEN_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define VEN_PWR_CON_VEN_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VEN_PWR_CON_VEN_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VEN_PWR_CON_VEN_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VEN_PWR_CON_VEN_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VEN_PWR_CON_VEN_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_ISP_PWR_CON (SPM_BASE_ADDRESS + 0x308)
    #define ISP_PWR_CON_ISP_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define ISP_PWR_CON_ISP_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define ISP_PWR_CON_ISP_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define ISP_PWR_CON_ISP_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define ISP_PWR_CON_ISP_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define ISP_PWR_CON_ISP_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define ISP_PWR_CON_ISP_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_DIS_PWR_CON (SPM_BASE_ADDRESS + 0x30C)
    #define DIS_PWR_CON_DIS_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define DIS_PWR_CON_DIS_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define DIS_PWR_CON_DIS_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define DIS_PWR_CON_DIS_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define DIS_PWR_CON_DIS_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define DIS_PWR_CON_DIS_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define DIS_PWR_CON_DIS_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_IFR_PWR_CON (SPM_BASE_ADDRESS + 0x310)
    #define IFR_PWR_CON_IFR_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define IFR_PWR_CON_IFR_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define IFR_PWR_CON_IFR_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define IFR_PWR_CON_IFR_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define IFR_PWR_CON_IFR_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define IFR_PWR_CON_IFR_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define IFR_PWR_CON_IFR_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_DPY_PWR_CON (SPM_BASE_ADDRESS + 0x314)
    #define DPY_PWR_CON_DPY_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define DPY_PWR_CON_DPY_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define DPY_PWR_CON_DPY_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define DPY_PWR_CON_DPY_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define DPY_PWR_CON_DPY_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define DPY_PWR_CON_DPY_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define DPY_PWR_CON_DPY_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MD1_PWR_CON (SPM_BASE_ADDRESS + 0x318)
    #define MD1_PWR_CON_MD1_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MD1_PWR_CON_MD1_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MD1_PWR_CON_MD1_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MD1_PWR_CON_MD1_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MD1_PWR_CON_MD1_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MD1_PWR_CON_MD1_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_AUDIO_PWR_CON (SPM_BASE_ADDRESS + 0x31C)
    #define AUDIO_PWR_CON_AUDIO_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define AUDIO_PWR_CON_AUDIO_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define AUDIO_PWR_CON_AUDIO_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define AUDIO_PWR_CON_AUDIO_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define AUDIO_PWR_CON_AUDIO_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define AUDIO_PWR_CON_AUDIO_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define AUDIO_PWR_CON_AUDIO_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_CONN_PWR_CON (SPM_BASE_ADDRESS + 0x320)
    #define CONN_PWR_CON_CONN_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define CONN_PWR_CON_CONN_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define CONN_PWR_CON_CONN_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define CONN_PWR_CON_CONN_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define CONN_PWR_CON_CONN_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_CAM_PWR_CON (SPM_BASE_ADDRESS + 0x324)
    #define CAM_PWR_CON_CAM_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define CAM_PWR_CON_CAM_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define CAM_PWR_CON_CAM_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define CAM_PWR_CON_CAM_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define CAM_PWR_CON_CAM_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define CAM_PWR_CON_CAM_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define CAM_PWR_CON_CAM_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MFG0_PWR_CON (SPM_BASE_ADDRESS + 0x328)
    #define MFG0_PWR_CON_MFG0_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define MFG0_PWR_CON_MFG0_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MFG0_PWR_CON_MFG0_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MFG0_PWR_CON_MFG0_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MFG0_PWR_CON_MFG0_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MFG0_PWR_CON_MFG0_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MFG0_PWR_CON_MFG0_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MFG1_PWR_CON (SPM_BASE_ADDRESS + 0x32C)
    #define MFG1_PWR_CON_MFG1_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define MFG1_PWR_CON_MFG1_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MFG1_PWR_CON_MFG1_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MFG1_PWR_CON_MFG1_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MFG1_PWR_CON_MFG1_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MFG1_PWR_CON_MFG1_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MFG1_PWR_CON_MFG1_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MFG2_PWR_CON (SPM_BASE_ADDRESS + 0x330)
    #define MFG2_PWR_CON_MFG2_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define MFG2_PWR_CON_MFG2_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MFG2_PWR_CON_MFG2_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MFG2_PWR_CON_MFG2_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MFG2_PWR_CON_MFG2_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MFG2_PWR_CON_MFG2_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MFG2_PWR_CON_MFG2_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]

//Page SPM_4
#define SPM_MFG3_PWR_CON (SPM_BASE_ADDRESS + 0x334)
    #define MFG3_PWR_CON_MFG3_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define MFG3_PWR_CON_MFG3_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MFG3_PWR_CON_MFG3_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MFG3_PWR_CON_MFG3_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MFG3_PWR_CON_MFG3_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MFG3_PWR_CON_MFG3_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MFG3_PWR_CON_MFG3_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MFG4_PWR_CON (SPM_BASE_ADDRESS + 0x338)
    #define MFG4_PWR_CON_MFG4_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define MFG4_PWR_CON_MFG4_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define MFG4_PWR_CON_MFG4_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define MFG4_PWR_CON_MFG4_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define MFG4_PWR_CON_MFG4_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define MFG4_PWR_CON_MFG4_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define MFG4_PWR_CON_MFG4_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_VCORE_PWR_CON (SPM_BASE_ADDRESS + 0x33C)
    #define VPU_VCORE_PWR_CON_VPU_VCORE_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VPU_VCORE_PWR_CON_VPU_VCORE_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VPU_VCORE_PWR_CON_VPU_VCORE_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VPU_VCORE_PWR_CON_VPU_VCORE_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_VCORE_PWR_CON_VPU_VCORE_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CONN_PWR_CON (SPM_BASE_ADDRESS + 0x340)
    #define VPU_CONN_PWR_CON_VPU_CONN_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VPU_CONN_PWR_CON_VPU_CONN_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VPU_CONN_PWR_CON_VPU_CONN_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VPU_CONN_PWR_CON_VPU_CONN_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CONN_PWR_CON_VPU_CONN_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE0_PWR_CON (SPM_BASE_ADDRESS + 0x344)
    #define VPU_CORE0_PWR_CON_VPU_CORE0_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VPU_CORE0_PWR_CON_VPU_CORE0_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VPU_CORE0_PWR_CON_VPU_CORE0_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VPU_CORE0_PWR_CON_VPU_CORE0_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE0_PWR_CON_VPU_CORE0_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE1_PWR_CON (SPM_BASE_ADDRESS + 0x348)
    #define VPU_CORE1_PWR_CON_VPU_CORE1_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VPU_CORE1_PWR_CON_VPU_CORE1_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VPU_CORE1_PWR_CON_VPU_CORE1_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VPU_CORE1_PWR_CON_VPU_CORE1_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE1_PWR_CON_VPU_CORE1_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE2_PWR_CON (SPM_BASE_ADDRESS + 0x34C)
    #define VPU_CORE2_PWR_CON_VPU_CORE2_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define VPU_CORE2_PWR_CON_VPU_CORE2_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define VPU_CORE2_PWR_CON_VPU_CORE2_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define VPU_CORE2_PWR_CON_VPU_CORE2_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE2_PWR_CON_VPU_CORE2_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_IPE_PWR_CON (SPM_BASE_ADDRESS + 0x350)
    #define IPE_PWR_CON_IPE_SRAM_PDN_ACK Fld(4,12,AC_MSKB1)//[15:12]
    #define IPE_PWR_CON_IPE_SRAM_PDN Fld(4,8,AC_MSKB1)//[11:8]
    #define IPE_PWR_CON_IPE_PWR_CLK_DIS Fld(1,4,AC_MSKB0)//[4:4]
    #define IPE_PWR_CON_IPE_PWR_ON_2ND Fld(1,3,AC_MSKB0)//[3:3]
    #define IPE_PWR_CON_IPE_PWR_ON Fld(1,2,AC_MSKB0)//[2:2]
    #define IPE_PWR_CON_IPE_PWR_ISO Fld(1,1,AC_MSKB0)//[1:1]
    #define IPE_PWR_CON_IPE_PWR_RST_B Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SYSRAM_CON (SPM_BASE_ADDRESS + 0x354)
    #define SYSRAM_CON_SYSRAM_SRAM_PDN Fld(8,16,AC_FULLB2)//[23:16]
    #define SYSRAM_CON_SYSRAM_SRAM_SLEEP_B Fld(8,4,AC_MSKW10)//[11:4]
    #define SYSRAM_CON_SYSRAM_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SYSRAM_CON_SYSRAM_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SYSROM_CON (SPM_BASE_ADDRESS + 0x358)
    #define SYSROM_CON_SYSROM_SRAM_PDN Fld(6,0,AC_MSKB0)//[5:0]
#define SPM_SSPM_SRAM_CON (SPM_BASE_ADDRESS + 0x35C)
    #define SSPM_SRAM_CON_SSPM_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define SSPM_SRAM_CON_SSPM_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SSPM_SRAM_CON_SSPM_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SSPM_SRAM_CON_SSPM_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SCP_SRAM_CON (SPM_BASE_ADDRESS + 0x360)
    #define SCP_SRAM_CON_SCP_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define SCP_SRAM_CON_SCP_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define SCP_SRAM_CON_SCP_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define SCP_SRAM_CON_SCP_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_AUDIO_DSP_CON0 (SPM_BASE_ADDRESS + 0x364)
    #define AUDIO_DSP_CON0_AUDIO_DSP_CON0_SRAM_SLEEP_B Fld(16,4,AC_MSKDW)//[19:4]
    #define AUDIO_DSP_CON0_AUDIO_DSP_CON0_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define AUDIO_DSP_CON0_AUDIO_DSP_CON0_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_AUDIO_DSP_CON1 (SPM_BASE_ADDRESS + 0x368)
    #define AUDIO_DSP_CON1_AUDIO_DSP_CON1_SRAM_PDN Fld(17,0,AC_MSKDW)//[16:0]
#define SPM_DPY_SHU_SRAM_CON (SPM_BASE_ADDRESS + 0x36C)
    #define DPY_SHU_SRAM_CON_DPY_SHU_SRAM_PDN Fld(2,16,AC_MSKB2)//[17:16]
    #define DPY_SHU_SRAM_CON_DPY_SHU_SRAM_SLEEP_B Fld(2,4,AC_MSKB0)//[5:4]
    #define DPY_SHU_SRAM_CON_DPY_SHU_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define DPY_SHU_SRAM_CON_DPY_SHU_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_UFS_SRAM_CON (SPM_BASE_ADDRESS + 0x370)
    #define UFS_SRAM_CON_UFS_SRAM_PDN Fld(5,16,AC_MSKB2)//[20:16]
    #define UFS_SRAM_CON_UFS_SRAM_SLEEP_B Fld(5,4,AC_MSKW10)//[8:4]
    #define UFS_SRAM_CON_UFS_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define UFS_SRAM_CON_UFS_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_PERMI_TBL_RD_SRAM_CON (SPM_BASE_ADDRESS + 0x374)
    #define PERMI_TBL_RD_SRAM_CON_PERMI_TBL_RD_SRAM_PDN Fld(2,16,AC_MSKB2)//[17:16]
    #define PERMI_TBL_RD_SRAM_CON_PERMI_TBL_RD_SRAM_SLEEP_B Fld(2,4,AC_MSKB0)//[5:4]
    #define PERMI_TBL_RD_SRAM_CON_PERMI_TBL_RD_SRAM_ISOINT_B Fld(2,1,AC_MSKB0)//[2:1]
    #define PERMI_TBL_RD_SRAM_CON_PERMI_TBL_RD_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_PERMI_TBL_WR_SRAM_CON (SPM_BASE_ADDRESS + 0x378)
    #define PERMI_TBL_WR_SRAM_CON_PERMI_TBL_WR_SRAM_PDN Fld(2,16,AC_MSKB2)//[17:16]
    #define PERMI_TBL_WR_SRAM_CON_PERMI_TBL_WR_SRAM_SLEEP_B Fld(2,4,AC_MSKB0)//[5:4]
    #define PERMI_TBL_WR_SRAM_CON_PERMI_TBL_WR_SRAM_ISOINT_B Fld(2,1,AC_MSKB0)//[2:1]
    #define PERMI_TBL_WR_SRAM_CON_PERMI_TBL_WR_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_INVD_TBL_RD_SRAM_CON (SPM_BASE_ADDRESS + 0x37C)
    #define INVD_TBL_RD_SRAM_CON_INVD_TBL_RD_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define INVD_TBL_RD_SRAM_CON_INVD_TBL_RD_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define INVD_TBL_RD_SRAM_CON_INVD_TBL_RD_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define INVD_TBL_RD_SRAM_CON_INVD_TBL_RD_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_INVD_TBL_WR_SRAM_CON (SPM_BASE_ADDRESS + 0x380)
    #define INVD_TBL_WR_SRAM_CON_INVD_TBL_WR_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define INVD_TBL_WR_SRAM_CON_INVD_TBL_WR_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define INVD_TBL_WR_SRAM_CON_INVD_TBL_WR_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define INVD_TBL_WR_SRAM_CON_INVD_TBL_WR_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_VCORE_SRAM_CON (SPM_BASE_ADDRESS + 0x384)
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_PDN_ACK Fld(4,28,AC_MSKB3)//[31:28]
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_SLEEP_B_ACK Fld(4,24,AC_MSKB3)//[27:24]
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_PDN Fld(4,16,AC_MSKB2)//[19:16]
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_SLEEP_B Fld(4,4,AC_MSKB0)//[7:4]
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_VCORE_SRAM_CON_VPU_VCORE_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CONN_SRAM_CON (SPM_BASE_ADDRESS + 0x388)
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_PDN_ACK Fld(4,28,AC_MSKB3)//[31:28]
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_SLEEP_B_ACK Fld(4,24,AC_MSKB3)//[27:24]
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_PDN Fld(4,16,AC_MSKB2)//[19:16]
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_SLEEP_B Fld(4,4,AC_MSKB0)//[7:4]
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CONN_SRAM_CON_VPU_CONN_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE0_SRAM_CON (SPM_BASE_ADDRESS + 0x38C)
    #define VPU_CORE0_SRAM_CON_VPU_CORE0_SRAM_PDN Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE0_SRAM_CON_VPU_CORE0_SRAM_SLEEP_B Fld(10,4,AC_MSKW10)//[13:4]
    #define VPU_CORE0_SRAM_CON_VPU_CORE0_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE0_SRAM_CON_VPU_CORE0_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE1_SRAM_CON (SPM_BASE_ADDRESS + 0x390)
    #define VPU_CORE1_SRAM_CON_VPU_CORE1_SRAM_PDN Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE1_SRAM_CON_VPU_CORE1_SRAM_SLEEP_B Fld(10,4,AC_MSKW10)//[13:4]
    #define VPU_CORE1_SRAM_CON_VPU_CORE1_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE1_SRAM_CON_VPU_CORE1_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE2_SRAM_CON (SPM_BASE_ADDRESS + 0x394)
    #define VPU_CORE2_SRAM_CON_VPU_CORE2_SRAM_PDN Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE2_SRAM_CON_VPU_CORE2_SRAM_SLEEP_B Fld(10,4,AC_MSKW10)//[13:4]
    #define VPU_CORE2_SRAM_CON_VPU_CORE2_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define VPU_CORE2_SRAM_CON_VPU_CORE2_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_VPU_CORE0_SRAM_STA (SPM_BASE_ADDRESS + 0x398)
    #define VPU_CORE0_SRAM_STA_VPU_CORE0_SRAM_PDN_ACK Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE0_SRAM_STA_VPU_CORE0_SRAM_SLEEP_B_ACK Fld(10,4,AC_MSKW10)//[13:4]
#define SPM_VPU_CORE1_SRAM_STA (SPM_BASE_ADDRESS + 0x39C)
    #define VPU_CORE1_SRAM_STA_VPU_CORE1_SRAM_PDN_ACK Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE1_SRAM_STA_VPU_CORE1_SRAM_SLEEP_B_ACK Fld(10,4,AC_MSKW10)//[13:4]
#define SPM_VPU_CORE2_SRAM_STA (SPM_BASE_ADDRESS + 0x3A0)
    #define VPU_CORE2_SRAM_STA_VPU_CORE2_SRAM_PDN_ACK Fld(12,16,AC_MSKW32)//[27:16]
    #define VPU_CORE2_SRAM_STA_VPU_CORE2_SRAM_SLEEP_B_ACK Fld(10,4,AC_MSKW10)//[13:4]
#define SPM_DEBUGTOP_SRAM_CON (SPM_BASE_ADDRESS + 0x3A4)
    #define DEBUGTOP_SRAM_CON_DEBUGTOP_SRAM_PDN Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_USB_SRAM_CON (SPM_BASE_ADDRESS + 0x3A8)
    #define USB_SRAM_CON_USB_SRAM_PDN Fld(7,0,AC_MSKB0)//[6:0]
#define SPM_DUMMY_SRAM_CON (SPM_BASE_ADDRESS + 0x3AC)
    #define DUMMY_SRAM_CON_DUMMY_SRAM_PDN Fld(8,16,AC_FULLB2)//[23:16]
    #define DUMMY_SRAM_CON_DUMMY_SRAM_SLEEP_B Fld(8,4,AC_MSKW10)//[11:4]
    #define DUMMY_SRAM_CON_DUMMY_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define DUMMY_SRAM_CON_DUMMY_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MD_EXT_BUCK_ISO_CON (SPM_BASE_ADDRESS + 0x3B0)
    #define MD_EXT_BUCK_ISO_CON_VMODEM_EXT_BUCK_ISO Fld(1,0,AC_MSKB0)//[0:0]
    #define MD_EXT_BUCK_ISO_CON_VMD_EXT_BUCK_ISO Fld(1,1,AC_MSKB0)//[1:1]
#define SPM_EXT_BUCK_ISO (SPM_BASE_ADDRESS + 0x3B4)
    #define EXT_BUCK_ISO_VIMVO_EXT_BUCK_ISO Fld(1,2,AC_MSKB0)//[2:2]
    #define EXT_BUCK_ISO_IPU_EXT_BUCK_ISO Fld(3,5,AC_MSKB0)//[7:5]
#define SPM_DXCC_SRAM_CON (SPM_BASE_ADDRESS + 0x3B8)
    #define DXCC_SRAM_CON_DXCC_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define DXCC_SRAM_CON_DXCC_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define DXCC_SRAM_CON_DXCC_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define DXCC_SRAM_CON_DXCC_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_GCE_SRAM_CON (SPM_BASE_ADDRESS + 0x3BC)
    #define GCE_SRAM_CON_GCE_SRAM_PDN Fld(1,16,AC_MSKB2)//[16:16]
    #define GCE_SRAM_CON_GCE_SRAM_SLEEP_B Fld(1,4,AC_MSKB0)//[4:4]
    #define GCE_SRAM_CON_GCE_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define GCE_SRAM_CON_GCE_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_MSDC_SRAM_CON (SPM_BASE_ADDRESS + 0x3C0)
    #define MSDC_SRAM_CON_MSDC_SRAM_PDN Fld(5,16,AC_MSKB2)//[20:16]
    #define MSDC_SRAM_CON_MSDC_SRAM_SLEEP_B Fld(5,4,AC_MSKW10)//[8:4]
    #define MSDC_SRAM_CON_MSDC_SRAM_ISOINT_B Fld(1,1,AC_MSKB0)//[1:1]
    #define MSDC_SRAM_CON_MSDC_SRAM_CKISO Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_MAS_PAUSE_MASK_B (SPM_BASE_ADDRESS + 0x400)
    #define SPM_MAS_PAUSE_MASK_B_SPM_MAS_PAUSE_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_MAS_PAUSE2_MASK_B (SPM_BASE_ADDRESS + 0x404)
    #define SPM_MAS_PAUSE2_MASK_B_SPM_MAS_PAUSE2_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_MAS_PAUSE3_MASK_B (SPM_BASE_ADDRESS + 0x408)
    #define SPM_MAS_PAUSE3_MASK_B_SPM_MAS_PAUSE3_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_MAS_PAUSE_MM_MASK_B (SPM_BASE_ADDRESS + 0x40C)
    #define SPM_MAS_PAUSE_MM_MASK_B_SPM_MAS_PAUSE_MM_MASK_B Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_MAS_PAUSE_MCU_MASK_B (SPM_BASE_ADDRESS + 0x410)
    #define SPM_MAS_PAUSE_MCU_MASK_B_SPM_MAS_PAUSE_MCU_MASK_B Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM2SW_MAILBOX_0 (SPM_BASE_ADDRESS + 0x414)
    #define SPM2SW_MAILBOX_0_SPM2SW_MAILBOX_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SW_MAILBOX_1 (SPM_BASE_ADDRESS + 0x418)
    #define SPM2SW_MAILBOX_1_SPM2SW_MAILBOX_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SW_MAILBOX_2 (SPM_BASE_ADDRESS + 0x41C)
    #define SPM2SW_MAILBOX_2_SPM2SW_MAILBOX_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SW_MAILBOX_3 (SPM_BASE_ADDRESS + 0x420)
    #define SPM2SW_MAILBOX_3_SPM2SW_MAILBOX_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SW2SPM_MAILBOX_0 (SPM_BASE_ADDRESS + 0x424)
    #define SW2SPM_MAILBOX_0_SW2SPM_MAILBOX_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SW2SPM_MAILBOX_1 (SPM_BASE_ADDRESS + 0x428)
    #define SW2SPM_MAILBOX_1_SW2SPM_MAILBOX_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SW2SPM_MAILBOX_2 (SPM_BASE_ADDRESS + 0x42C)
    #define SW2SPM_MAILBOX_2_SW2SPM_MAILBOX_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SW2SPM_MAILBOX_3 (SPM_BASE_ADDRESS + 0x430)
    #define SW2SPM_MAILBOX_3_SW2SPM_MAILBOX_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_AP_MDSRC_REQ (SPM_BASE_ADDRESS + 0x434)
    #define AP_MDSRC_REQ_AP_MDSMSRC_REQ Fld(1,0,AC_MSKB0)//[0:0]
    #define AP_MDSRC_REQ_AP_L1SMSRC_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define AP_MDSRC_REQ_AP_MD2SRC_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define AP_MDSRC_REQ_AP_MDSMSRC_ACK Fld(1,4,AC_MSKB0)//[4:4]
    #define AP_MDSRC_REQ_AP_L1SMSRC_ACK Fld(1,5,AC_MSKB0)//[5:5]
    #define AP_MDSRC_REQ_AP_MD2SRC_ACK Fld(1,6,AC_MSKB0)//[6:6]
#define SPM_SPM2MD_DVFS_CON (SPM_BASE_ADDRESS + 0x438)
    #define SPM2MD_DVFS_CON_SPM2MD_DVFS_CON Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_MD2SPM_DVFS_CON (SPM_BASE_ADDRESS + 0x43C)
    #define MD2SPM_DVFS_CON_MD2SPM_DVFS_CON Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_ULPOSC_CON (SPM_BASE_ADDRESS + 0x440)
    #define ULPOSC_CON_ULPOSC_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define ULPOSC_CON_ULPOSC_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define ULPOSC_CON_ULPOSC_CG_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define ULPOSC_CON_ULPOSC_CLK_SEL Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_SPM2CONN_MAILBOX (SPM_BASE_ADDRESS + 0x444)
    #define SPM2CONN_MAILBOX_SPM2CONN_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SWINT (SPM_BASE_ADDRESS + 0x448)
    #define SPM_SWINT_SPM_SWINT Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SWINT_SET (SPM_BASE_ADDRESS + 0x44C)
    #define SPM_SWINT_SET_SPM_SWINT_SET Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SWINT_CLR (SPM_BASE_ADDRESS + 0x450)
    #define SPM_SWINT_CLR_SPM_SWINT_CLR Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_AP2MD_PEER_WAKEUP (SPM_BASE_ADDRESS + 0x454)
    #define AP2MD_PEER_WAKEUP_AP2MD_PEER_WAKEUP Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_PLL_CON (SPM_BASE_ADDRESS + 0x458)
    #define SPM_PLL_CON_SC_MAINPLLOUT_OFF Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_PLL_CON_SC_UNIPLLOUT_OFF Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_PLL_CON_SC_MAINPLL_OFF Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_PLL_CON_SC_UNIPLL_OFF Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_PLL_CON_SC_MAINPLL_S_OFF Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_PLL_CON_SC_UNIPLL_S_OFF Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_PLL_CON_SC_SMI_CK_OFF Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_PLL_CON_SC_MD32K_CK_OFF Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_PLL_CON_SC_CKSQ1_OFF Fld(1,18,AC_MSKB2)//[18:18]
#define SPM_SPM_S1_MODE_CH (SPM_BASE_ADDRESS + 0x45C)
    #define SPM_S1_MODE_CH_SPM_S1_MODE_CH Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_S1_MODE_CH_S1_EMI_CK_SWITCH Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_S1_MODE_CH_EMI_SELF_REFRESH_CH Fld(2,16,AC_MSKB2)//[17:16]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL (SPM_BASE_ADDRESS + 0x460)
    #define DRAMC_DPY_CLK_SW_CON_SEL_FULL Fld(32,0,AC_FULLDW)//[31:0] //Lewis add
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DR_GATE_RETRY_EN_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_EMI_CLK_OFF_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_MODE_SW_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DMSUS_OFF_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_MEM_CK_OFF_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_2ND_DLL_EN_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_DLL_EN_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_DLL_CK_EN_SEL Fld(2,14,AC_MSKB1)//[15:14]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DPY_VREF_EN_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_PHYPLL_EN_SEL Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DDRPHY_FB_CK_EN_SEL Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DMDRAMCSHU_ACK_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_EMI_CLK_OFF_ACK_SEL Fld(2,26,AC_MSKB3)//[27:26]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DR_SHORT_QUEUE_ACK_SEL Fld(2,28,AC_MSKB3)//[29:28]
    #define DRAMC_DPY_CLK_SW_CON_SEL_SW_DRAMC_DFS_STA_SEL Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_DRAMC_DPY_CLK_SW_CON (SPM_BASE_ADDRESS + 0x464)
    #define DRAMC_DPY_CLK_SW_CON_SW_DR_GATE_RETRY_EN Fld(2,0,AC_MSKB0)//[1:0]
    #define DRAMC_DPY_CLK_SW_CON_SW_EMI_CLK_OFF Fld(2,2,AC_MSKB0)//[3:2]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_MODE_SW Fld(2,4,AC_MSKB0)//[5:4]
    #define DRAMC_DPY_CLK_SW_CON_SW_DMSUS_OFF Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON_SW_MEM_CK_OFF Fld(2,8,AC_MSKB1)//[9:8]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_2ND_DLL_EN Fld(2,10,AC_MSKB1)//[11:10]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_DLL_EN Fld(2,12,AC_MSKB1)//[13:12]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_DLL_CK_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define DRAMC_DPY_CLK_SW_CON_SW_DPY_VREF_EN Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON_SW_PHYPLL_EN Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON_SW_DDRPHY_FB_CK_EN Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON_SC_DR_SHU_EN_ACK Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON_EMI_CLK_OFF_ACK Fld(2,26,AC_MSKB3)//[27:26]
    #define DRAMC_DPY_CLK_SW_CON_SC_DR_SHORT_QUEUE_ACK Fld(2,28,AC_MSKB3)//[29:28]
    #define DRAMC_DPY_CLK_SW_CON_SC_DRAMC_DFS_STA Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL2 (SPM_BASE_ADDRESS + 0x468)
    #define DRAMC_DPY_CLK_SW_CON_SEL2_FULL Fld(32,0,AC_FULLDW)//[31:0] //Lewis add
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_PHYPLL_SHU_EN_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_PHYPLL2_SHU_EN_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_PHYPLL_MODE_SW_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_PHYPLL2_MODE_SW_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHORT_QUEUE_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHU_EN_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHU_LEVEL_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHU_LEVEL_SRAM_CH0_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DR_SHU_LEVEL_SRAM_CH1_SEL Fld(1,12,AC_MSKB1)//[12:12]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DPY_BCLK_ENABLE_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_SHU_RESTORE_SEL Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DPHY_PRECAL_UP_SEL Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DPHY_RXDLY_TRACKING_EN_SEL Fld(2,22,AC_MSKB2)//[23:22]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_TX_TRACKING_DIS_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DMYRD_MOD_SEL Fld(2,26,AC_MSKB3)//[27:26]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DMYRD_INTV_SEL Fld(2,28,AC_MSKB3)//[29:28]
    #define DRAMC_DPY_CLK_SW_CON_SEL2_SW_DMYRD_EN_SEL Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_DRAMC_DPY_CLK_SW_CON2 (SPM_BASE_ADDRESS + 0x46C)
    #define DRAMC_DPY_CLK_SW_CON2_SW_PHYPLL_SHU_EN Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SW_CON2_SW_PHYPLL2_SHU_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SW_CON2_SW_PHYPLL_MODE_SW Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SW_CON2_SW_PHYPLL2_MODE_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_SHORT_QUEUE Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_SHU_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_SHU_LEVEL Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_SHU_LEVEL_SRAM_CH0 Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DR_SHU_LEVEL_SRAM_CH1 Fld(4,12,AC_MSKB1)//[15:12]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DPY_BCLK_ENABLE Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON2_SW_SHU_RESTORE Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DPHY_PRECAL_UP Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DPHY_RXDLY_TRACKING_EN Fld(2,22,AC_MSKB2)//[23:22]
    #define DRAMC_DPY_CLK_SW_CON2_SW_TX_TRACKING_DIS Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DMYRD_MOD Fld(2,26,AC_MSKB3)//[27:26]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DMYRD_INTV Fld(2,28,AC_MSKB3)//[29:28]
    #define DRAMC_DPY_CLK_SW_CON2_SW_DMYRD_EN Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_DRAMC_DPY_CLK_SW_CON_SEL3 (SPM_BASE_ADDRESS + 0x470)
    #define DRAMC_DPY_CLK_SW_CON_SEL3_FULL Fld(32,0,AC_FULLDW)//[31:0] //Lewis add
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SRAM_LOAD_SEL Fld(2,0,AC_MSKB0)//[1:0]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SRAM_RESTORE_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SHU_LEVEL_SRAM_LATCH_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DRS_DIS_REQ_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_TX_TRACK_RETRY_EN_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_RESERVED_0_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_RESERVED_1_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_RESERVED_2_SEL Fld(2,14,AC_MSKB1)//[15:14]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_RESERVED_3_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_RESERVED_4_SEL Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SRAM_LOAD_ACK_SEL Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SRAM_PLL_LOAD_ACK_SEL Fld(2,22,AC_MSKB2)//[23:22]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DR_SRAM_RESTORE_ACK_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON_SEL3_SW_DRS_DIS_ACK_SEL Fld(2,26,AC_MSKB3)//[27:26]

//Page SPM_5
#define SPM_DRAMC_DPY_CLK_SW_CON3 (SPM_BASE_ADDRESS + 0x474)
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SRAM_LOAD Fld(2,0,AC_MSKB0)//[1:0]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SRAM_RESTORE Fld(2,2,AC_MSKB0)//[3:2]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_SHU_LEVEL_SRAM_LATCH Fld(2,4,AC_MSKB0)//[5:4]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DRS_DIS_REQ Fld(2,6,AC_MSKB0)//[7:6]
    #define DRAMC_DPY_CLK_SW_CON3_SW_TX_TRACK_RETRY_EN Fld(2,8,AC_MSKB1)//[9:8]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_RESERVED_0 Fld(2,10,AC_MSKB1)//[11:10]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_RESERVED_1 Fld(2,12,AC_MSKB1)//[13:12]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_RESERVED_2 Fld(2,14,AC_MSKB1)//[15:14]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_RESERVED_3 Fld(2,16,AC_MSKB2)//[17:16]
    #define DRAMC_DPY_CLK_SW_CON3_SW_DR_RESERVED_4 Fld(2,18,AC_MSKB2)//[19:18]
    #define DRAMC_DPY_CLK_SW_CON3_SC_DR_SRAM_LOAD_ACK Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_DPY_CLK_SW_CON3_SC_DR_SRAM_PLL_LOAD_ACK Fld(2,22,AC_MSKB2)//[23:22]
    #define DRAMC_DPY_CLK_SW_CON3_SC_DR_SRAM_RESTORE_ACK Fld(2,24,AC_MSKB3)//[25:24]
    #define DRAMC_DPY_CLK_SW_CON3_SC_DRS_DIS_ACK Fld(2,26,AC_MSKB3)//[27:26]
#define SPM_DRAMC_DPY_CLK_SPM_CON (SPM_BASE_ADDRESS + 0x478)
    #define DRAMC_DPY_CLK_SPM_CON_SC_DMYRD_EN_MOD_SEL_PCM Fld(1,0,AC_MSKB0)//[0:0]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DMYRD_INTV_SEL_PCM Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DMYRD_EN_PCM Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DRS_DIS_REQ_PCM Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_GATE_RETRY_EN_PCM Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SHU_LEVEL_SRAM_CH0_PCM Fld(4,5,AC_MSKW10)//[8:5]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SHU_LEVEL_SRAM_CH1_PCM Fld(4,9,AC_MSKB1)//[12:9]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SHORT_QUEUE_PCM Fld(1,13,AC_MSKB1)//[13:13]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_0_PCM Fld(1,14,AC_MSKB1)//[14:14]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_1_PCM Fld(1,15,AC_MSKB1)//[15:15]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_2_PCM Fld(1,16,AC_MSKB2)//[16:16]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_3_PCM Fld(1,17,AC_MSKB2)//[17:17]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_4_PCM Fld(1,18,AC_MSKB2)//[18:18]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_RESERVED_5_PCM Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SRAM_LOAD_ACK_ALL Fld(1,20,AC_MSKB2)//[20:20]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SRAM_PLL_LOAD_ACK_ALL Fld(1,21,AC_MSKB2)//[21:21]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DR_SRAM_RESTORE_ACK_ALL Fld(1,22,AC_MSKB2)//[22:22]
    #define DRAMC_DPY_CLK_SPM_CON_SC_DRS_DIS_ACK_ALL Fld(1,23,AC_MSKB2)//[23:23]
    #define DRAMC_DPY_CLK_SPM_CON_DR_SHORT_QUEUE_ACK_ALL Fld(1,24,AC_MSKB3)//[24:24]
    #define DRAMC_DPY_CLK_SPM_CON_DRAMC_SPCMD_APSRC_REQ Fld(1,25,AC_MSKB3)//[25:25]
#define SPM_SPM_MEM_CK_SEL (SPM_BASE_ADDRESS + 0x47C)
    #define SPM_MEM_CK_SEL_SC_MEM_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_SEMA_M0 (SPM_BASE_ADDRESS + 0x480)
    #define SPM_SEMA_M0_SPM_SEMA_M0 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M1 (SPM_BASE_ADDRESS + 0x484)
    #define SPM_SEMA_M1_SPM_SEMA_M1 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M2 (SPM_BASE_ADDRESS + 0x488)
    #define SPM_SEMA_M2_SPM_SEMA_M2 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M3 (SPM_BASE_ADDRESS + 0x48C)
    #define SPM_SEMA_M3_SPM_SEMA_M3 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M4 (SPM_BASE_ADDRESS + 0x490)
    #define SPM_SEMA_M4_SPM_SEMA_M4 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M5 (SPM_BASE_ADDRESS + 0x494)
    #define SPM_SEMA_M5_SPM_SEMA_M5 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M6 (SPM_BASE_ADDRESS + 0x498)
    #define SPM_SEMA_M6_SPM_SEMA_M6 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_SEMA_M7 (SPM_BASE_ADDRESS + 0x49C)
    #define SPM_SEMA_M7_SPM_SEMA_M7 Fld(8,0,AC_FULLB0)//[7:0]
#define SPM_SPM_AP_SEMA (SPM_BASE_ADDRESS + 0x4A0)
    #define SPM_AP_SEMA_SPM_AP_SEMA Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_SPM_SEMA (SPM_BASE_ADDRESS + 0x4A4)
    #define SPM_SPM_SEMA_SPM_SPM_SEMA Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_SSPM_CON (SPM_BASE_ADDRESS + 0x4A8)
    #define SPM_SSPM_CON_SC_SPM2SSPM_WAKEUP Fld(4,0,AC_MSKB0)//[3:0]
    #define SPM_SSPM_CON_SC_SSPM2SPM_WAKEUP Fld(4,4,AC_MSKB0)//[7:4]
    #define SPM_SSPM_CON_REG_MD32_26M_CK_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_SSPM_CON_REG_MD32_DCM_EN Fld(1,9,AC_MSKB1)//[9:9]
#define SPM_SPM_SCP_CON (SPM_BASE_ADDRESS + 0x4AC)
    #define SPM_SCP_CON_SC_SPM2SCP_WAKEUP Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_SCP_CON_SC_SCP2SPM_WAKEUP Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_SCP_CON_REG_SCP_26M_CK_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_SCP_CON_REG_SCP_DCM_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_SCP_CON_SCP_SECURE_V_REQ_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_SCP_CON_SCP_SLP_REQ Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_SCP_CON_SCP_SLP_ACK Fld(1,9,AC_MSKB1)//[9:9]
#define SPM_SPM_ADSP_CON (SPM_BASE_ADDRESS + 0x4B0)
    #define SPM_ADSP_CON_SC_SPM2ADSP_WAKEUP Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_ADSP_CON_SC_ADSP2SPM_WAKEUP Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ADSP_CON_ADSP_CLK_ON Fld(1,5,AC_MSKB0)//[5:5]
#define SPM_SPM2ADSP_MAILBOX (SPM_BASE_ADDRESS + 0x4B4)
    #define SPM2ADSP_MAILBOX_SPM2ADSP_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_ADSP2SPM_MAILBOX (SPM_BASE_ADDRESS + 0x4B8)
    #define ADSP2SPM_MAILBOX_ADSP2SPM_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SCP_MAILBOX (SPM_BASE_ADDRESS + 0x4BC)
    #define SPM_SCP_MAILBOX_SPM_SCP_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SCP_SPM_MAILBOX (SPM_BASE_ADDRESS + 0x4C0)
    #define SCP_SPM_MAILBOX_SCP_SPM_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SSPM_MAILBOX_0 (SPM_BASE_ADDRESS + 0x4C4)
    #define SPM2SSPM_MAILBOX_0_SPM2SSPM_MAILBOX_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SSPM_MAILBOX_1 (SPM_BASE_ADDRESS + 0x4C8)
    #define SPM2SSPM_MAILBOX_1_SPM2SSPM_MAILBOX_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SSPM_MAILBOX_2 (SPM_BASE_ADDRESS + 0x4CC)
    #define SPM2SSPM_MAILBOX_2_SPM2SSPM_MAILBOX_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM2SSPM_MAILBOX_3 (SPM_BASE_ADDRESS + 0x4D0)
    #define SPM2SSPM_MAILBOX_3_SPM2SSPM_MAILBOX_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SSPM2SPM_MAILBOX_0 (SPM_BASE_ADDRESS + 0x4D4)
    #define SSPM2SPM_MAILBOX_0_SSPM2SPM_MAILBOX_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SSPM2SPM_MAILBOX_1 (SPM_BASE_ADDRESS + 0x4D8)
    #define SSPM2SPM_MAILBOX_1_SSPM2SPM_MAILBOX_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SSPM2SPM_MAILBOX_2 (SPM_BASE_ADDRESS + 0x4DC)
    #define SSPM2SPM_MAILBOX_2_SSPM2SPM_MAILBOX_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SSPM2SPM_MAILBOX_3 (SPM_BASE_ADDRESS + 0x4E0)
    #define SSPM2SPM_MAILBOX_3_SSPM2SPM_MAILBOX_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_CIRQ_CON (SPM_BASE_ADDRESS + 0x4E4)
    #define SPM_CIRQ_CON_CIRQ_CLK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SW2SPM_INT (SPM_BASE_ADDRESS + 0x4E8)
    #define SW2SPM_INT_SW2SPM_INT Fld(4,0,AC_MSKB0)//[3:0]
#define SPM_SW2SPM_INT_SET (SPM_BASE_ADDRESS + 0x4EC)
    #define SW2SPM_INT_SET_SW2SPM_INT_SET Fld(4,0,AC_MSKB0)//[3:0]
#define SPM_SW2SPM_INT_CLR (SPM_BASE_ADDRESS + 0x4F0)
    #define SW2SPM_INT_CLR_SW2SPM_INT_CLR Fld(4,0,AC_MSKB0)//[3:0]
#define SPM_SPM_DVFS_MISC (SPM_BASE_ADDRESS + 0x4F4)
    #define SPM_DVFS_MISC_MSDC_DVFS_REQUEST Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_DVFS_MISC_SPM2EMI_SLP_PROT_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_DVFS_MISC_SPM_DVFS_FORCE_ENABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_DVFS_MISC_FORCE_DVFS_WAKE Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_DVFS_MISC_SPM_DVFSRC_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_DVFS_MISC_SPM_DVFS_HISTORY_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_DVFS_MISC_DVFSRC_IRQ_WAKEUP_EVENT_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_DVFS_MISC_SPM2RC_EVENT_ABORT Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_DVFS_MISC_MM_DVFS_HALT Fld(5,8,AC_MSKB1)//[12:8]
    #define SPM_DVFS_MISC_EMI_SLP_IDLE Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_DVFS_MISC_SDIO_READY_TO_SPM Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_DVFS_MISC_SC_MM_CK_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define SPM_DVFS_MISC_SC_MM_CK_SEL_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SPM_DVFS_MISC_SPM2MM_FORCE_ULTRA Fld(1,21,AC_MSKB2)//[21:21]
    #define SPM_DVFS_MISC_SPM2MM_DBL_OSTD_ACT Fld(1,22,AC_MSKB2)//[22:22]
    #define SPM_DVFS_MISC_SPM2MM_ULTRAREQ Fld(1,23,AC_MSKB2)//[23:23]
    #define SPM_DVFS_MISC_SPM2MD_ULTRAREQ Fld(1,24,AC_MSKB3)//[24:24]
    #define SPM_DVFS_MISC_SPM2ISP_ULTRAREQ Fld(1,25,AC_MSKB3)//[25:25]
    #define SPM_DVFS_MISC_MM2SPM_FORCE_ULTRA_ACK_D2T Fld(1,26,AC_MSKB3)//[26:26]
    #define SPM_DVFS_MISC_MM2SPM_DBL_OSTD_ACT_ACK_D2T Fld(1,27,AC_MSKB3)//[27:27]
    #define SPM_DVFS_MISC_SPM2ISP_ULTRAACK_D2T Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_DVFS_MISC_SPM2MM_ULTRAACK_D2T Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_DVFS_MISC_SPM2MD_ULTRAACK_D2T Fld(1,30,AC_MSKB3)//[30:30]
#define SPM_SCP_VCORE_LEVEL (SPM_BASE_ADDRESS + 0x4F8)
    #define SCP_VCORE_LEVEL_SCP_VCORE_LEVEL Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_CONN2SPM_MAILBOX (SPM_BASE_ADDRESS + 0x4FC)
    #define CONN2SPM_MAILBOX_CONN2SPM_MAILBOX Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SRCLKEN_RC_CFG (SPM_BASE_ADDRESS + 0x500)
    #define SRCLKEN_RC_CFG_SRCLKEN_RC_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CENTRAL_CFG1 (SPM_BASE_ADDRESS + 0x504)
    #define RC_CENTRAL_CFG1_RC_CENTRAL_CFG1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CENTRAL_CFG2 (SPM_BASE_ADDRESS + 0x508)
    #define RC_CENTRAL_CFG2_RC_CENTRAL_CFG2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CMD_ARB_CFG (SPM_BASE_ADDRESS + 0x50C)
    #define RC_CMD_ARB_CFG_RC_CMD_ARB_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_PMIC_RCEN_ADDR (SPM_BASE_ADDRESS + 0x510)
    #define RC_PMIC_RCEN_ADDR_RC_PMIC_RCEN_ADDR Fld(16,0,AC_FULLW10)//[15:0]
    #define RC_PMIC_RCEN_ADDR_RC_PMIC_RCEN_RESERVE Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_RC_PMIC_RCEN_SET_CLR_ADDR (SPM_BASE_ADDRESS + 0x514)
    #define RC_PMIC_RCEN_SET_CLR_ADDR_RC_PMIC_RCEN_SET_ADDR Fld(16,0,AC_FULLW10)//[15:0]
    #define RC_PMIC_RCEN_SET_CLR_ADDR_RC_PMIC_RCEN_CLR_ADDR Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_RC_DCXO_FPM_CFG (SPM_BASE_ADDRESS + 0x518)
    #define RC_DCXO_FPM_CFG_RC_DCXO_FPM_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CENTRAL_CFG3 (SPM_BASE_ADDRESS + 0x51C)
    #define RC_CENTRAL_CFG3_RC_CENTRAL_CFG3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M00_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x520)
    #define RC_M00_SRCLKEN_CFG_RC_M00_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M01_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x524)
    #define RC_M01_SRCLKEN_CFG_RC_M01_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M02_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x528)
    #define RC_M02_SRCLKEN_CFG_RC_M02_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M03_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x52C)
    #define RC_M03_SRCLKEN_CFG_RC_M03_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M04_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x530)
    #define RC_M04_SRCLKEN_CFG_RC_M04_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M05_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x534)
    #define RC_M05_SRCLKEN_CFG_RC_M05_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M06_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x538)
    #define RC_M06_SRCLKEN_CFG_RC_M06_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M07_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x53C)
    #define RC_M07_SRCLKEN_CFG_RC_M07_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M08_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x540)
    #define RC_M08_SRCLKEN_CFG_RC_M08_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M09_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x544)
    #define RC_M09_SRCLKEN_CFG_RC_M09_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M10_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x548)
    #define RC_M10_SRCLKEN_CFG_RC_M10_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M11_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x54C)
    #define RC_M11_SRCLKEN_CFG_RC_M11_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M12_SRCLKEN_CFG (SPM_BASE_ADDRESS + 0x550)
    #define RC_M12_SRCLKEN_CFG_RC_M12_SRCLKEN_CFG Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_FSM_STA_0 (SPM_BASE_ADDRESS + 0x560)
    #define RC_FSM_STA_0_RC_FSM_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CMD_STA_0 (SPM_BASE_ADDRESS + 0x564)
    #define RC_CMD_STA_0_RC_CMD_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_CMD_STA_1 (SPM_BASE_ADDRESS + 0x568)
    #define RC_CMD_STA_1_RC_CMD_STA_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_SPI_STA_0 (SPM_BASE_ADDRESS + 0x56C)
    #define RC_SPI_STA_0_RC_SPI_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_PI_PO_STA_0 (SPM_BASE_ADDRESS + 0x570)
    #define RC_PI_PO_STA_0_RC_PI_PO_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M00_REQ_STA_0 (SPM_BASE_ADDRESS + 0x580)
    #define RC_M00_REQ_STA_0_RC_M00_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M01_REQ_STA_0 (SPM_BASE_ADDRESS + 0x584)
    #define RC_M01_REQ_STA_0_RC_M01_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M02_REQ_STA_0 (SPM_BASE_ADDRESS + 0x588)
    #define RC_M02_REQ_STA_0_RC_M02_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M03_REQ_STA_0 (SPM_BASE_ADDRESS + 0x58C)
    #define RC_M03_REQ_STA_0_RC_M03_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M04_REQ_STA_0 (SPM_BASE_ADDRESS + 0x590)
    #define RC_M04_REQ_STA_0_RC_M04_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M05_REQ_STA_0 (SPM_BASE_ADDRESS + 0x594)
    #define RC_M05_REQ_STA_0_RC_M05_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M06_REQ_STA_0 (SPM_BASE_ADDRESS + 0x598)
    #define RC_M06_REQ_STA_0_RC_M06_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M07_REQ_STA_0 (SPM_BASE_ADDRESS + 0x59C)
    #define RC_M07_REQ_STA_0_RC_M07_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M08_REQ_STA_0 (SPM_BASE_ADDRESS + 0x5A0)
    #define RC_M08_REQ_STA_0_RC_M08_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M09_REQ_STA_0 (SPM_BASE_ADDRESS + 0x5A4)
    #define RC_M09_REQ_STA_0_RC_M09_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M10_REQ_STA_0 (SPM_BASE_ADDRESS + 0x5A8)
    #define RC_M10_REQ_STA_0_RC_M10_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M11_REQ_STA_0 (SPM_BASE_ADDRESS + 0x5AC)
    #define RC_M11_REQ_STA_0_RC_M11_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_M12_REQ_STA_0 (SPM_BASE_ADDRESS + 0x5B0)
    #define RC_M12_REQ_STA_0_RC_M12_REQ_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_MISC_0 (SPM_BASE_ADDRESS + 0x5B4)
    #define RC_MISC_0_SRCVOLTEN Fld(1,0,AC_MSKB0)//[0:0]
    #define RC_MISC_0_SPM_SRCVOLTEN Fld(1,1,AC_MSKB0)//[1:1]
    #define RC_MISC_0_RC_VREQ Fld(1,2,AC_MSKB0)//[2:2]
    #define RC_MISC_0_RC_SPM_SRCCLKENO_0_ACK Fld(1,3,AC_MSKB0)//[3:3]
#define SPM_RC_SPM_CTRL (SPM_BASE_ADDRESS + 0x5B8)
    #define RC_SPM_CTRL_SPM_AP_26M_RDY Fld(1,0,AC_MSKB0)//[0:0]
    #define RC_SPM_CTRL_KEEP_RC_SPI_ACTIVE Fld(1,1,AC_MSKB0)//[1:1]
    #define RC_SPM_CTRL_SPM2RC_DMY_CTRL Fld(6,2,AC_MSKB0)//[7:2]
#define SPM_SUBSYS_INTF_CFG (SPM_BASE_ADDRESS + 0x5BC)
    #define SUBSYS_INTF_CFG_SRCLKEN_FPM_MASK_B Fld(13,0,AC_MSKW10)//[12:0]
    #define SUBSYS_INTF_CFG_SRCLKEN_BBLPM_MASK_B Fld(13,16,AC_MSKW32)//[28:16]
#define SPM_RC_DEBUG_TRACE_0_LSB (SPM_BASE_ADDRESS + 0x5C0)
    #define RC_DEBUG_TRACE_0_LSB_RO_PMRC_TRACE_00_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_0_MSB (SPM_BASE_ADDRESS + 0x5C4)
    #define RC_DEBUG_TRACE_0_MSB_RO_PMRC_TRACE_00_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_1_LSB (SPM_BASE_ADDRESS + 0x5C8)
    #define RC_DEBUG_TRACE_1_LSB_RO_PMRC_TRACE_01_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_1_MSB (SPM_BASE_ADDRESS + 0x5CC)
    #define RC_DEBUG_TRACE_1_MSB_RO_PMRC_TRACE_01_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_2_LSB (SPM_BASE_ADDRESS + 0x5D0)
    #define RC_DEBUG_TRACE_2_LSB_RO_PMRC_TRACE_02_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_2_MSB (SPM_BASE_ADDRESS + 0x5D4)
    #define RC_DEBUG_TRACE_2_MSB_RO_PMRC_TRACE_02_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_3_LSB (SPM_BASE_ADDRESS + 0x5D8)
    #define RC_DEBUG_TRACE_3_LSB_RO_PMRC_TRACE_03_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_3_MSB (SPM_BASE_ADDRESS + 0x5DC)
    #define RC_DEBUG_TRACE_3_MSB_RO_PMRC_TRACE_03_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_4_LSB (SPM_BASE_ADDRESS + 0x5E0)
    #define RC_DEBUG_TRACE_4_LSB_RO_PMRC_TRACE_04_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_4_MSB (SPM_BASE_ADDRESS + 0x5E4)
    #define RC_DEBUG_TRACE_4_MSB_RO_PMRC_TRACE_04_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_5_LSB (SPM_BASE_ADDRESS + 0x5E8)
    #define RC_DEBUG_TRACE_5_LSB_RO_PMRC_TRACE_05_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_5_MSB (SPM_BASE_ADDRESS + 0x5EC)
    #define RC_DEBUG_TRACE_5_MSB_RO_PMRC_TRACE_05_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_6_LSB (SPM_BASE_ADDRESS + 0x5F0)
    #define RC_DEBUG_TRACE_6_LSB_RO_PMRC_TRACE_06_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_6_MSB (SPM_BASE_ADDRESS + 0x5F4)
    #define RC_DEBUG_TRACE_6_MSB_RO_PMRC_TRACE_06_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_7_LSB (SPM_BASE_ADDRESS + 0x5F8)
    #define RC_DEBUG_TRACE_7_LSB_RO_PMRC_TRACE_07_LSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_RC_DEBUG_TRACE_7_MSB (SPM_BASE_ADDRESS + 0x5FC)
    #define RC_DEBUG_TRACE_7_MSB_RO_PMRC_TRACE_07_MSB Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_FLAG_0 (SPM_BASE_ADDRESS + 0x600)
    #define SPM_SW_FLAG_0_SPM_SW_FLAG_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_FLAG_1 (SPM_BASE_ADDRESS + 0x604)
    #define SPM_SW_FLAG_1_SPM_SW_FLAG_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_0 (SPM_BASE_ADDRESS + 0x608)
    #define SPM_SW_RSV_0_SPM_SW_RSV_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_1 (SPM_BASE_ADDRESS + 0x60C)
    #define SPM_SW_RSV_1_SPM_SW_RSV_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_2 (SPM_BASE_ADDRESS + 0x610)
    #define SPM_SW_RSV_2_SPM_SW_RSV_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_3 (SPM_BASE_ADDRESS + 0x614)
    #define SPM_SW_RSV_3_SPM_SW_RSV_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_4 (SPM_BASE_ADDRESS + 0x618)
    #define SPM_SW_RSV_4_SPM_SW_RSV_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_5 (SPM_BASE_ADDRESS + 0x61C)
    #define SPM_SW_RSV_5_SPM_SW_RSV_5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_6 (SPM_BASE_ADDRESS + 0x620)
    #define SPM_SW_RSV_6_SPM_SW_RSV_6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_7 (SPM_BASE_ADDRESS + 0x624)
    #define SPM_SW_RSV_7_SPM_SW_RSV_7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_8 (SPM_BASE_ADDRESS + 0x628)
    #define SPM_SW_RSV_8_SPM_SW_RSV_8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_9 (SPM_BASE_ADDRESS + 0x62C)
    #define SPM_SW_RSV_9_SPM_SW_RSV_9 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_10 (SPM_BASE_ADDRESS + 0x630)
    #define SPM_SW_RSV_10_SPM_SW_RSV_10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_11 (SPM_BASE_ADDRESS + 0x634)
    #define SPM_SW_RSV_11_SPM_SW_RSV_11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_18 (SPM_BASE_ADDRESS + 0x638)
    #define SPM_SW_RSV_18_SPM_SW_RSV_18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SW_RSV_19 (SPM_BASE_ADDRESS + 0x63C)
    #define SPM_SW_RSV_19_SPM_SW_RSV_19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_RSV_CON_0 (SPM_BASE_ADDRESS + 0x640)
    #define SPM_RSV_CON_0_SPM_RSV_CON_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_RSV_CON_1 (SPM_BASE_ADDRESS + 0x644)
    #define SPM_RSV_CON_1_SPM_RSV_CON_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_RSV_STA_0 (SPM_BASE_ADDRESS + 0x648)
    #define SPM_RSV_STA_0_SPM_RSV_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_RSV_STA_1 (SPM_BASE_ADDRESS + 0x64C)
    #define SPM_RSV_STA_1_SPM_RSV_STA_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SPARE_CON (SPM_BASE_ADDRESS + 0x650)
    #define SPM_SPARE_CON_SPM_SPARE_CON Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SPARE_CON_SET (SPM_BASE_ADDRESS + 0x654)
    #define SPM_SPARE_CON_SET_SPM_SPARE_CON_SET Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_SPARE_CON_CLR (SPM_BASE_ADDRESS + 0x658)
    #define SPM_SPARE_CON_CLR_SPM_SPARE_CON_CLR Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DV_CON_0 (SPM_BASE_ADDRESS + 0x65C)
    #define SPM_DV_CON_0_SPM_DV_CON_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DV_CON_1 (SPM_BASE_ADDRESS + 0x660)
    #define SPM_DV_CON_1_SPM_DV_CON_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_FORCE_DVFS (SPM_BASE_ADDRESS + 0x664)
    #define SPM_FORCE_DVFS_SPM_FORCE_DVFS Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_DEEPIDLE_CG_CHECK_0_MASK (SPM_BASE_ADDRESS + 0x668)
    #define INFRA2SPM_DEEPIDLE_CG_CHECK_0_MASK_INFRA2SPM_DEEPIDLE_CG_CHECK_0_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_DEEPIDLE_CG_CHECK_1_MASK (SPM_BASE_ADDRESS + 0x66C)
    #define INFRA2SPM_DEEPIDLE_CG_CHECK_1_MASK_INFRA2SPM_DEEPIDLE_CG_CHECK_1_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_DEEPIDLE_CG_CHECK_2_MASK (SPM_BASE_ADDRESS + 0x670)
    #define INFRA2SPM_DEEPIDLE_CG_CHECK_2_MASK_INFRA2SPM_DEEPIDLE_CG_CHECK_2_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_DEEPIDLE_CG_CHECK_3_MASK (SPM_BASE_ADDRESS + 0x674)
    #define INFRA2SPM_DEEPIDLE_CG_CHECK_3_MASK_INFRA2SPM_DEEPIDLE_CG_CHECK_3_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_DEEPIDLE_CG_CHECK_4_MASK (SPM_BASE_ADDRESS + 0x678)
    #define INFRA2SPM_DEEPIDLE_CG_CHECK_4_MASK_INFRA2SPM_DEEPIDLE_CG_CHECK_4_MASK Fld(32,0,AC_FULLDW)//[31:0]

//Page SPM_6
#define SPM_INFRA2SPM_SODI_CG_CHECK_0_MASK (SPM_BASE_ADDRESS + 0x67C)
    #define INFRA2SPM_SODI_CG_CHECK_0_MASK_INFRA2SPM_SODI_CG_CHECK_0_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI_CG_CHECK_1_MASK (SPM_BASE_ADDRESS + 0x680)
    #define INFRA2SPM_SODI_CG_CHECK_1_MASK_INFRA2SPM_SODI_CG_CHECK_1_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI_CG_CHECK_2_MASK (SPM_BASE_ADDRESS + 0x684)
    #define INFRA2SPM_SODI_CG_CHECK_2_MASK_INFRA2SPM_SODI_CG_CHECK_2_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI_CG_CHECK_3_MASK (SPM_BASE_ADDRESS + 0x688)
    #define INFRA2SPM_SODI_CG_CHECK_3_MASK_INFRA2SPM_SODI_CG_CHECK_3_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI_CG_CHECK_4_MASK (SPM_BASE_ADDRESS + 0x68C)
    #define INFRA2SPM_SODI_CG_CHECK_4_MASK_INFRA2SPM_SODI_CG_CHECK_4_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI3_CG_CHECK_0_MASK (SPM_BASE_ADDRESS + 0x690)
    #define INFRA2SPM_SODI3_CG_CHECK_0_MASK_INFRA2SPM_SODI3_CG_CHECK_0_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI3_CG_CHECK_1_MASK (SPM_BASE_ADDRESS + 0x694)
    #define INFRA2SPM_SODI3_CG_CHECK_1_MASK_INFRA2SPM_SODI3_CG_CHECK_1_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI3_CG_CHECK_2_MASK (SPM_BASE_ADDRESS + 0x698)
    #define INFRA2SPM_SODI3_CG_CHECK_2_MASK_INFRA2SPM_SODI3_CG_CHECK_2_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI3_CG_CHECK_3_MASK (SPM_BASE_ADDRESS + 0x69C)
    #define INFRA2SPM_SODI3_CG_CHECK_3_MASK_INFRA2SPM_SODI3_CG_CHECK_3_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_SODI3_CG_CHECK_4_MASK (SPM_BASE_ADDRESS + 0x6A0)
    #define INFRA2SPM_SODI3_CG_CHECK_4_MASK_INFRA2SPM_SODI3_CG_CHECK_4_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_MCDSR_CG_CHECK_0_MASK (SPM_BASE_ADDRESS + 0x6A4)
    #define INFRA2SPM_MCDSR_CG_CHECK_0_MASK_INFRA2SPM_MCDSR_CG_CHECK_0_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_MCDSR_CG_CHECK_1_MASK (SPM_BASE_ADDRESS + 0x6A8)
    #define INFRA2SPM_MCDSR_CG_CHECK_1_MASK_INFRA2SPM_MCDSR_CG_CHECK_1_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_MCDSR_CG_CHECK_2_MASK (SPM_BASE_ADDRESS + 0x6AC)
    #define INFRA2SPM_MCDSR_CG_CHECK_2_MASK_INFRA2SPM_MCDSR_CG_CHECK_2_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_MCDSR_CG_CHECK_3_MASK (SPM_BASE_ADDRESS + 0x6B0)
    #define INFRA2SPM_MCDSR_CG_CHECK_3_MASK_INFRA2SPM_MCDSR_CG_CHECK_3_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_INFRA2SPM_MCDSR_CG_CHECK_4_MASK (SPM_BASE_ADDRESS + 0x6B4)
    #define INFRA2SPM_MCDSR_CG_CHECK_4_MASK_INFRA2SPM_MCDSR_CG_CHECK_4_MASK Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_OTHER2SPM_CG_CHECK_MASK (SPM_BASE_ADDRESS + 0x6B8)
    #define OTHER2SPM_CG_CHECK_MASK_APMIXEDSYS2SPM_SODI3_CG_CHECK_MASK Fld(5,0,AC_MSKB0)//[4:0]
    #define OTHER2SPM_CG_CHECK_MASK_AUDIO2SPM_MCDSR_CG_CHECK_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define OTHER2SPM_CG_CHECK_MASK_USB2SPM_MCDSR_CG_CHECK_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define OTHER2SPM_CG_CHECK_MASK_AUDIO2SPM_SODI_CG_CHECK_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define OTHER2SPM_CG_CHECK_MASK_USB2SPM_SODI_CG_CHECK_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define OTHER2SPM_CG_CHECK_MASK_AUDIO2SPM_SODI3_CG_CHECK_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define OTHER2SPM_CG_CHECK_MASK_USB2SPM_SODI3_CG_CHECK_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define OTHER2SPM_CG_CHECK_MASK_AUDIO2SPM_DEEPIDLE_CG_CHECK_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define OTHER2SPM_CG_CHECK_MASK_USB2SPM_DEEPIDLE_CG_CHECK_MASK Fld(1,12,AC_MSKB1)//[12:12]
#define SPM_SPM_TIMER_0 (SPM_BASE_ADDRESS + 0x6BC)
    #define SPM_TIMER_0_SPM_TIMER_VAL_0 Fld(14,0,AC_MSKW10)//[13:0]
    #define SPM_TIMER_0_SPM_TIMER_0 Fld(14,14,AC_MSKDW)//[27:14]
    #define SPM_TIMER_0_SPM_TIMER_EN_0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_TIMER_0_SPM_TIMER_CLR_0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_TIMER_0_SPM_TIMEOUT_WAKEUP_EN_0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_TIMER_0_SPM_TIMEOUT_0 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_TIMER_1 (SPM_BASE_ADDRESS + 0x6C0)
    #define SPM_TIMER_1_SPM_TIMER_VAL_1 Fld(14,0,AC_MSKW10)//[13:0]
    #define SPM_TIMER_1_SPM_TIMER_1 Fld(14,14,AC_MSKDW)//[27:14]
    #define SPM_TIMER_1_SPM_TIMER_EN_1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_TIMER_1_SPM_TIMER_CLR_1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_TIMER_1_SPM_TIMEOUT_WAKEUP_EN_1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_TIMER_1_SPM_TIMEOUT_1 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_TIMER_2 (SPM_BASE_ADDRESS + 0x6C4)
    #define SPM_TIMER_2_SPM_TIMER_VAL_2 Fld(14,0,AC_MSKW10)//[13:0]
    #define SPM_TIMER_2_SPM_TIMER_2 Fld(14,14,AC_MSKDW)//[27:14]
    #define SPM_TIMER_2_SPM_TIMER_EN_2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SPM_TIMER_2_SPM_TIMER_CLR_2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_TIMER_2_SPM_TIMEOUT_WAKEUP_EN_2 Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_TIMER_2_SPM_TIMEOUT_2 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_VS1_PSR_MASK_B (SPM_BASE_ADDRESS + 0x6C8)
    #define VS1_PSR_MASK_B_VS1_OPP0_PSR_MASK_B Fld(8,0,AC_FULLB0)//[7:0]
    #define VS1_PSR_MASK_B_VS1_OPP1_PSR_MASK_B Fld(8,8,AC_FULLB1)//[15:8]
#define SPM_VS2_PSR_MASK_B (SPM_BASE_ADDRESS + 0x6CC)
    #define VS2_PSR_MASK_B_VS2_OPP0_PSR_MASK_B Fld(8,0,AC_FULLB0)//[7:0]
    #define VS2_PSR_MASK_B_VS2_OPP1_PSR_MASK_B Fld(8,8,AC_FULLB1)//[15:8]
    #define VS2_PSR_MASK_B_VS2_OPP2_PSR_MASK_B Fld(8,16,AC_FULLB2)//[23:16]
#define SPM_UFS_PSRI_SW (SPM_BASE_ADDRESS + 0x6D0)
    #define UFS_PSRI_SW_UFS_PSRI_SW Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_UFS_PSRI_SW_SET (SPM_BASE_ADDRESS + 0x6D4)
    #define UFS_PSRI_SW_SET_UFS_PSRI_SW_SET Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_UFS_PSRI_SW_CLR (SPM_BASE_ADDRESS + 0x6D8)
    #define UFS_PSRI_SW_CLR_UFS_PSRI_SW_CLR Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_DVFS_CON (SPM_BASE_ADDRESS + 0x700)
    #define SPM_DVFS_CON_SPM_DVFS_CON Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CON_STA (SPM_BASE_ADDRESS + 0x704)
    #define SPM_DVFS_CON_STA_SPM_DVFS_CON_STA Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_LEVEL (SPM_BASE_ADDRESS + 0x708)
    #define SPM_DVFS_LEVEL_SPM_DVFS_LEVEL Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_STA (SPM_BASE_ADDRESS + 0x70C)
    #define SPM_DVFS_STA_TARGET_DVFS_LEVEL Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD0 (SPM_BASE_ADDRESS + 0x710)
    #define SPM_DVFS_CMD0_SPM_DVFS_CMD0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD1 (SPM_BASE_ADDRESS + 0x714)
    #define SPM_DVFS_CMD1_SPM_DVFS_CMD1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD2 (SPM_BASE_ADDRESS + 0x718)
    #define SPM_DVFS_CMD2_SPM_DVFS_CMD2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD3 (SPM_BASE_ADDRESS + 0x71C)
    #define SPM_DVFS_CMD3_SPM_DVFS_CMD3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD4 (SPM_BASE_ADDRESS + 0x720)
    #define SPM_DVFS_CMD4_SPM_DVFS_CMD4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD5 (SPM_BASE_ADDRESS + 0x724)
    #define SPM_DVFS_CMD5_SPM_DVFS_CMD5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD6 (SPM_BASE_ADDRESS + 0x728)
    #define SPM_DVFS_CMD6_SPM_DVFS_CMD6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD7 (SPM_BASE_ADDRESS + 0x72C)
    #define SPM_DVFS_CMD7_SPM_DVFS_CMD7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD8 (SPM_BASE_ADDRESS + 0x730)
    #define SPM_DVFS_CMD8_SPM_DVFS_CMD8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD9 (SPM_BASE_ADDRESS + 0x734)
    #define SPM_DVFS_CMD9_SPM_DVFS_CMD9 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD10 (SPM_BASE_ADDRESS + 0x738)
    #define SPM_DVFS_CMD10_SPM_DVFS_CMD10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD11 (SPM_BASE_ADDRESS + 0x73C)
    #define SPM_DVFS_CMD11_SPM_DVFS_CMD11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD12 (SPM_BASE_ADDRESS + 0x740)
    #define SPM_DVFS_CMD12_SPM_DVFS_CMD12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD13 (SPM_BASE_ADDRESS + 0x744)
    #define SPM_DVFS_CMD13_SPM_DVFS_CMD13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD14 (SPM_BASE_ADDRESS + 0x748)
    #define SPM_DVFS_CMD14_SPM_DVFS_CMD14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD15 (SPM_BASE_ADDRESS + 0x74C)
    #define SPM_DVFS_CMD15_SPM_DVFS_CMD15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD16 (SPM_BASE_ADDRESS + 0x750)
    #define SPM_DVFS_CMD16_SPM_DVFS_CMD16 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD17 (SPM_BASE_ADDRESS + 0x754)
    #define SPM_DVFS_CMD17_SPM_DVFS_CMD17 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD18 (SPM_BASE_ADDRESS + 0x758)
    #define SPM_DVFS_CMD18_SPM_DVFS_CMD18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD19 (SPM_BASE_ADDRESS + 0x75C)
    #define SPM_DVFS_CMD19_SPM_DVFS_CMD19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD20 (SPM_BASE_ADDRESS + 0x760)
    #define SPM_DVFS_CMD20_SPM_DVFS_CMD20 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD21 (SPM_BASE_ADDRESS + 0x764)
    #define SPM_DVFS_CMD21_SPM_DVFS_CMD21 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD22 (SPM_BASE_ADDRESS + 0x768)
    #define SPM_DVFS_CMD22_SPM_DVFS_CMD22 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVFS_CMD23 (SPM_BASE_ADDRESS + 0x76C)
    #define SPM_DVFS_CMD23_SPM_DVFS_CMD23 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT00 (SPM_BASE_ADDRESS + 0x770)
    #define SPM_VCORE_DVFS_SHORTCUT00_SPM_VCORE_DVFS_SHORTCUT00 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT01 (SPM_BASE_ADDRESS + 0x774)
    #define SPM_VCORE_DVFS_SHORTCUT01_SPM_VCORE_DVFS_SHORTCUT01 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT02 (SPM_BASE_ADDRESS + 0x778)
    #define SPM_VCORE_DVFS_SHORTCUT02_SPM_VCORE_DVFS_SHORTCUT02 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT03 (SPM_BASE_ADDRESS + 0x77C)
    #define SPM_VCORE_DVFS_SHORTCUT03_SPM_VCORE_DVFS_SHORTCUT03 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT04 (SPM_BASE_ADDRESS + 0x780)
    #define SPM_VCORE_DVFS_SHORTCUT04_SPM_VCORE_DVFS_SHORTCUT04 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT05 (SPM_BASE_ADDRESS + 0x784)
    #define SPM_VCORE_DVFS_SHORTCUT05_SPM_VCORE_DVFS_SHORTCUT05 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT06 (SPM_BASE_ADDRESS + 0x788)
    #define SPM_VCORE_DVFS_SHORTCUT06_SPM_VCORE_DVFS_SHORTCUT06 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT07 (SPM_BASE_ADDRESS + 0x78C)
    #define SPM_VCORE_DVFS_SHORTCUT07_SPM_VCORE_DVFS_SHORTCUT07 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT08 (SPM_BASE_ADDRESS + 0x790)
    #define SPM_VCORE_DVFS_SHORTCUT08_SPM_VCORE_DVFS_SHORTCUT08 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT09 (SPM_BASE_ADDRESS + 0x794)
    #define SPM_VCORE_DVFS_SHORTCUT09_SPM_VCORE_DVFS_SHORTCUT09 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT10 (SPM_BASE_ADDRESS + 0x798)
    #define SPM_VCORE_DVFS_SHORTCUT10_SPM_VCORE_DVFS_SHORTCUT10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT11 (SPM_BASE_ADDRESS + 0x79C)
    #define SPM_VCORE_DVFS_SHORTCUT11_SPM_VCORE_DVFS_SHORTCUT11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT12 (SPM_BASE_ADDRESS + 0x7A0)
    #define SPM_VCORE_DVFS_SHORTCUT12_SPM_VCORE_DVFS_SHORTCUT12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT13 (SPM_BASE_ADDRESS + 0x7A4)
    #define SPM_VCORE_DVFS_SHORTCUT13_SPM_VCORE_DVFS_SHORTCUT13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT14 (SPM_BASE_ADDRESS + 0x7A8)
    #define SPM_VCORE_DVFS_SHORTCUT14_SPM_VCORE_DVFS_SHORTCUT14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT15 (SPM_BASE_ADDRESS + 0x7AC)
    #define SPM_VCORE_DVFS_SHORTCUT15_SPM_VCORE_DVFS_SHORTCUT15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_STA0 (SPM_BASE_ADDRESS + 0x7B0)
    #define SPM_VCORE_DVFS_SHORTCUT_STA0_SPM_VCORE_DVFS_SHORTCUT_STA0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_STA1 (SPM_BASE_ADDRESS + 0x7B4)
    #define SPM_VCORE_DVFS_SHORTCUT_STA1_SPM_VCORE_DVFS_SHORTCUT_STA1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_VCORE_DVFS_SHORTCUT_IN (SPM_BASE_ADDRESS + 0x7B8)
    #define SPM_VCORE_DVFS_SHORTCUT_IN_SPM_VCORE_DVFS_SHORTCUT_IN Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_DVS_DFS_LEVEL (SPM_BASE_ADDRESS + 0x7BC)
    #define SPM_DVS_DFS_LEVEL_SPM_DFS_LEVEL Fld(16,0,AC_FULLW10)//[15:0]
    #define SPM_DVS_DFS_LEVEL_SPM_DVS_LEVEL Fld(16,16,AC_FULLW32)//[31:16]
#define SPM_PCM_WDT_LATCH_0 (SPM_BASE_ADDRESS + 0x800)
    #define PCM_WDT_LATCH_0_PCM_WDT_LATCH_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_1 (SPM_BASE_ADDRESS + 0x804)
    #define PCM_WDT_LATCH_1_PCM_WDT_LATCH_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_2 (SPM_BASE_ADDRESS + 0x808)
    #define PCM_WDT_LATCH_2_PCM_WDT_LATCH_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_3 (SPM_BASE_ADDRESS + 0x80C)
    #define PCM_WDT_LATCH_3_PCM_WDT_LATCH_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_4 (SPM_BASE_ADDRESS + 0x810)
    #define PCM_WDT_LATCH_4_PCM_WDT_LATCH_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_5 (SPM_BASE_ADDRESS + 0x814)
    #define PCM_WDT_LATCH_5_PCM_WDT_LATCH_5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_6 (SPM_BASE_ADDRESS + 0x818)
    #define PCM_WDT_LATCH_6_PCM_WDT_LATCH_6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_7 (SPM_BASE_ADDRESS + 0x81C)
    #define PCM_WDT_LATCH_7_PCM_WDT_LATCH_7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_8 (SPM_BASE_ADDRESS + 0x820)
    #define PCM_WDT_LATCH_8_PCM_WDT_LATCH_8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_9 (SPM_BASE_ADDRESS + 0x824)
    #define PCM_WDT_LATCH_9_PCM_WDT_LATCH_9 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_10 (SPM_BASE_ADDRESS + 0x828)
    #define PCM_WDT_LATCH_10_PCM_WDT_LATCH_10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_11 (SPM_BASE_ADDRESS + 0x82C)
    #define PCM_WDT_LATCH_11_PCM_WDT_LATCH_11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_12 (SPM_BASE_ADDRESS + 0x830)
    #define PCM_WDT_LATCH_12_PCM_WDT_LATCH_12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_13 (SPM_BASE_ADDRESS + 0x834)
    #define PCM_WDT_LATCH_13_PCM_WDT_LATCH_13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_14 (SPM_BASE_ADDRESS + 0x838)
    #define PCM_WDT_LATCH_14_PCM_WDT_LATCH_14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_15 (SPM_BASE_ADDRESS + 0x83C)
    #define PCM_WDT_LATCH_15_PCM_WDT_LATCH_15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_16 (SPM_BASE_ADDRESS + 0x840)
    #define PCM_WDT_LATCH_16_PCM_WDT_LATCH_16 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_17 (SPM_BASE_ADDRESS + 0x844)
    #define PCM_WDT_LATCH_17_PCM_WDT_LATCH_17 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_18 (SPM_BASE_ADDRESS + 0x848)
    #define PCM_WDT_LATCH_18_PCM_WDT_LATCH_18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DVFSRC_IRQ_LATCH_0 (SPM_BASE_ADDRESS + 0x84C)
    #define DVFSRC_IRQ_LATCH_0_DVFSRC_IRQ_LATCH_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DVFSRC_IRQ_LATCH_1 (SPM_BASE_ADDRESS + 0x850)
    #define DVFSRC_IRQ_LATCH_1_DVFSRC_IRQ_LATCH_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_0 (SPM_BASE_ADDRESS + 0x854)
    #define DRAMC_GATING_ERR_LATCH_CH0_0_DRAMC_GATING_ERR_LATCH_CH0_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_1 (SPM_BASE_ADDRESS + 0x858)
    #define DRAMC_GATING_ERR_LATCH_CH0_1_DRAMC_GATING_ERR_LATCH_CH0_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_2 (SPM_BASE_ADDRESS + 0x85C)
    #define DRAMC_GATING_ERR_LATCH_CH0_2_DRAMC_GATING_ERR_LATCH_CH0_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_3 (SPM_BASE_ADDRESS + 0x860)
    #define DRAMC_GATING_ERR_LATCH_CH0_3_DRAMC_GATING_ERR_LATCH_CH0_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_4 (SPM_BASE_ADDRESS + 0x864)
    #define DRAMC_GATING_ERR_LATCH_CH0_4_DRAMC_GATING_ERR_LATCH_CH0_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_5 (SPM_BASE_ADDRESS + 0x868)
    #define DRAMC_GATING_ERR_LATCH_CH0_5_DRAMC_GATING_ERR_LATCH_CH0_5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_6 (SPM_BASE_ADDRESS + 0x86C)
    #define DRAMC_GATING_ERR_LATCH_CH0_6_DRAMC_GATING_ERR_LATCH_CH0_6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_7 (SPM_BASE_ADDRESS + 0x870)
    #define DRAMC_GATING_ERR_LATCH_CH0_7_DRAMC_GATING_ERR_LATCH_CH0_7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH0_8 (SPM_BASE_ADDRESS + 0x874)
    #define DRAMC_GATING_ERR_LATCH_CH0_8_DRAMC_GATING_ERR_LATCH_CH0_8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_0 (SPM_BASE_ADDRESS + 0x878)
    #define DRAMC_GATING_ERR_LATCH_CH1_0_DRAMC_GATING_ERR_LATCH_CH1_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_1 (SPM_BASE_ADDRESS + 0x87C)
    #define DRAMC_GATING_ERR_LATCH_CH1_1_DRAMC_GATING_ERR_LATCH_CH1_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_2 (SPM_BASE_ADDRESS + 0x880)
    #define DRAMC_GATING_ERR_LATCH_CH1_2_DRAMC_GATING_ERR_LATCH_CH1_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_3 (SPM_BASE_ADDRESS + 0x884)
    #define DRAMC_GATING_ERR_LATCH_CH1_3_DRAMC_GATING_ERR_LATCH_CH1_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_4 (SPM_BASE_ADDRESS + 0x888)
    #define DRAMC_GATING_ERR_LATCH_CH1_4_DRAMC_GATING_ERR_LATCH_CH1_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_5 (SPM_BASE_ADDRESS + 0x88C)
    #define DRAMC_GATING_ERR_LATCH_CH1_5_DRAMC_GATING_ERR_LATCH_CH1_5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_6 (SPM_BASE_ADDRESS + 0x890)
    #define DRAMC_GATING_ERR_LATCH_CH1_6_DRAMC_GATING_ERR_LATCH_CH1_6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_7 (SPM_BASE_ADDRESS + 0x894)
    #define DRAMC_GATING_ERR_LATCH_CH1_7_DRAMC_GATING_ERR_LATCH_CH1_7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_CH1_8 (SPM_BASE_ADDRESS + 0x898)
    #define DRAMC_GATING_ERR_LATCH_CH1_8_DRAMC_GATING_ERR_LATCH_CH1_8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_SPARE_0 (SPM_BASE_ADDRESS + 0x89C)
    #define PCM_WDT_LATCH_SPARE_0_PCM_WDT_LATCH_SPARE_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_SPARE_1 (SPM_BASE_ADDRESS + 0x8A0)
    #define PCM_WDT_LATCH_SPARE_1_PCM_WDT_LATCH_SPARE_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_SPARE_2 (SPM_BASE_ADDRESS + 0x8A4)
    #define PCM_WDT_LATCH_SPARE_2_PCM_WDT_LATCH_SPARE_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_DRAMC_GATING_ERR_LATCH_SPARE_0 (SPM_BASE_ADDRESS + 0x8A8)
    #define DRAMC_GATING_ERR_LATCH_SPARE_0_DRAMC_GATING_ERR_LATCH_SPARE_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_19 (SPM_BASE_ADDRESS + 0x8B0)
    #define PCM_WDT_LATCH_19_PCM_WDT_LATCH_19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_20 (SPM_BASE_ADDRESS + 0x8B4)
    #define PCM_WDT_LATCH_20_PCM_WDT_LATCH_20 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_21 (SPM_BASE_ADDRESS + 0x8B8)
    #define PCM_WDT_LATCH_21_PCM_WDT_LATCH_21 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_22 (SPM_BASE_ADDRESS + 0x8BC)
    #define PCM_WDT_LATCH_22_PCM_WDT_LATCH_22 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_23 (SPM_BASE_ADDRESS + 0x8C0)
    #define PCM_WDT_LATCH_23_PCM_WDT_LATCH_23 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_24 (SPM_BASE_ADDRESS + 0x8C4)
    #define PCM_WDT_LATCH_24_PCM_WDT_LATCH_24 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_25 (SPM_BASE_ADDRESS + 0x8C8)
    #define PCM_WDT_LATCH_25_PCM_WDT_LATCH_25 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_26 (SPM_BASE_ADDRESS + 0x8CC)
    #define PCM_WDT_LATCH_26_PCM_WDT_LATCH_26 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_27 (SPM_BASE_ADDRESS + 0x8D0)
    #define PCM_WDT_LATCH_27_PCM_WDT_LATCH_27 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_28 (SPM_BASE_ADDRESS + 0x8D4)
    #define PCM_WDT_LATCH_28_PCM_WDT_LATCH_28 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_29 (SPM_BASE_ADDRESS + 0x8D8)
    #define PCM_WDT_LATCH_29_PCM_WDT_LATCH_29 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_30 (SPM_BASE_ADDRESS + 0x8DC)
    #define PCM_WDT_LATCH_30_PCM_WDT_LATCH_30 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_31 (SPM_BASE_ADDRESS + 0x8E0)
    #define PCM_WDT_LATCH_31_PCM_WDT_LATCH_31 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_32 (SPM_BASE_ADDRESS + 0x8E4)
    #define PCM_WDT_LATCH_32_PCM_WDT_LATCH_32 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_33 (SPM_BASE_ADDRESS + 0x8E8)
    #define PCM_WDT_LATCH_33_PCM_WDT_LATCH_33 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_34 (SPM_BASE_ADDRESS + 0x8EC)
    #define PCM_WDT_LATCH_34_PCM_WDT_LATCH_34 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_35 (SPM_BASE_ADDRESS + 0x8F0)
    #define PCM_WDT_LATCH_35_PCM_WDT_LATCH_35 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_36 (SPM_BASE_ADDRESS + 0x8F4)
    #define PCM_WDT_LATCH_36_PCM_WDT_LATCH_36 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_37 (SPM_BASE_ADDRESS + 0x8F8)
    #define PCM_WDT_LATCH_37_PCM_WDT_LATCH_37 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_PCM_WDT_LATCH_38 (SPM_BASE_ADDRESS + 0x8FC)
    #define PCM_WDT_LATCH_38_PCM_WDT_LATCH_38 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_CON_0 (SPM_BASE_ADDRESS + 0x900)
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_FAIL_0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_HW_MODE_0 Fld(3,9,AC_MSKB1)//[11:9]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_HW_EN_0 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_LOCK_PC_TRACE_EN_0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_WDT_EN_0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_WAKEUP_EN_0 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_STA_EN_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_CLR_IRQ_0 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_CLR_TIMER_0 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_CLR_ALL_0 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_ACK_CHK_CON_0_SPM_ACK_CHK_SW_EN_0 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_ACK_CHK_PC_0 (SPM_BASE_ADDRESS + 0x904)
    #define SPM_ACK_CHK_PC_0_SPM_ACK_CHK_HW_TARG_PC_VAL_0 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_PC_0_SPM_ACK_CHK_HW_TRIG_PC_VAL_0 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_SEL_0 (SPM_BASE_ADDRESS + 0x908)
    #define SPM_ACK_CHK_SEL_0_SPM_ACK_CHK_HW_TARG_GROUP_SEL_0 Fld(3,21,AC_MSKB2)//[23:21]
    #define SPM_ACK_CHK_SEL_0_SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SPM_ACK_CHK_SEL_0_SPM_ACK_CHK_HW_TRIG_GROUP_SEL_0 Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_ACK_CHK_SEL_0_SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_0 Fld(5,0,AC_MSKB0)//[4:0]
#define SPM_SPM_ACK_CHK_TIMER_0 (SPM_BASE_ADDRESS + 0x90C)
    #define SPM_ACK_CHK_TIMER_0_SPM_ACK_CHK_TIMER_0 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_TIMER_0_SPM_ACK_CHK_TIMER_VAL_0 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_STA_0 (SPM_BASE_ADDRESS + 0x910)
    #define SPM_ACK_CHK_STA_0_SPM_ACK_CHK_STA_0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_SWINT_0 (SPM_BASE_ADDRESS + 0x914)
    #define SPM_ACK_CHK_SWINT_0_SPM_ACK_CHK_SWINT_EN_0 Fld(32,0,AC_FULLDW)//[31:0]

//Page SPM_7
#define SPM_SPM_ACK_CHK_CON_1 (SPM_BASE_ADDRESS + 0x918)
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_FAIL_1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_HW_MODE_1 Fld(3,9,AC_MSKB1)//[11:9]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_HW_EN_1 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_LOCK_PC_TRACE_EN_1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_WDT_EN_1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_WAKEUP_EN_1 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_STA_EN_1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_CLR_IRQ_1 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_CLR_TIMER_1 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_CLR_ALL_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_ACK_CHK_CON_1_SPM_ACK_CHK_SW_EN_1 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_ACK_CHK_PC_1 (SPM_BASE_ADDRESS + 0x91C)
    #define SPM_ACK_CHK_PC_1_SPM_ACK_CHK_HW_TARG_PC_VAL_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_PC_1_SPM_ACK_CHK_HW_TRIG_PC_VAL_1 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_SEL_1 (SPM_BASE_ADDRESS + 0x920)
    #define SPM_ACK_CHK_SEL_1_SPM_ACK_CHK_HW_TARG_GROUP_SEL_1 Fld(3,21,AC_MSKB2)//[23:21]
    #define SPM_ACK_CHK_SEL_1_SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SPM_ACK_CHK_SEL_1_SPM_ACK_CHK_HW_TRIG_GROUP_SEL_1 Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_ACK_CHK_SEL_1_SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_1 Fld(5,0,AC_MSKB0)//[4:0]
#define SPM_SPM_ACK_CHK_TIMER_1 (SPM_BASE_ADDRESS + 0x924)
    #define SPM_ACK_CHK_TIMER_1_SPM_ACK_CHK_TIMER_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_TIMER_1_SPM_ACK_CHK_TIMER_VAL_1 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_STA_1 (SPM_BASE_ADDRESS + 0x928)
    #define SPM_ACK_CHK_STA_1_SPM_ACK_CHK_STA_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_SWINT_1 (SPM_BASE_ADDRESS + 0x92C)
    #define SPM_ACK_CHK_SWINT_1_SPM_ACK_CHK_SWINT_EN_1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_CON_2 (SPM_BASE_ADDRESS + 0x930)
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_FAIL_2 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_HW_MODE_2 Fld(3,9,AC_MSKB1)//[11:9]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_HW_EN_2 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_LOCK_PC_TRACE_EN_2 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_WDT_EN_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_WAKEUP_EN_2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_STA_EN_2 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_CLR_IRQ_2 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_CLR_TIMER_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_CLR_ALL_2 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_ACK_CHK_CON_2_SPM_ACK_CHK_SW_EN_2 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_ACK_CHK_PC_2 (SPM_BASE_ADDRESS + 0x934)
    #define SPM_ACK_CHK_PC_2_SPM_ACK_CHK_HW_TARG_PC_VAL_2 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_PC_2_SPM_ACK_CHK_HW_TRIG_PC_VAL_2 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_SEL_2 (SPM_BASE_ADDRESS + 0x938)
    #define SPM_ACK_CHK_SEL_2_SPM_ACK_CHK_HW_TARG_GROUP_SEL_2 Fld(3,21,AC_MSKB2)//[23:21]
    #define SPM_ACK_CHK_SEL_2_SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_2 Fld(5,16,AC_MSKB2)//[20:16]
    #define SPM_ACK_CHK_SEL_2_SPM_ACK_CHK_HW_TRIG_GROUP_SEL_2 Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_ACK_CHK_SEL_2_SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_2 Fld(5,0,AC_MSKB0)//[4:0]
#define SPM_SPM_ACK_CHK_TIMER_2 (SPM_BASE_ADDRESS + 0x93C)
    #define SPM_ACK_CHK_TIMER_2_SPM_ACK_CHK_TIMER_2 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_TIMER_2_SPM_ACK_CHK_TIMER_VAL_2 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_STA_2 (SPM_BASE_ADDRESS + 0x940)
    #define SPM_ACK_CHK_STA_2_SPM_ACK_CHK_STA_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_SWINT_2 (SPM_BASE_ADDRESS + 0x944)
    #define SPM_ACK_CHK_SWINT_2_SPM_ACK_CHK_SWINT_EN_2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_CON_3 (SPM_BASE_ADDRESS + 0x948)
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_FAIL_3 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_HW_MODE_3 Fld(3,9,AC_MSKB1)//[11:9]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_HW_EN_3 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_LOCK_PC_TRACE_EN_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_WDT_EN_3 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_WAKEUP_EN_3 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_STA_EN_3 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_CLR_IRQ_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_CLR_TIMER_3 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_CLR_ALL_3 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_ACK_CHK_CON_3_SPM_ACK_CHK_SW_EN_3 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_ACK_CHK_PC_3 (SPM_BASE_ADDRESS + 0x94C)
    #define SPM_ACK_CHK_PC_3_SPM_ACK_CHK_HW_TARG_PC_VAL_3 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_PC_3_SPM_ACK_CHK_HW_TRIG_PC_VAL_3 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_SEL_3 (SPM_BASE_ADDRESS + 0x950)
    #define SPM_ACK_CHK_SEL_3_SPM_ACK_CHK_HW_TARG_GROUP_SEL_3 Fld(3,21,AC_MSKB2)//[23:21]
    #define SPM_ACK_CHK_SEL_3_SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_3 Fld(5,16,AC_MSKB2)//[20:16]
    #define SPM_ACK_CHK_SEL_3_SPM_ACK_CHK_HW_TRIG_GROUP_SEL_3 Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_ACK_CHK_SEL_3_SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_3 Fld(5,0,AC_MSKB0)//[4:0]
#define SPM_SPM_ACK_CHK_TIMER_3 (SPM_BASE_ADDRESS + 0x954)
    #define SPM_ACK_CHK_TIMER_3_SPM_ACK_CHK_TIMER_3 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_TIMER_3_SPM_ACK_CHK_TIMER_VAL_3 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_STA_3 (SPM_BASE_ADDRESS + 0x958)
    #define SPM_ACK_CHK_STA_3_SPM_ACK_CHK_STA_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_SWINT_3 (SPM_BASE_ADDRESS + 0x95C)
    #define SPM_ACK_CHK_SWINT_3_SPM_ACK_CHK_SWINT_EN_3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_CON_4 (SPM_BASE_ADDRESS + 0x960)
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_FAIL_4 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_HW_MODE_4 Fld(3,9,AC_MSKB1)//[11:9]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_HW_EN_4 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_LOCK_PC_TRACE_EN_4 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_WDT_EN_4 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_WAKEUP_EN_4 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_STA_EN_4 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_CLR_IRQ_4 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_CLR_TIMER_4 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_CLR_ALL_4 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_ACK_CHK_CON_4_SPM_ACK_CHK_SW_EN_4 Fld(1,0,AC_MSKB0)//[0:0]
#define SPM_SPM_ACK_CHK_PC_4 (SPM_BASE_ADDRESS + 0x964)
    #define SPM_ACK_CHK_PC_4_SPM_ACK_CHK_HW_TARG_PC_VAL_4 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_PC_4_SPM_ACK_CHK_HW_TRIG_PC_VAL_4 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_SEL_4 (SPM_BASE_ADDRESS + 0x968)
    #define SPM_ACK_CHK_SEL_4_SPM_ACK_CHK_HW_TARG_GROUP_SEL_4 Fld(3,21,AC_MSKB2)//[23:21]
    #define SPM_ACK_CHK_SEL_4_SPM_ACK_CHK_HW_TARG_SIGNAL_SEL_4 Fld(5,16,AC_MSKB2)//[20:16]
    #define SPM_ACK_CHK_SEL_4_SPM_ACK_CHK_HW_TRIG_GROUP_SEL_4 Fld(3,5,AC_MSKB0)//[7:5]
    #define SPM_ACK_CHK_SEL_4_SPM_ACK_CHK_HW_TRIG_SIGNAL_SEL_4 Fld(5,0,AC_MSKB0)//[4:0]
#define SPM_SPM_ACK_CHK_TIMER_4 (SPM_BASE_ADDRESS + 0x96C)
    #define SPM_ACK_CHK_TIMER_4_SPM_ACK_CHK_TIMER_4 Fld(16,16,AC_FULLW32)//[31:16]
    #define SPM_ACK_CHK_TIMER_4_SPM_ACK_CHK_TIMER_VAL_4 Fld(16,0,AC_FULLW10)//[15:0]
#define SPM_SPM_ACK_CHK_STA_4 (SPM_BASE_ADDRESS + 0x970)
    #define SPM_ACK_CHK_STA_4_SPM_ACK_CHK_STA_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_ACK_CHK_SWINT_4 (SPM_BASE_ADDRESS + 0x974)
    #define SPM_ACK_CHK_SWINT_4_SPM_ACK_CHK_SWINT_EN_4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA0 (SPM_BASE_ADDRESS + 0xE00)
    #define SPM_PMSR_CURR_STA0_SPM_PMSR_CURR_STA0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA1 (SPM_BASE_ADDRESS + 0xE04)
    #define SPM_PMSR_CURR_STA1_SPM_PMSR_CURR_STA1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA2 (SPM_BASE_ADDRESS + 0xE08)
    #define SPM_PMSR_CURR_STA2_SPM_PMSR_CURR_STA2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA3 (SPM_BASE_ADDRESS + 0xE0C)
    #define SPM_PMSR_CURR_STA3_SPM_PMSR_CURR_STA3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA4 (SPM_BASE_ADDRESS + 0xE10)
    #define SPM_PMSR_CURR_STA4_SPM_PMSR_CURR_STA4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA5 (SPM_BASE_ADDRESS + 0xE14)
    #define SPM_PMSR_CURR_STA5_SPM_PMSR_CURR_STA5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA6 (SPM_BASE_ADDRESS + 0xE18)
    #define SPM_PMSR_CURR_STA6_SPM_PMSR_CURR_STA6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA7 (SPM_BASE_ADDRESS + 0xE1C)
    #define SPM_PMSR_CURR_STA7_SPM_PMSR_CURR_STA7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA8 (SPM_BASE_ADDRESS + 0xE20)
    #define SPM_PMSR_CURR_STA8_SPM_PMSR_CURR_STA8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA9 (SPM_BASE_ADDRESS + 0xE24)
    #define SPM_PMSR_CURR_STA9_SPM_PMSR_CURR_STA9 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA10 (SPM_BASE_ADDRESS + 0xE28)
    #define SPM_PMSR_CURR_STA10_SPM_PMSR_CURR_STA10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA11 (SPM_BASE_ADDRESS + 0xE2C)
    #define SPM_PMSR_CURR_STA11_SPM_PMSR_CURR_STA11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA12 (SPM_BASE_ADDRESS + 0xE30)
    #define SPM_PMSR_CURR_STA12_SPM_PMSR_CURR_STA12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA13 (SPM_BASE_ADDRESS + 0xE34)
    #define SPM_PMSR_CURR_STA13_SPM_PMSR_CURR_STA13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA14 (SPM_BASE_ADDRESS + 0xE38)
    #define SPM_PMSR_CURR_STA14_SPM_PMSR_CURR_STA14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA15 (SPM_BASE_ADDRESS + 0xE3C)
    #define SPM_PMSR_CURR_STA15_SPM_PMSR_CURR_STA15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA16 (SPM_BASE_ADDRESS + 0xE40)
    #define SPM_PMSR_CURR_STA16_SPM_PMSR_CURR_STA16 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA17 (SPM_BASE_ADDRESS + 0xE44)
    #define SPM_PMSR_CURR_STA17_SPM_PMSR_CURR_STA17 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA18 (SPM_BASE_ADDRESS + 0xE48)
    #define SPM_PMSR_CURR_STA18_SPM_PMSR_CURR_STA18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA19 (SPM_BASE_ADDRESS + 0xE4C)
    #define SPM_PMSR_CURR_STA19_SPM_PMSR_CURR_STA19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA20 (SPM_BASE_ADDRESS + 0xE50)
    #define SPM_PMSR_CURR_STA20_SPM_PMSR_CURR_STA20 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA21 (SPM_BASE_ADDRESS + 0xE54)
    #define SPM_PMSR_CURR_STA21_SPM_PMSR_CURR_STA21 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA22 (SPM_BASE_ADDRESS + 0xE58)
    #define SPM_PMSR_CURR_STA22_SPM_PMSR_CURR_STA22 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA23 (SPM_BASE_ADDRESS + 0xE5C)
    #define SPM_PMSR_CURR_STA23_SPM_PMSR_CURR_STA23 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA24 (SPM_BASE_ADDRESS + 0xE60)
    #define SPM_PMSR_CURR_STA24_SPM_PMSR_CURR_STA24 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA25 (SPM_BASE_ADDRESS + 0xE64)
    #define SPM_PMSR_CURR_STA25_SPM_PMSR_CURR_STA25 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA26 (SPM_BASE_ADDRESS + 0xE68)
    #define SPM_PMSR_CURR_STA26_SPM_PMSR_CURR_STA26 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA27 (SPM_BASE_ADDRESS + 0xE6C)
    #define SPM_PMSR_CURR_STA27_SPM_PMSR_CURR_STA27 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA28 (SPM_BASE_ADDRESS + 0xE70)
    #define SPM_PMSR_CURR_STA28_SPM_PMSR_CURR_STA28 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA29 (SPM_BASE_ADDRESS + 0xE74)
    #define SPM_PMSR_CURR_STA29_SPM_PMSR_CURR_STA29 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA30 (SPM_BASE_ADDRESS + 0xE78)
    #define SPM_PMSR_CURR_STA30_SPM_PMSR_CURR_STA30 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA31 (SPM_BASE_ADDRESS + 0xE7C)
    #define SPM_PMSR_CURR_STA31_SPM_PMSR_CURR_STA31 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA32 (SPM_BASE_ADDRESS + 0xE80)
    #define SPM_PMSR_CURR_STA32_SPM_PMSR_CURR_STA32 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA33 (SPM_BASE_ADDRESS + 0xE84)
    #define SPM_PMSR_CURR_STA33_SPM_PMSR_CURR_STA33 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA34 (SPM_BASE_ADDRESS + 0xE88)
    #define SPM_PMSR_CURR_STA34_SPM_PMSR_CURR_STA34 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA35 (SPM_BASE_ADDRESS + 0xE8C)
    #define SPM_PMSR_CURR_STA35_SPM_PMSR_CURR_STA35 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA36 (SPM_BASE_ADDRESS + 0xE90)
    #define SPM_PMSR_CURR_STA36_SPM_PMSR_CURR_STA36 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA37 (SPM_BASE_ADDRESS + 0xE94)
    #define SPM_PMSR_CURR_STA37_SPM_PMSR_CURR_STA37 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA38 (SPM_BASE_ADDRESS + 0xE98)
    #define SPM_PMSR_CURR_STA38_SPM_PMSR_CURR_STA38 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA39 (SPM_BASE_ADDRESS + 0xE9C)
    #define SPM_PMSR_CURR_STA39_SPM_PMSR_CURR_STA39 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA40 (SPM_BASE_ADDRESS + 0xEA0)
    #define SPM_PMSR_CURR_STA40_SPM_PMSR_CURR_STA40 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA41 (SPM_BASE_ADDRESS + 0xEA4)
    #define SPM_PMSR_CURR_STA41_SPM_PMSR_CURR_STA41 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA42 (SPM_BASE_ADDRESS + 0xEA8)
    #define SPM_PMSR_CURR_STA42_SPM_PMSR_CURR_STA42 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA43 (SPM_BASE_ADDRESS + 0xEAC)
    #define SPM_PMSR_CURR_STA43_SPM_PMSR_CURR_STA43 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA44 (SPM_BASE_ADDRESS + 0xEB0)
    #define SPM_PMSR_CURR_STA44_SPM_PMSR_CURR_STA44 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA45 (SPM_BASE_ADDRESS + 0xEB4)
    #define SPM_PMSR_CURR_STA45_SPM_PMSR_CURR_STA45 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA46 (SPM_BASE_ADDRESS + 0xEB8)
    #define SPM_PMSR_CURR_STA46_SPM_PMSR_CURR_STA46 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_CURR_STA47 (SPM_BASE_ADDRESS + 0xEBC)
    #define SPM_PMSR_CURR_STA47_SPM_PMSR_CURR_STA47 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_TIEMR_STA0 (SPM_BASE_ADDRESS + 0xEC0)
    #define SPM_PMSR_TIEMR_STA0_PMSR_TIMER_SET0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_TIEMR_STA1 (SPM_BASE_ADDRESS + 0xEC4)
    #define SPM_PMSR_TIEMR_STA1_PMSR_TIMER_SET1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_TIEMR_STA2 (SPM_BASE_ADDRESS + 0xEC8)
    #define SPM_PMSR_TIEMR_STA2_PMSR_TIMER_SET2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON0 (SPM_BASE_ADDRESS + 0xECC)
    #define SPM_PMSR_GENERAL_CON0_PMSR_ENABLE_SET0 Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_PMSR_GENERAL_CON0_PMSR_ENABLE_SET1 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_PMSR_GENERAL_CON0_PMSR_ENABLE_SET2 Fld(1,2,AC_MSKB0)//[2:2]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_CLR_SET0 Fld(1,3,AC_MSKB0)//[3:3]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_CLR_SET1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_CLR_SET2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SPM_PMSR_GENERAL_CON0_PMSR_SPEED_MODE_EN_SET0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SPM_PMSR_GENERAL_CON0_PMSR_SPEED_MODE_EN_SET1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SPM_PMSR_GENERAL_CON0_PMSR_SPEED_MODE_EN_SET2 Fld(1,8,AC_MSKB1)//[8:8]
    #define SPM_PMSR_GENERAL_CON0_PMSR_EVENT_CLR_SET0 Fld(1,9,AC_MSKB1)//[9:9]
    #define SPM_PMSR_GENERAL_CON0_PMSR_EVENT_CLR_SET1 Fld(1,10,AC_MSKB1)//[10:10]
    #define SPM_PMSR_GENERAL_CON0_PMSR_EVENT_CLR_SET2 Fld(1,11,AC_MSKB1)//[11:11]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_MASK_SET0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_MASK_SET1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_MASK_SET2 Fld(1,14,AC_MSKB1)//[14:14]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_WAKEUP_EVENT_MASK_SET0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_WAKEUP_EVENT_MASK_SET1 Fld(1,16,AC_MSKB2)//[16:16]
    #define SPM_PMSR_GENERAL_CON0_REG_PMSR_IRQ_WAKEUP_EVENT_MASK_SET2 Fld(1,17,AC_MSKB2)//[17:17]
    #define SPM_PMSR_GENERAL_CON0_PMSR_GEN_SW_RST_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define SPM_PMSR_GENERAL_CON0_PMSR_MODULE_ENABLE Fld(1,19,AC_MSKB2)//[19:19]
    #define SPM_PMSR_GENERAL_CON0_PMSR_MODE Fld(2,20,AC_MSKB2)//[21:20]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_B_SET0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_B_SET1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SPM_PMSR_GENERAL_CON0_PMSR_IRQ_B_SET2 Fld(1,31,AC_MSKB3)//[31:31]
#define SPM_SPM_PMSR_GENERAL_CON1 (SPM_BASE_ADDRESS + 0xED0)
    #define SPM_PMSR_GENERAL_CON1_PMSR_COUNTER_THRES Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON2 (SPM_BASE_ADDRESS + 0xED4)
    #define SPM_PMSR_GENERAL_CON2_PMSR_DEBUG_IN_0_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON3 (SPM_BASE_ADDRESS + 0xED8)
    #define SPM_PMSR_GENERAL_CON3_PMSR_DEBUG_IN_1_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON4 (SPM_BASE_ADDRESS + 0xEDC)
    #define SPM_PMSR_GENERAL_CON4_PMSR_DEBUG_IN_2_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON5 (SPM_BASE_ADDRESS + 0xEE0)
    #define SPM_PMSR_GENERAL_CON5_PMSR_DEBUG_IN_3_MASK_B Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_GENERAL_CON6 (SPM_BASE_ADDRESS + 0xEE4)
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_0 Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_2 Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_3 Fld(2,6,AC_MSKB0)//[7:6]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_4 Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_6 Fld(2,12,AC_MSKB1)//[13:12]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_7 Fld(2,14,AC_MSKB1)//[15:14]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_8 Fld(2,16,AC_MSKB2)//[17:16]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_9 Fld(2,18,AC_MSKB2)//[19:18]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_10 Fld(2,20,AC_MSKB2)//[21:20]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_11 Fld(2,22,AC_MSKB2)//[23:22]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_12 Fld(2,24,AC_MSKB3)//[25:24]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_13 Fld(2,26,AC_MSKB3)//[27:26]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_14 Fld(2,28,AC_MSKB3)//[29:28]
    #define SPM_PMSR_GENERAL_CON6_REG_PMSR_STATE_SIG_SEL_15 Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_SPM_PMSR_SW_RESET (SPM_BASE_ADDRESS + 0xEE8)
    #define SPM_PMSR_SW_RESET_PMSR_SW_RST_EN_SET0 Fld(1,0,AC_MSKB0)//[0:0]
    #define SPM_PMSR_SW_RESET_PMSR_SW_RST_EN_SET1 Fld(1,1,AC_MSKB0)//[1:1]
    #define SPM_PMSR_SW_RESET_PMSR_SW_RST_EN_SET2 Fld(1,2,AC_MSKB0)//[2:2]
#define SPM_SPM_PMSR_LAST_STA0 (SPM_BASE_ADDRESS + 0xF00)
    #define SPM_PMSR_LAST_STA0_SPM_PMSR_LAST_STA0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA1 (SPM_BASE_ADDRESS + 0xF04)
    #define SPM_PMSR_LAST_STA1_SPM_PMSR_LAST_STA1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA2 (SPM_BASE_ADDRESS + 0xF08)
    #define SPM_PMSR_LAST_STA2_SPM_PMSR_LAST_STA2 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA3 (SPM_BASE_ADDRESS + 0xF0C)
    #define SPM_PMSR_LAST_STA3_SPM_PMSR_LAST_STA3 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA4 (SPM_BASE_ADDRESS + 0xF10)
    #define SPM_PMSR_LAST_STA4_SPM_PMSR_LAST_STA4 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA5 (SPM_BASE_ADDRESS + 0xF14)
    #define SPM_PMSR_LAST_STA5_SPM_PMSR_LAST_STA5 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA6 (SPM_BASE_ADDRESS + 0xF18)
    #define SPM_PMSR_LAST_STA6_SPM_PMSR_LAST_STA6 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA7 (SPM_BASE_ADDRESS + 0xF1C)
    #define SPM_PMSR_LAST_STA7_SPM_PMSR_LAST_STA7 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA8 (SPM_BASE_ADDRESS + 0xF20)
    #define SPM_PMSR_LAST_STA8_SPM_PMSR_LAST_STA8 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA9 (SPM_BASE_ADDRESS + 0xF24)
    #define SPM_PMSR_LAST_STA9_SPM_PMSR_LAST_STA9 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA10 (SPM_BASE_ADDRESS + 0xF28)
    #define SPM_PMSR_LAST_STA10_SPM_PMSR_LAST_STA10 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA11 (SPM_BASE_ADDRESS + 0xF2C)
    #define SPM_PMSR_LAST_STA11_SPM_PMSR_LAST_STA11 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA12 (SPM_BASE_ADDRESS + 0xF30)
    #define SPM_PMSR_LAST_STA12_SPM_PMSR_LAST_STA12 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA13 (SPM_BASE_ADDRESS + 0xF34)
    #define SPM_PMSR_LAST_STA13_SPM_PMSR_LAST_STA13 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA14 (SPM_BASE_ADDRESS + 0xF38)
    #define SPM_PMSR_LAST_STA14_SPM_PMSR_LAST_STA14 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA15 (SPM_BASE_ADDRESS + 0xF3C)
    #define SPM_PMSR_LAST_STA15_SPM_PMSR_LAST_STA15 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA16 (SPM_BASE_ADDRESS + 0xF40)
    #define SPM_PMSR_LAST_STA16_SPM_PMSR_LAST_STA16 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA17 (SPM_BASE_ADDRESS + 0xF44)
    #define SPM_PMSR_LAST_STA17_SPM_PMSR_LAST_STA17 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA18 (SPM_BASE_ADDRESS + 0xF48)
    #define SPM_PMSR_LAST_STA18_SPM_PMSR_LAST_STA18 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA19 (SPM_BASE_ADDRESS + 0xF4C)
    #define SPM_PMSR_LAST_STA19_SPM_PMSR_LAST_STA19 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA20 (SPM_BASE_ADDRESS + 0xF50)
    #define SPM_PMSR_LAST_STA20_SPM_PMSR_LAST_STA20 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA21 (SPM_BASE_ADDRESS + 0xF54)
    #define SPM_PMSR_LAST_STA21_SPM_PMSR_LAST_STA21 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA22 (SPM_BASE_ADDRESS + 0xF58)
    #define SPM_PMSR_LAST_STA22_SPM_PMSR_LAST_STA22 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA23 (SPM_BASE_ADDRESS + 0xF5C)
    #define SPM_PMSR_LAST_STA23_SPM_PMSR_LAST_STA23 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA24 (SPM_BASE_ADDRESS + 0xF60)
    #define SPM_PMSR_LAST_STA24_SPM_PMSR_LAST_STA24 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA25 (SPM_BASE_ADDRESS + 0xF64)
    #define SPM_PMSR_LAST_STA25_SPM_PMSR_LAST_STA25 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA26 (SPM_BASE_ADDRESS + 0xF68)
    #define SPM_PMSR_LAST_STA26_SPM_PMSR_LAST_STA26 Fld(32,0,AC_FULLDW)//[31:0]

//Page SPM_8
#define SPM_SPM_PMSR_LAST_STA27 (SPM_BASE_ADDRESS + 0xF6C)
    #define SPM_PMSR_LAST_STA27_SPM_PMSR_LAST_STA27 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA28 (SPM_BASE_ADDRESS + 0xF70)
    #define SPM_PMSR_LAST_STA28_SPM_PMSR_LAST_STA28 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA29 (SPM_BASE_ADDRESS + 0xF74)
    #define SPM_PMSR_LAST_STA29_SPM_PMSR_LAST_STA29 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA30 (SPM_BASE_ADDRESS + 0xF78)
    #define SPM_PMSR_LAST_STA30_SPM_PMSR_LAST_STA30 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA31 (SPM_BASE_ADDRESS + 0xF7C)
    #define SPM_PMSR_LAST_STA31_SPM_PMSR_LAST_STA31 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA32 (SPM_BASE_ADDRESS + 0xF80)
    #define SPM_PMSR_LAST_STA32_SPM_PMSR_LAST_STA32 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA33 (SPM_BASE_ADDRESS + 0xF84)
    #define SPM_PMSR_LAST_STA33_SPM_PMSR_LAST_STA33 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA34 (SPM_BASE_ADDRESS + 0xF88)
    #define SPM_PMSR_LAST_STA34_SPM_PMSR_LAST_STA34 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA35 (SPM_BASE_ADDRESS + 0xF8C)
    #define SPM_PMSR_LAST_STA35_SPM_PMSR_LAST_STA35 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA36 (SPM_BASE_ADDRESS + 0xF90)
    #define SPM_PMSR_LAST_STA36_SPM_PMSR_LAST_STA36 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA37 (SPM_BASE_ADDRESS + 0xF94)
    #define SPM_PMSR_LAST_STA37_SPM_PMSR_LAST_STA37 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA38 (SPM_BASE_ADDRESS + 0xF98)
    #define SPM_PMSR_LAST_STA38_SPM_PMSR_LAST_STA38 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA39 (SPM_BASE_ADDRESS + 0xF9C)
    #define SPM_PMSR_LAST_STA39_SPM_PMSR_LAST_STA39 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA40 (SPM_BASE_ADDRESS + 0xFA0)
    #define SPM_PMSR_LAST_STA40_SPM_PMSR_LAST_STA40 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA41 (SPM_BASE_ADDRESS + 0xFA4)
    #define SPM_PMSR_LAST_STA41_SPM_PMSR_LAST_STA41 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA42 (SPM_BASE_ADDRESS + 0xFA8)
    #define SPM_PMSR_LAST_STA42_SPM_PMSR_LAST_STA42 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA43 (SPM_BASE_ADDRESS + 0xFAC)
    #define SPM_PMSR_LAST_STA43_SPM_PMSR_LAST_STA43 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA44 (SPM_BASE_ADDRESS + 0xFB0)
    #define SPM_PMSR_LAST_STA44_SPM_PMSR_LAST_STA44 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA45 (SPM_BASE_ADDRESS + 0xFB4)
    #define SPM_PMSR_LAST_STA45_SPM_PMSR_LAST_STA45 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA46 (SPM_BASE_ADDRESS + 0xFB8)
    #define SPM_PMSR_LAST_STA46_SPM_PMSR_LAST_STA46 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LAST_STA47 (SPM_BASE_ADDRESS + 0xFBC)
    #define SPM_PMSR_LAST_STA47_SPM_PMSR_LAST_STA47 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_SEL_CON0 (SPM_BASE_ADDRESS + 0xFC0)
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_0 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_1 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_2 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_3 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_4 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON0_REG_PMSR_SIG_SEL_5 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON1 (SPM_BASE_ADDRESS + 0xFC4)
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_6 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_7 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_8 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_9 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_10 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON1_REG_PMSR_SIG_SEL_11 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON2 (SPM_BASE_ADDRESS + 0xFC8)
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_12 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_13 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_14 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_15 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_16 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON2_REG_PMSR_SIG_SEL_17 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON3 (SPM_BASE_ADDRESS + 0xFCC)
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_18 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_19 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_20 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_21 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_22 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON3_REG_PMSR_SIG_SEL_23 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON4 (SPM_BASE_ADDRESS + 0xFD0)
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_24 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_25 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_26 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_27 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_28 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON4_REG_PMSR_SIG_SEL_29 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON5 (SPM_BASE_ADDRESS + 0xFD4)
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_30 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_31 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_32 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_33 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_34 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON5_REG_PMSR_SIG_SEL_35 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON6 (SPM_BASE_ADDRESS + 0xFD8)
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_36 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_37 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_38 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_39 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_40 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON6_REG_PMSR_SIG_SEL_41 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_SEL_CON7 (SPM_BASE_ADDRESS + 0xFDC)
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_42 Fld(5,0,AC_MSKB0)//[4:0]
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_43 Fld(5,5,AC_MSKW10)//[9:5]
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_44 Fld(5,10,AC_MSKB1)//[14:10]
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_45 Fld(5,15,AC_MSKW21)//[19:15]
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_46 Fld(5,20,AC_MSKW32)//[24:20]
    #define SPM_PMSR_SEL_CON7_REG_PMSR_SIG_SEL_47 Fld(5,25,AC_MSKB3)//[29:25]
#define SPM_SPM_PMSR_MON_CON0 (SPM_BASE_ADDRESS + 0xFE0)
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_0 Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_2 Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_3 Fld(2,6,AC_MSKB0)//[7:6]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_4 Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_5 Fld(2,10,AC_MSKB1)//[11:10]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_6 Fld(2,12,AC_MSKB1)//[13:12]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_7 Fld(2,14,AC_MSKB1)//[15:14]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_8 Fld(2,16,AC_MSKB2)//[17:16]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_9 Fld(2,18,AC_MSKB2)//[19:18]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_10 Fld(2,20,AC_MSKB2)//[21:20]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_11 Fld(2,22,AC_MSKB2)//[23:22]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_12 Fld(2,24,AC_MSKB3)//[25:24]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_13 Fld(2,26,AC_MSKB3)//[27:26]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_14 Fld(2,28,AC_MSKB3)//[29:28]
    #define SPM_PMSR_MON_CON0_REG_PMSR_MON_TYPE_15 Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_SPM_PMSR_MON_CON1 (SPM_BASE_ADDRESS + 0xFE4)
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_16 Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_17 Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_18 Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_19 Fld(2,6,AC_MSKB0)//[7:6]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_20 Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_21 Fld(2,10,AC_MSKB1)//[11:10]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_22 Fld(2,12,AC_MSKB1)//[13:12]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_23 Fld(2,14,AC_MSKB1)//[15:14]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_24 Fld(2,16,AC_MSKB2)//[17:16]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_25 Fld(2,18,AC_MSKB2)//[19:18]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_26 Fld(2,20,AC_MSKB2)//[21:20]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_27 Fld(2,22,AC_MSKB2)//[23:22]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_28 Fld(2,24,AC_MSKB3)//[25:24]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_29 Fld(2,26,AC_MSKB3)//[27:26]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_30 Fld(2,28,AC_MSKB3)//[29:28]
    #define SPM_PMSR_MON_CON1_REG_PMSR_MON_TYPE_31 Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_SPM_PMSR_MON_CON2 (SPM_BASE_ADDRESS + 0xFE8)
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_32 Fld(2,0,AC_MSKB0)//[1:0]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_33 Fld(2,2,AC_MSKB0)//[3:2]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_34 Fld(2,4,AC_MSKB0)//[5:4]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_35 Fld(2,6,AC_MSKB0)//[7:6]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_36 Fld(2,8,AC_MSKB1)//[9:8]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_37 Fld(2,10,AC_MSKB1)//[11:10]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_38 Fld(2,12,AC_MSKB1)//[13:12]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_39 Fld(2,14,AC_MSKB1)//[15:14]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_40 Fld(2,16,AC_MSKB2)//[17:16]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_41 Fld(2,18,AC_MSKB2)//[19:18]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_42 Fld(2,20,AC_MSKB2)//[21:20]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_43 Fld(2,22,AC_MSKB2)//[23:22]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_44 Fld(2,24,AC_MSKB3)//[25:24]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_45 Fld(2,26,AC_MSKB3)//[27:26]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_46 Fld(2,28,AC_MSKB3)//[29:28]
    #define SPM_PMSR_MON_CON2_REG_PMSR_MON_TYPE_47 Fld(2,30,AC_MSKB3)//[31:30]
#define SPM_SPM_PMSR_LEN_CON0 (SPM_BASE_ADDRESS + 0xFEC)
    #define SPM_PMSR_LEN_CON0_REG_PMSR_WINDOW_LEN_SET0 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LEN_CON1 (SPM_BASE_ADDRESS + 0xFF0)
    #define SPM_PMSR_LEN_CON1_REG_PMSR_WINDOW_LEN_SET1 Fld(32,0,AC_FULLDW)//[31:0]
#define SPM_SPM_PMSR_LEN_CON2 (SPM_BASE_ADDRESS + 0xFF4)
    #define SPM_PMSR_LEN_CON2_REG_PMSR_WINDOW_LEN_SET2 Fld(32,0,AC_FULLDW)//[31:0]

#endif //SPM_REGISTER_H

