/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_26z;
  wire [24:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[13] & in_data[61]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z & celloutsig_1_5z[1]);
  assign celloutsig_1_10z = ~(celloutsig_1_0z | celloutsig_1_9z[8]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_2z[2]);
  assign celloutsig_0_3z = celloutsig_0_2z[1] ^ celloutsig_0_0z;
  assign celloutsig_0_7z = in_data[6] ^ in_data[32];
  assign celloutsig_0_16z = celloutsig_0_5z ^ celloutsig_0_11z[1];
  assign celloutsig_0_20z = celloutsig_0_16z ^ celloutsig_0_19z[0];
  assign celloutsig_1_19z = { celloutsig_1_14z[19:5], celloutsig_1_6z, celloutsig_1_3z } & { celloutsig_1_14z[16:2], celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_23z = { celloutsig_0_1z[11:10], celloutsig_0_12z[6:5], celloutsig_0_1z[7:4] } || 1'h1;
  assign celloutsig_1_0z = in_data[121:107] || in_data[125:111];
  assign celloutsig_1_8z = in_data[146] & ~(celloutsig_1_7z[9]);
  assign celloutsig_0_5z = celloutsig_0_3z & ~(celloutsig_0_1z[4]);
  assign celloutsig_1_7z = in_data[122:110] % { 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_12z[5], celloutsig_0_1z[7:6], celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_6z[8:5] };
  assign celloutsig_1_4z = in_data[172:169] % { 1'h1, celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[140:127], celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[12:2], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_18z = ~ { celloutsig_1_9z[8:7], celloutsig_1_4z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:5] | { celloutsig_1_1z[12:11], celloutsig_1_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_1z[10], celloutsig_0_12z[6:5], celloutsig_0_1z[7] };
  assign celloutsig_0_4z = ^ in_data[94:78];
  assign celloutsig_1_5z = in_data[124:122] >> celloutsig_1_2z;
  assign celloutsig_0_11z = { celloutsig_0_1z[6:2], 2'h3, celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_12z[5], celloutsig_0_1z[7:2], 2'h3, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_6z = in_data[98:96] <<< { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_9z[1:0], celloutsig_0_0z, celloutsig_0_9z } <<< { celloutsig_0_6z[9:1], in_data[63] };
  assign celloutsig_0_19z = celloutsig_0_11z[9:2] <<< celloutsig_0_17z[9:2];
  assign celloutsig_0_2z = in_data[65:63] <<< in_data[13:11];
  assign celloutsig_0_27z = { celloutsig_0_6z[5:1], in_data[63], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z } <<< { in_data[43:29], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_8z = in_data[30:27] - { celloutsig_0_2z[1:0], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_17z[5:3], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_4z } - { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } ~^ in_data[115:105];
  assign celloutsig_0_15z = { in_data[30:19], celloutsig_0_13z, celloutsig_0_0z } ~^ { celloutsig_0_11z[10:4], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_9z = { celloutsig_0_1z[12:10], celloutsig_0_12z[6:5], celloutsig_0_1z[7:6] };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_1z = { in_data[150:136], celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_0_1z[13:10], celloutsig_0_12z[6:5], celloutsig_0_1z[7:2] } = in_data[43:32] ~^ in_data[17:6];
  assign celloutsig_0_6z[9:1] = { celloutsig_0_1z[10], celloutsig_0_12z[6:5], celloutsig_0_1z[7:2] } & in_data[72:64];
  assign { celloutsig_0_12z[10:7], celloutsig_0_12z[4:0] } = { celloutsig_0_1z[13:10], celloutsig_0_1z[7:3] } ~^ { celloutsig_0_1z[5:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z };
  assign { celloutsig_0_1z[9:8], celloutsig_0_1z[1:0] } = { celloutsig_0_12z[6:5], 2'h3 };
  assign celloutsig_0_6z[0] = in_data[63];
  assign { out_data[133:128], out_data[114:96], out_data[47:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
