0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/reduced full adder/reduced full adder.srcs/sources_1/new/reducedFullAdder.v,1538697194,verilog,,C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/simTemplate.v,,reducedFullAdder,,,,,,,,
C:/Users/luisg/Desktop/Fall 2018/CPE 133/Verilog-Projects/lab2_ReducedFA_FunctionForms/simTemplate.v,1538095748,verilog,,,,simTemplate,,,,,,,,
