sh: 1: pause: not found
Load Image /home/shahlarious/TUKL/vivado_labs/Convolutions/inputImage.bmp
Image Rows=240 Cols=320
Destination Rows=240 Cols=320
Calling Core function!
Core function ended!
Saving image...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ImageProcess_top glbl -prj ImageProcess.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ImageProcess 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ImageProcess_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/AESL_axi_slave_KERNEL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_KERNEL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess_mux_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess_mux_fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess_mux_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess_mux_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess_linebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess_linebkb_ram
INFO: [VRFC 10-311] analyzing module ImageProcess_linebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess_KERNEL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageProcess_KERNEL_BUS_s_axi
INFO: [VRFC 10-311] analyzing module ImageProcess_KERNEL_BUS_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImageProcess_CRTL_BUS_s_axi
Compiling module xil_defaultlib.ImageProcess_KERNEL_BUS_s_axi_ra...
Compiling module xil_defaultlib.ImageProcess_KERNEL_BUS_s_axi
Compiling module xil_defaultlib.ImageProcess_linebkb_ram
Compiling module xil_defaultlib.ImageProcess_linebkb(DataWidth=8...
Compiling module xil_defaultlib.ImageProcess_mux_eOg(ID=1,din0_W...
Compiling module xil_defaultlib.ImageProcess_mux_fYi(ID=1,din0_W...
Compiling module xil_defaultlib.ImageProcess
Compiling module xil_defaultlib.fifo(DEPTH=76800)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=76800,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_KERNEL_BUS
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_ImageProcess_top
Compiling module work.glbl
Built simulation snapshot ImageProcess

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/xsim.dir/ImageProcess/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 11 15:34:47 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ImageProcess/xsim_script.tcl
# xsim {ImageProcess} -autoloadwcfg -tclbatch {ImageProcess.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source ImageProcess.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "41300365000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 41300405 ns : File "/home/shahlarious/TUKL/vivado_labs/Convolutions/solution1/sim/verilog/ImageProcess.autotb.v" Line 537
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:01:51 . Memory (MB): peak = 1165.312 ; gain = 0.000 ; free physical = 1156 ; free virtual = 13833
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 11 15:36:51 2023...
sh: 1: pause: not found
Load Image /home/shahlarious/TUKL/vivado_labs/Convolutions/inputImage.bmp
Image Rows=240 Cols=320
Destination Rows=240 Cols=320
Calling Core function!
Core function ended!
Saving image...
