name: IWDG
description: Independent watchdog
groupName: IWDG
baseAddress: 1073754112
registers:
- name: IWDG_KR
  displayName: IWDG_KR
  description: Key register
  addressOffset: 0
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: KEY
    description: "Key value (write only, read\n              0x0000)"
    bitOffset: 0
    bitWidth: 16
- name: IWDG_PR
  displayName: IWDG_PR
  description: Prescaler register
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: PR
    description: "Prescaler divider\nThese bits are write access protected see . They\
      \ are written by software to select the prescaler divider feeding the counter\
      \ clock. PVU bit of the  must be reset in order to be able to change the prescaler\
      \ divider.\nNote: Reading this register returns the prescaler value from the\
      \ VDD voltage domain. This value may not be up to date/valid if a write operation\
      \ to this register is ongoing. For this reason the value read from this register\
      \ is valid only when the PVU bit in the status register (IWDG_SR) is reset."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: divider /4
      value: 0
    - name: B_0x1
      description: divider /8
      value: 1
    - name: B_0x2
      description: divider /16
      value: 2
    - name: B_0x3
      description: divider /32
      value: 3
    - name: B_0x4
      description: divider /64
      value: 4
    - name: B_0x5
      description: divider /128
      value: 5
    - name: B_0x6
      description: divider /256
      value: 6
    - name: B_0x7
      description: divider /256
      value: 7
- name: IWDG_RLR
  displayName: IWDG_RLR
  description: Reload register
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 4095
  fields:
  - name: RL
    description: "Watchdog counter reload\n              value"
    bitOffset: 0
    bitWidth: 12
- name: IWDG_SR
  displayName: IWDG_SR
  description: Status register
  addressOffset: 12
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: PVU
    description: "Watchdog prescaler value update\nThis bit is set by hardware to\
      \ indicate that an update of the prescaler value is ongoing. It is reset by\
      \ hardware when the prescaler update operation is completed in the VDD voltage\
      \ domain (takes up to five LSI cycles).\nPrescaler value can be updated only\
      \ when PVU bit is reset."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: RVU
    description: "Watchdog counter reload value update\nThis bit is set by hardware\
      \ to indicate that an update of the reload value is ongoing. It is reset by\
      \ hardware when the reload value update operation is completed in the VDD voltage\
      \ domain (takes up to five LSI cycles).\nReload value can be updated only when\
      \ RVU bit is reset."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: WVU
    description: "Watchdog counter window value update\nThis bit is set by hardware\
      \ to indicate that an update of the window value is ongoing. It is reset by\
      \ hardware when the reload value update operation is completed in the VDD voltage\
      \ domain (takes up to five LSI cycles).\nWindow value can be updated only when\
      \ WVU bit is reset."
    bitOffset: 2
    bitWidth: 1
    access: read-only
- name: IWDG_WINR
  displayName: IWDG_WINR
  description: Window register
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 4095
  fields:
  - name: WIN
    description: "Watchdog counter window\n              value"
    bitOffset: 0
    bitWidth: 12
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
