Model {
  Name			  "sampleModel501"
  System {
    Name		    "sampleModel501"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "34"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [2, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "2.31"
      SourceBlock	      "pid_lib/PID Controller (2DOF)"
      SourceType	      "PID 2dof"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Controller	      "PID"
      Form		      "Parallel"
      TimeDomain	      "Discrete-time"
      UseExternalTs	      off
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      ControllerParametersSource "internal"
      P			      "1"
      I			      "1"
      D			      "0"
      UseFilter		      on
      N			      "100"
      b			      "1"
      c			      "1"
      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
      ZeroCross		      on
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      DifferentiatorICPrevScaledInput "0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      TrackingMode	      off
      Kt		      "1"
      LimitOutput	      off
      SatLimitsSource	      "internal"
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      bOutMin		      "[]"
      bOutMax		      "[]"
      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      cOutMin		      "[]"
      cOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      PParamMin		      "[]"
      PParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
      bParamMin		      "[]"
      bParamMax		      "[]"
      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
      cParamMin		      "[]"
      cParamMax		      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI4OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI4OutMin	      "[]"
      SumI4OutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum1OutMin	      "[]"
      Sum1OutMax	      "[]"
      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum2OutMin	      "[]"
      Sum2OutMax	      "[]"
      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
      Sum3OutMin	      "[]"
      Sum3OutMax	      "[]"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI4AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
      DifferentiatorOutMin    "[]"
      DifferentiatorOutMax    "[]"
      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefMin    "[]"
      FilterDiffOutCoefMax    "[]"
      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
      ReciprocalOutMin	      "[]"
      ReciprocalOutMax	      "[]"
      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumDenOutMin	      "[]"
      SumDenOutMax	      "[]"
      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumNumOutMin	      "[]"
      SumNumOutMax	      "[]"
      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
      DivideOutMin	      "[]"
      DivideOutMax	      "[]"
      UdiffTsProdOutDataTypeStr	"Inherit: Inherit via internal rule"
      UdiffTsProdOutMin	      "[]"
      UdiffTsProdOutMax	      "[]"
      NTsProdOutDataTypeStr   "Inherit: Inherit via internal rule"
      NTsProdOutMin	      "[]"
      NTsProdOutMax	      "[]"
      UintegralTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UintegralTsProdOutMin   "[]"
      UintegralTsProdOutMax   "[]"
      UngainTsProdOutDataTypeStr "Inherit: Inherit via internal rule"
      UngainTsProdOutMin      "[]"
      UngainTsProdOutMax      "[]"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      ParallelPVariant	      "InternalParameters"
      IdealPVariant	      "Disabled"
      IVariant		      "InternalParameters"
      DVariant		      "InternalParameters"
      bVariant		      "InternalParameters"
      cVariant		      "InternalParameters"
      IntegratorVariant	      "Discrete"
      SatVariant	      "Disabled"
      AWVariant		      "Passthrough"
      PCopyVariant	      "Disabled"
      TRVariant		      "Disabled"
      FdbkBlocksVariant	      "Forward"
      IdealPFdbkVariant	      "Disabled"
      SatFdbkVariant	      "Disabled"
      DerivativeFilterVariant "ForwardEulerFilter"
      NVariant		      "InternalParameters"
      NCopyVariant	      "Disabled"
      FilterICVariant	      "InternalICsFilter"
      IntegratorICVariant     "InternalICs"
      ExternalResetVariant    "Disabled"
      TRSumVariant	      "Passthrough"
      SumFdbkVariant	      "Disabled"
      SumVariant	      "Sum_PID"
      TsampFilterVariant      "InternalTs"
      TsampNgainVariant	      "Passthrough"
      TsampIntegralVariant    "Passthrough"
      ExternalSaturationOutDataTypeStr "Inherit: Same as second input"
      InitialConditionSetting "Auto"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "32"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "33"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk12"
      SID		      "34"
      Ports		      [1, 1]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      IconShape		      "rectangular"
      Inputs		      "+"
    }
    Block {
      BlockType		      ComplexToMagnitudeAngle
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 2]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      VariableName	      "gtgeltw"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
    }
    Block {
      BlockType		      Step
      Name		      "cfblk7"
      SID		      "7"
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      Time		      "[4.000000]"
      Before		      "[151117239.429353]"
      After		      "[-363171743.865022]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [3, 4]
      Position		      [1150, 32, 1210, 93]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "15"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "16"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "3"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk3"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk4"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  gain			  1
	  low			  0
	  high			  2
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  IconShape		  "rectangular"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "17"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "18"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "19"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "4"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [0, -35; -560, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 470, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [75, 0; 0, -35; 485, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, 115; -80, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 45; -880, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "20"
      Ports		      [3, 4]
      Position		      [1310, 32, 1370, 93]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "21"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "27"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "28"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "23"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk4"
	  SID			  "24"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk5"
	  SID			  "25"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  6
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk6"
	  SID			  "26"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  7
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "22"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "29"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "30"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  11
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "31"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  12
	  Port			  "4"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [0, 35; -240, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [85, 0; 0, -35; 635, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, 115; -720, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 40; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [0, 45]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, 35; -240, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 310, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [85, 0; 0, -35; 635, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -15; -880, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0; 0, 35; 170, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [5, 0; 0, 45; -405, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 45; 475, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -35; -1040, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [90, 0; 0, -20; 625, 0; 0, 40]
      DstBlock		      "cfblk9"
      DstPort		      2
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk4"
      SrcPort		      2
      Points		      [90, 0; 0, 20; 470, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [5, 0; 0, -30; -250, 0; 0, 40]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk9"
      SrcPort		      3
      Points		      [5, 0; 0, 30; -245, 0]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk8"
      SrcPort		      4
      Points		      [0, 15; -1200, 0]
      DstBlock		      "cfblk1"
      DstPort		      2
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [80, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, -35; -1360, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 115; -400, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [1195, 0; 0, -165]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk8"
      SrcPort		      3
      Points		      [5, 0; 0, 105; -1045, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      19
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [1040, 0]
      DstBlock		      "cfblk9"
      DstPort		      3
    }
  }
}
