# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Comp 541 Final Project.srcs/sources_1/new" \
"../../../../Comp 541 Final Project.srcs/sources_1/new/memory_mapper.sv" \
"../../../../Comp 541 Final Project.srcs/sim_1/new/mem_map_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
