<stg><name>linear_combination.1</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="11" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="47" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0 %vecs_offset_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %vecs_offset

]]></Node>
<StgValue><ssdm name="vecs_offset_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %coeffs_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %coeffs_read

]]></Node>
<StgValue><ssdm name="coeffs_read_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2 %accumulators = alloca i64 1

]]></Node>
<StgValue><ssdm name="accumulators"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln100 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i6 0, void, i6 %empty_29, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:1 %empty_29 = add i6 %empty, i6 1

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
memset.loop:2 %p_cast4 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop:3 %exitcond136 = icmp_eq  i6 %empty, i6 60

]]></Node>
<StgValue><ssdm name="exitcond136"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond136, void %memset.loop.split, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %accumulators_addr = getelementptr i32 %accumulators, i64 0, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="accumulators_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i32 0, i6 %accumulators_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:2 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:0 %zext_ln102 = zext i8 %coeffs_read_2

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:1 %br_ln102 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i6 %add_ln102, void, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:1 %add_ln102 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:2 %icmp_ln102 = icmp_eq  i6 %i, i6 56

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:3 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:4 %br_ln102 = br i1 %icmp_ln102, void %.split4, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:1 %p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12">
<![CDATA[
.split4:2 %p_shl_cast = zext i12 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split4:3 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="8">
<![CDATA[
.split4:4 %p_shl2_cast = zext i8 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:5 %empty_32 = sub i13 %p_shl_cast, i13 %p_shl2_cast

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="13">
<![CDATA[
.split4:6 %sext_ln106 = sext i13 %empty_32

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split4:7 %add_ln108 = add i15 %sext_ln106, i15 %vecs_offset_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split4:8 %br_ln106 = br void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.preheader:0 %br_ln112 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln106, void %.split2, i6 0, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln106 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
:2 %zext_ln106 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="6">
<![CDATA[
:3 %zext_ln106_2 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln106 = icmp_eq  i6 %j, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln106 = br i1 %icmp_ln106, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split2:1 %add_ln108_3 = add i15 %add_ln108, i15 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="15">
<![CDATA[
.split2:2 %zext_ln108 = zext i15 %add_ln108_3

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %vecs_addr = getelementptr i6 %vecs, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="vecs_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="15">
<![CDATA[
.split2:4 %vecs_load = load i15 %vecs_addr

]]></Node>
<StgValue><ssdm name="vecs_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:9 %accumulators_addr_4 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="accumulators_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="15">
<![CDATA[
.split2:4 %vecs_load = load i15 %vecs_addr

]]></Node>
<StgValue><ssdm name="vecs_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
.split2:5 %sext_ln108 = sext i6 %vecs_load

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
.split2:6 %zext_ln108_3 = zext i8 %sext_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:7 %mul_ln108 = mul i16 %zext_ln108_3, i16 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:7 %mul_ln108 = mul i16 %zext_ln108_3, i16 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split2:10 %accumulators_load = load i6 %accumulators_addr_4

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split2:7 %mul_ln108 = mul i16 %zext_ln108_3, i16 %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
.split2:8 %zext_ln108_4 = zext i16 %mul_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108_4"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
.split2:10 %accumulators_load = load i6 %accumulators_addr_4

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %add_ln108_2 = add i32 %accumulators_load, i32 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:11 %add_ln108_2 = add i32 %accumulators_load, i32 %zext_ln108_4

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split2:12 %store_ln108 = store i32 %add_ln108_2, i6 %accumulators_addr_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split2:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:0 %i_2 = phi i6 %add_ln112, void %generic_remquo<33, 33>.exit, i6 0, void %._crit_edge.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:1 %add_ln112 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge:2 %zext_ln112 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:3 %icmp_ln112 = icmp_eq  i6 %i_2, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:4 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %br_ln112 = br i1 %icmp_ln112, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %accumulators_addr_3 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="accumulators_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
.split:2 %tmp = load i6 %accumulators_addr_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
:0 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="6">
<![CDATA[
.split:2 %tmp = load i6 %accumulators_addr_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:3 %empty_35 = icmp_eq  i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %empty_36 = icmp_eq  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:5 %empty_37 = or i1 %empty_36, i1 %empty_35

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:6 %br_ln116 = br i1 %empty_37, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %generic_remquo<33, 33>.exit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="121" st_id="12" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="123" st_id="14" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="129" st_id="20" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="130" st_id="21" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="132" st_id="23" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="133" st_id="24" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="134" st_id="25" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="135" st_id="26" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="136" st_id="27" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="137" st_id="28" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="138" st_id="29" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="139" st_id="30" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="140" st_id="31" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="141" st_id="32" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="142" st_id="33" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="143" st_id="34" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="144" st_id="35" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="145" st_id="36" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="146" st_id="37" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="147" st_id="38" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="148" st_id="39" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="149" st_id="40" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="150" st_id="41" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="151" st_id="42" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="152" st_id="43" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="153" st_id="44" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="154" st_id="45" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="155" st_id="46" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i32 %tmp, i32 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>

<operation id="156" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %trunc_ln167 = trunc i32 %rem_V

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="157" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:3 %r_sig_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %rem_V, i32 4

]]></Node>
<StgValue><ssdm name="r_sig_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
<literal name="r_sig_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %zext_ln159 = zext i5 %trunc_ln167

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="159" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:4 %rem_V_7 = xor i5 %trunc_ln167, i5 31

]]></Node>
<StgValue><ssdm name="rem_V_7"/></StgValue>
</operation>

<operation id="160" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:5 %rem_V_9 = select i1 %r_sig_V, i5 %rem_V_7, i5 %trunc_ln167

]]></Node>
<StgValue><ssdm name="rem_V_9"/></StgValue>
</operation>

<operation id="161" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:6 %zext_ln164 = zext i5 %rem_V_9

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="162" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:7 %sub_ln657 = sub i6 0, i6 %zext_ln164

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="163" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:8 %select_ln175 = select i1 %r_sig_V, i6 %sub_ln657, i6 %zext_ln159

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:9 %br_ln175 = br void %generic_remquo<33, 33>.exit

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
generic_remquo<33, 33>.exit:0 %p_Val2_s = phi i6 %select_ln175, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i6 0, void %.split

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="166" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="6">
<![CDATA[
generic_remquo<33, 33>.exit:1 %sext_ln116 = sext i6 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="167" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
generic_remquo<33, 33>.exit:2 %write_ln116 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %out_r, i8 %sext_ln116

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>

<operation id="168" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
generic_remquo<33, 33>.exit:3 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="223" name="coeffs_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coeffs_read"/></StgValue>
</port>
<port id="224" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="225" name="vecs" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="226" name="vecs_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vecs_offset"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="228" from="_ssdm_op_Read.ap_auto.i15" to="vecs_offset_read" fromId="227" toId="48">
</dataflow>
<dataflow id="229" from="vecs_offset" to="vecs_offset_read" fromId="226" toId="48">
</dataflow>
<dataflow id="231" from="_ssdm_op_Read.ap_auto.i8" to="coeffs_read_2" fromId="230" toId="49">
</dataflow>
<dataflow id="232" from="coeffs_read" to="coeffs_read_2" fromId="223" toId="49">
</dataflow>
<dataflow id="234" from="StgValue_233" to="accumulators" fromId="233" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_235" to="empty" fromId="235" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="br_ln100" to="empty" fromId="51" toId="52">
</dataflow>
<dataflow id="238" from="empty_29" to="empty" fromId="53" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="br_ln0" to="empty" fromId="60" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="240" from="empty" to="empty_29" fromId="52" toId="53">
</dataflow>
<dataflow id="242" from="StgValue_241" to="empty_29" fromId="241" toId="53">
</dataflow>
<dataflow id="243" from="empty" to="p_cast4" fromId="52" toId="54">
</dataflow>
<dataflow id="244" from="empty" to="exitcond136" fromId="52" toId="55">
</dataflow>
<dataflow id="246" from="StgValue_245" to="exitcond136" fromId="245" toId="55">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="247" toId="56">
</dataflow>
<dataflow id="250" from="StgValue_249" to="empty_30" fromId="249" toId="56">
</dataflow>
<dataflow id="251" from="StgValue_249" to="empty_30" fromId="249" toId="56">
</dataflow>
<dataflow id="252" from="StgValue_249" to="empty_30" fromId="249" toId="56">
</dataflow>
<dataflow id="253" from="exitcond136" to="br_ln0" fromId="55" toId="57">
</dataflow>
<dataflow id="254" from="accumulators" to="accumulators_addr" fromId="50" toId="58">
</dataflow>
<dataflow id="256" from="StgValue_255" to="accumulators_addr" fromId="255" toId="58">
</dataflow>
<dataflow id="257" from="p_cast4" to="accumulators_addr" fromId="54" toId="58">
</dataflow>
<dataflow id="259" from="StgValue_258" to="store_ln0" fromId="258" toId="59">
</dataflow>
<dataflow id="260" from="accumulators_addr" to="store_ln0" fromId="58" toId="59">
</dataflow>
<dataflow id="261" from="coeffs_read_2" to="zext_ln102" fromId="49" toId="61">
</dataflow>
<dataflow id="262" from="add_ln102" to="i" fromId="64" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="br_ln0" to="i" fromId="90" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="264" from="StgValue_235" to="i" fromId="235" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond136" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="br_ln102" to="i" fromId="62" toId="63">
</dataflow>
<dataflow id="266" from="i" to="add_ln102" fromId="63" toId="64">
</dataflow>
<dataflow id="267" from="StgValue_241" to="add_ln102" fromId="241" toId="64">
</dataflow>
<dataflow id="268" from="i" to="icmp_ln102" fromId="63" toId="65">
</dataflow>
<dataflow id="270" from="StgValue_269" to="icmp_ln102" fromId="269" toId="65">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecLoopTripCount" to="empty_31" fromId="247" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_272" to="empty_31" fromId="272" toId="66">
</dataflow>
<dataflow id="274" from="StgValue_272" to="empty_31" fromId="272" toId="66">
</dataflow>
<dataflow id="275" from="StgValue_272" to="empty_31" fromId="272" toId="66">
</dataflow>
<dataflow id="276" from="icmp_ln102" to="br_ln102" fromId="65" toId="67">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopName" to="specloopname_ln102" fromId="277" toId="68">
</dataflow>
<dataflow id="280" from="empty_7" to="specloopname_ln102" fromId="279" toId="68">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="p_shl" fromId="281" toId="69">
</dataflow>
<dataflow id="283" from="i" to="p_shl" fromId="63" toId="69">
</dataflow>
<dataflow id="284" from="StgValue_235" to="p_shl" fromId="235" toId="69">
</dataflow>
<dataflow id="285" from="p_shl" to="p_shl_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="287" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl2" fromId="286" toId="71">
</dataflow>
<dataflow id="288" from="i" to="p_shl2" fromId="63" toId="71">
</dataflow>
<dataflow id="290" from="StgValue_289" to="p_shl2" fromId="289" toId="71">
</dataflow>
<dataflow id="291" from="p_shl2" to="p_shl2_cast" fromId="71" toId="72">
</dataflow>
<dataflow id="292" from="p_shl_cast" to="empty_32" fromId="70" toId="73">
</dataflow>
<dataflow id="293" from="p_shl2_cast" to="empty_32" fromId="72" toId="73">
</dataflow>
<dataflow id="294" from="empty_32" to="sext_ln106" fromId="73" toId="74">
</dataflow>
<dataflow id="295" from="sext_ln106" to="add_ln108" fromId="74" toId="75">
</dataflow>
<dataflow id="296" from="vecs_offset_read" to="add_ln108" fromId="48" toId="75">
</dataflow>
<dataflow id="297" from="add_ln106" to="j" fromId="79" toId="78">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="298" from="br_ln0" to="j" fromId="104" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="299" from="StgValue_235" to="j" fromId="235" toId="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="br_ln106" to="j" fromId="76" toId="78">
</dataflow>
<dataflow id="301" from="j" to="add_ln106" fromId="78" toId="79">
</dataflow>
<dataflow id="302" from="StgValue_241" to="add_ln106" fromId="241" toId="79">
</dataflow>
<dataflow id="303" from="j" to="zext_ln106" fromId="78" toId="80">
</dataflow>
<dataflow id="304" from="j" to="zext_ln106_2" fromId="78" toId="81">
</dataflow>
<dataflow id="305" from="j" to="icmp_ln106" fromId="78" toId="82">
</dataflow>
<dataflow id="306" from="StgValue_245" to="icmp_ln106" fromId="245" toId="82">
</dataflow>
<dataflow id="307" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="247" toId="83">
</dataflow>
<dataflow id="308" from="StgValue_249" to="empty_33" fromId="249" toId="83">
</dataflow>
<dataflow id="309" from="StgValue_249" to="empty_33" fromId="249" toId="83">
</dataflow>
<dataflow id="310" from="StgValue_249" to="empty_33" fromId="249" toId="83">
</dataflow>
<dataflow id="311" from="icmp_ln106" to="br_ln106" fromId="82" toId="84">
</dataflow>
<dataflow id="312" from="add_ln108" to="add_ln108_3" fromId="75" toId="85">
</dataflow>
<dataflow id="313" from="zext_ln106_2" to="add_ln108_3" fromId="81" toId="85">
</dataflow>
<dataflow id="314" from="add_ln108_3" to="zext_ln108" fromId="85" toId="86">
</dataflow>
<dataflow id="315" from="vecs" to="vecs_addr" fromId="225" toId="87">
</dataflow>
<dataflow id="316" from="StgValue_255" to="vecs_addr" fromId="255" toId="87">
</dataflow>
<dataflow id="317" from="zext_ln108" to="vecs_addr" fromId="86" toId="87">
</dataflow>
<dataflow id="318" from="vecs_addr" to="vecs_load" fromId="87" toId="88">
</dataflow>
<dataflow id="319" from="accumulators" to="accumulators_addr_4" fromId="50" toId="89">
</dataflow>
<dataflow id="320" from="StgValue_255" to="accumulators_addr_4" fromId="255" toId="89">
</dataflow>
<dataflow id="321" from="zext_ln106" to="accumulators_addr_4" fromId="80" toId="89">
</dataflow>
<dataflow id="322" from="vecs_addr" to="vecs_load" fromId="87" toId="91">
</dataflow>
<dataflow id="323" from="vecs_load" to="sext_ln108" fromId="91" toId="92">
</dataflow>
<dataflow id="324" from="sext_ln108" to="zext_ln108_3" fromId="92" toId="93">
</dataflow>
<dataflow id="325" from="zext_ln108_3" to="mul_ln108" fromId="93" toId="94">
</dataflow>
<dataflow id="326" from="zext_ln102" to="mul_ln108" fromId="61" toId="94">
</dataflow>
<dataflow id="327" from="zext_ln108_3" to="mul_ln108" fromId="93" toId="95">
</dataflow>
<dataflow id="328" from="zext_ln102" to="mul_ln108" fromId="61" toId="95">
</dataflow>
<dataflow id="329" from="accumulators_addr_4" to="accumulators_load" fromId="89" toId="96">
</dataflow>
<dataflow id="330" from="zext_ln108_3" to="mul_ln108" fromId="93" toId="97">
</dataflow>
<dataflow id="331" from="zext_ln102" to="mul_ln108" fromId="61" toId="97">
</dataflow>
<dataflow id="332" from="mul_ln108" to="zext_ln108_4" fromId="97" toId="98">
</dataflow>
<dataflow id="333" from="accumulators_addr_4" to="accumulators_load" fromId="89" toId="99">
</dataflow>
<dataflow id="334" from="accumulators_load" to="add_ln108_2" fromId="99" toId="100">
</dataflow>
<dataflow id="335" from="zext_ln108_4" to="add_ln108_2" fromId="98" toId="100">
</dataflow>
<dataflow id="336" from="_ssdm_op_SpecLoopName" to="specloopname_ln106" fromId="277" toId="101">
</dataflow>
<dataflow id="338" from="empty_6" to="specloopname_ln106" fromId="337" toId="101">
</dataflow>
<dataflow id="339" from="accumulators_load" to="add_ln108_2" fromId="99" toId="102">
</dataflow>
<dataflow id="340" from="zext_ln108_4" to="add_ln108_2" fromId="98" toId="102">
</dataflow>
<dataflow id="341" from="add_ln108_2" to="store_ln108" fromId="102" toId="103">
</dataflow>
<dataflow id="342" from="accumulators_addr_4" to="store_ln108" fromId="89" toId="103">
</dataflow>
<dataflow id="343" from="add_ln112" to="i_2" fromId="106" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="br_ln0" to="i_2" fromId="168" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="345" from="StgValue_235" to="i_2" fromId="235" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="346" from="br_ln112" to="i_2" fromId="77" toId="105">
</dataflow>
<dataflow id="347" from="i_2" to="add_ln112" fromId="105" toId="106">
</dataflow>
<dataflow id="348" from="StgValue_241" to="add_ln112" fromId="241" toId="106">
</dataflow>
<dataflow id="349" from="i_2" to="zext_ln112" fromId="105" toId="107">
</dataflow>
<dataflow id="350" from="i_2" to="icmp_ln112" fromId="105" toId="108">
</dataflow>
<dataflow id="351" from="StgValue_245" to="icmp_ln112" fromId="245" toId="108">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="247" toId="109">
</dataflow>
<dataflow id="353" from="StgValue_249" to="empty_34" fromId="249" toId="109">
</dataflow>
<dataflow id="354" from="StgValue_249" to="empty_34" fromId="249" toId="109">
</dataflow>
<dataflow id="355" from="StgValue_249" to="empty_34" fromId="249" toId="109">
</dataflow>
<dataflow id="356" from="icmp_ln112" to="br_ln112" fromId="108" toId="110">
</dataflow>
<dataflow id="357" from="accumulators" to="accumulators_addr_3" fromId="50" toId="111">
</dataflow>
<dataflow id="358" from="StgValue_255" to="accumulators_addr_3" fromId="255" toId="111">
</dataflow>
<dataflow id="359" from="zext_ln112" to="accumulators_addr_3" fromId="107" toId="111">
</dataflow>
<dataflow id="360" from="accumulators_addr_3" to="tmp" fromId="111" toId="112">
</dataflow>
<dataflow id="361" from="accumulators_addr_3" to="tmp" fromId="111" toId="114">
</dataflow>
<dataflow id="362" from="_ssdm_op_SpecLoopName" to="specloopname_ln112" fromId="277" toId="115">
</dataflow>
<dataflow id="364" from="empty_5" to="specloopname_ln112" fromId="363" toId="115">
</dataflow>
<dataflow id="365" from="tmp" to="empty_35" fromId="114" toId="116">
</dataflow>
<dataflow id="367" from="StgValue_366" to="empty_35" fromId="366" toId="116">
</dataflow>
<dataflow id="368" from="tmp" to="empty_36" fromId="114" toId="117">
</dataflow>
<dataflow id="369" from="StgValue_258" to="empty_36" fromId="258" toId="117">
</dataflow>
<dataflow id="370" from="empty_36" to="empty_37" fromId="117" toId="118">
</dataflow>
<dataflow id="371" from="empty_35" to="empty_37" fromId="116" toId="118">
</dataflow>
<dataflow id="372" from="empty_37" to="br_ln116" fromId="118" toId="119">
</dataflow>
<dataflow id="373" from="tmp" to="rem_V" fromId="114" toId="120">
</dataflow>
<dataflow id="374" from="StgValue_366" to="rem_V" fromId="366" toId="120">
</dataflow>
<dataflow id="375" from="tmp" to="rem_V" fromId="114" toId="121">
</dataflow>
<dataflow id="376" from="StgValue_366" to="rem_V" fromId="366" toId="121">
</dataflow>
<dataflow id="377" from="tmp" to="rem_V" fromId="114" toId="122">
</dataflow>
<dataflow id="378" from="StgValue_366" to="rem_V" fromId="366" toId="122">
</dataflow>
<dataflow id="379" from="tmp" to="rem_V" fromId="114" toId="123">
</dataflow>
<dataflow id="380" from="StgValue_366" to="rem_V" fromId="366" toId="123">
</dataflow>
<dataflow id="381" from="tmp" to="rem_V" fromId="114" toId="124">
</dataflow>
<dataflow id="382" from="StgValue_366" to="rem_V" fromId="366" toId="124">
</dataflow>
<dataflow id="383" from="tmp" to="rem_V" fromId="114" toId="125">
</dataflow>
<dataflow id="384" from="StgValue_366" to="rem_V" fromId="366" toId="125">
</dataflow>
<dataflow id="385" from="tmp" to="rem_V" fromId="114" toId="126">
</dataflow>
<dataflow id="386" from="StgValue_366" to="rem_V" fromId="366" toId="126">
</dataflow>
<dataflow id="387" from="tmp" to="rem_V" fromId="114" toId="127">
</dataflow>
<dataflow id="388" from="StgValue_366" to="rem_V" fromId="366" toId="127">
</dataflow>
<dataflow id="389" from="tmp" to="rem_V" fromId="114" toId="128">
</dataflow>
<dataflow id="390" from="StgValue_366" to="rem_V" fromId="366" toId="128">
</dataflow>
<dataflow id="391" from="tmp" to="rem_V" fromId="114" toId="129">
</dataflow>
<dataflow id="392" from="StgValue_366" to="rem_V" fromId="366" toId="129">
</dataflow>
<dataflow id="393" from="tmp" to="rem_V" fromId="114" toId="130">
</dataflow>
<dataflow id="394" from="StgValue_366" to="rem_V" fromId="366" toId="130">
</dataflow>
<dataflow id="395" from="tmp" to="rem_V" fromId="114" toId="131">
</dataflow>
<dataflow id="396" from="StgValue_366" to="rem_V" fromId="366" toId="131">
</dataflow>
<dataflow id="397" from="tmp" to="rem_V" fromId="114" toId="132">
</dataflow>
<dataflow id="398" from="StgValue_366" to="rem_V" fromId="366" toId="132">
</dataflow>
<dataflow id="399" from="tmp" to="rem_V" fromId="114" toId="133">
</dataflow>
<dataflow id="400" from="StgValue_366" to="rem_V" fromId="366" toId="133">
</dataflow>
<dataflow id="401" from="tmp" to="rem_V" fromId="114" toId="134">
</dataflow>
<dataflow id="402" from="StgValue_366" to="rem_V" fromId="366" toId="134">
</dataflow>
<dataflow id="403" from="tmp" to="rem_V" fromId="114" toId="135">
</dataflow>
<dataflow id="404" from="StgValue_366" to="rem_V" fromId="366" toId="135">
</dataflow>
<dataflow id="405" from="tmp" to="rem_V" fromId="114" toId="136">
</dataflow>
<dataflow id="406" from="StgValue_366" to="rem_V" fromId="366" toId="136">
</dataflow>
<dataflow id="407" from="tmp" to="rem_V" fromId="114" toId="137">
</dataflow>
<dataflow id="408" from="StgValue_366" to="rem_V" fromId="366" toId="137">
</dataflow>
<dataflow id="409" from="tmp" to="rem_V" fromId="114" toId="138">
</dataflow>
<dataflow id="410" from="StgValue_366" to="rem_V" fromId="366" toId="138">
</dataflow>
<dataflow id="411" from="tmp" to="rem_V" fromId="114" toId="139">
</dataflow>
<dataflow id="412" from="StgValue_366" to="rem_V" fromId="366" toId="139">
</dataflow>
<dataflow id="413" from="tmp" to="rem_V" fromId="114" toId="140">
</dataflow>
<dataflow id="414" from="StgValue_366" to="rem_V" fromId="366" toId="140">
</dataflow>
<dataflow id="415" from="tmp" to="rem_V" fromId="114" toId="141">
</dataflow>
<dataflow id="416" from="StgValue_366" to="rem_V" fromId="366" toId="141">
</dataflow>
<dataflow id="417" from="tmp" to="rem_V" fromId="114" toId="142">
</dataflow>
<dataflow id="418" from="StgValue_366" to="rem_V" fromId="366" toId="142">
</dataflow>
<dataflow id="419" from="tmp" to="rem_V" fromId="114" toId="143">
</dataflow>
<dataflow id="420" from="StgValue_366" to="rem_V" fromId="366" toId="143">
</dataflow>
<dataflow id="421" from="tmp" to="rem_V" fromId="114" toId="144">
</dataflow>
<dataflow id="422" from="StgValue_366" to="rem_V" fromId="366" toId="144">
</dataflow>
<dataflow id="423" from="tmp" to="rem_V" fromId="114" toId="145">
</dataflow>
<dataflow id="424" from="StgValue_366" to="rem_V" fromId="366" toId="145">
</dataflow>
<dataflow id="425" from="tmp" to="rem_V" fromId="114" toId="146">
</dataflow>
<dataflow id="426" from="StgValue_366" to="rem_V" fromId="366" toId="146">
</dataflow>
<dataflow id="427" from="tmp" to="rem_V" fromId="114" toId="147">
</dataflow>
<dataflow id="428" from="StgValue_366" to="rem_V" fromId="366" toId="147">
</dataflow>
<dataflow id="429" from="tmp" to="rem_V" fromId="114" toId="148">
</dataflow>
<dataflow id="430" from="StgValue_366" to="rem_V" fromId="366" toId="148">
</dataflow>
<dataflow id="431" from="tmp" to="rem_V" fromId="114" toId="149">
</dataflow>
<dataflow id="432" from="StgValue_366" to="rem_V" fromId="366" toId="149">
</dataflow>
<dataflow id="433" from="tmp" to="rem_V" fromId="114" toId="150">
</dataflow>
<dataflow id="434" from="StgValue_366" to="rem_V" fromId="366" toId="150">
</dataflow>
<dataflow id="435" from="tmp" to="rem_V" fromId="114" toId="151">
</dataflow>
<dataflow id="436" from="StgValue_366" to="rem_V" fromId="366" toId="151">
</dataflow>
<dataflow id="437" from="tmp" to="rem_V" fromId="114" toId="152">
</dataflow>
<dataflow id="438" from="StgValue_366" to="rem_V" fromId="366" toId="152">
</dataflow>
<dataflow id="439" from="tmp" to="rem_V" fromId="114" toId="153">
</dataflow>
<dataflow id="440" from="StgValue_366" to="rem_V" fromId="366" toId="153">
</dataflow>
<dataflow id="441" from="tmp" to="rem_V" fromId="114" toId="154">
</dataflow>
<dataflow id="442" from="StgValue_366" to="rem_V" fromId="366" toId="154">
</dataflow>
<dataflow id="443" from="tmp" to="rem_V" fromId="114" toId="155">
</dataflow>
<dataflow id="444" from="StgValue_366" to="rem_V" fromId="366" toId="155">
</dataflow>
<dataflow id="445" from="rem_V" to="trunc_ln167" fromId="155" toId="156">
</dataflow>
<dataflow id="447" from="_ssdm_op_BitSelect.i1.i32.i32" to="r_sig_V" fromId="446" toId="157">
</dataflow>
<dataflow id="448" from="rem_V" to="r_sig_V" fromId="155" toId="157">
</dataflow>
<dataflow id="450" from="StgValue_449" to="r_sig_V" fromId="449" toId="157">
</dataflow>
<dataflow id="451" from="trunc_ln167" to="zext_ln159" fromId="156" toId="158">
</dataflow>
<dataflow id="452" from="trunc_ln167" to="rem_V_7" fromId="156" toId="159">
</dataflow>
<dataflow id="454" from="StgValue_453" to="rem_V_7" fromId="453" toId="159">
</dataflow>
<dataflow id="455" from="r_sig_V" to="rem_V_9" fromId="157" toId="160">
</dataflow>
<dataflow id="456" from="rem_V_7" to="rem_V_9" fromId="159" toId="160">
</dataflow>
<dataflow id="457" from="trunc_ln167" to="rem_V_9" fromId="156" toId="160">
</dataflow>
<dataflow id="458" from="rem_V_9" to="zext_ln164" fromId="160" toId="161">
</dataflow>
<dataflow id="459" from="StgValue_235" to="sub_ln657" fromId="235" toId="162">
</dataflow>
<dataflow id="460" from="zext_ln164" to="sub_ln657" fromId="161" toId="162">
</dataflow>
<dataflow id="461" from="r_sig_V" to="select_ln175" fromId="157" toId="163">
</dataflow>
<dataflow id="462" from="sub_ln657" to="select_ln175" fromId="162" toId="163">
</dataflow>
<dataflow id="463" from="zext_ln159" to="select_ln175" fromId="158" toId="163">
</dataflow>
<dataflow id="464" from="select_ln175" to="p_Val2_s" fromId="163" toId="165">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="465" from="br_ln175" to="p_Val2_s" fromId="164" toId="165">
</dataflow>
<dataflow id="466" from="StgValue_235" to="p_Val2_s" fromId="235" toId="165">
<condition id="-1">
<or_exp><and_exp><literal name="empty_37" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="467" from="br_ln116" to="p_Val2_s" fromId="119" toId="165">
</dataflow>
<dataflow id="468" from="p_Val2_s" to="sext_ln116" fromId="165" toId="166">
</dataflow>
<dataflow id="470" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln116" fromId="469" toId="167">
</dataflow>
<dataflow id="471" from="out_r" to="write_ln116" fromId="224" toId="167">
</dataflow>
<dataflow id="472" from="sext_ln116" to="write_ln116" fromId="166" toId="167">
</dataflow>
<dataflow id="473" from="exitcond136" to="StgValue_2" fromId="55" toId="2">
</dataflow>
<dataflow id="474" from="icmp_ln102" to="StgValue_3" fromId="65" toId="3">
</dataflow>
<dataflow id="475" from="icmp_ln106" to="StgValue_4" fromId="82" toId="4">
</dataflow>
<dataflow id="476" from="icmp_ln112" to="StgValue_9" fromId="108" toId="9">
</dataflow>
<dataflow id="477" from="empty_37" to="StgValue_11" fromId="118" toId="11">
</dataflow>
<dataflow id="478" from="empty_37" to="StgValue_47" fromId="118" toId="47">
</dataflow>
<dataflow id="479" from="r_sig_V" to="StgValue_47" fromId="157" toId="47">
</dataflow>
</dataflows>


</stg>
