

================================================================
== Vivado HLS Report for 'ALU_perform_operation'
================================================================
* Date:           Thu May 15 01:14:32 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        ALU_4bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.97ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %A), !map !37

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B), !map !41

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %op_code), !map !45

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %result), !map !49

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %carry_borrow), !map !53

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str4, i32 0, i32 0, i4* %A) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str7, [2 x i8]* @p_str5, i32 0, i32 0, i4* %B) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 0, [13 x i8]* @p_str8, [8 x i8]* @p_str6, i32 0, i32 0, i3* %op_code) nounwind

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [13 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i4* %result) nounwind

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecPort([4 x i8]* @p_str2, i32 1, [7 x i8]* @p_str10, [13 x i8]* @p_str11, i32 0, i32 0, i1* %carry_borrow) nounwind

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecProcessDef([4 x i8]* @p_str2, i32 0, [18 x i8]* @p_str3) nounwind

ST_1: tmp [1/1] 0.00ns
:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

ST_1: val_V [1/1] 0.00ns
:13  %val_V = call i3 @_ssdm_op_Read.ap_auto.volatile.i3P(i3* %op_code)

ST_1: stg_16 [1/1] 2.23ns
:14  switch i3 %val_V, label %._crit_edge [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
    i3 -2, label %7
    i3 -1, label %8
  ]

ST_1: val_V_27 [1/1] 0.00ns
:0  %val_V_27 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_28 [1/1] 0.00ns
:1  %val_V_28 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_7 [1/1] 1.37ns
:2  %r_V_7 = xor i4 %val_V_28, %val_V_27

ST_1: stg_20 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_25 [1/1] 0.00ns
:0  %val_V_25 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_26 [1/1] 0.00ns
:1  %val_V_26 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_3 [1/1] 1.37ns
:2  %r_V_3 = and i4 %val_V_26, %val_V_25

ST_1: res_V_6 [1/1] 1.37ns
:3  %res_V_6 = xor i4 %r_V_3, -1

ST_1: stg_25 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_23 [1/1] 0.00ns
:0  %val_V_23 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_24 [1/1] 0.00ns
:1  %val_V_24 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_6 [1/1] 1.37ns
:2  %r_V_6 = or i4 %val_V_24, %val_V_23

ST_1: stg_29 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_21 [1/1] 0.00ns
:0  %val_V_21 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_22 [1/1] 0.00ns
:1  %val_V_22 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: r_V_5 [1/1] 1.37ns
:2  %r_V_5 = and i4 %val_V_22, %val_V_21

ST_1: stg_33 [1/1] 2.23ns
:3  br label %._crit_edge

ST_1: val_V_11 [1/1] 0.00ns
:0  %val_V_11 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: res_V_3 [1/1] 0.80ns
:1  %res_V_3 = add i4 %val_V_11, -1

ST_1: val_V_12 [1/1] 0.00ns
:2  %val_V_12 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: carry_3 [1/1] 1.88ns
:3  %carry_3 = icmp eq i4 %val_V_12, 0

ST_1: stg_38 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_9 [1/1] 0.00ns
:0  %val_V_9 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: res_V_2 [1/1] 0.80ns
:1  %res_V_2 = add i4 %val_V_9, 1

ST_1: val_V_10 [1/1] 0.00ns
:2  %val_V_10 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: carry_2 [1/1] 1.88ns
:3  %carry_2 = icmp eq i4 %val_V_10, -1

ST_1: stg_43 [1/1] 2.23ns
:4  br label %._crit_edge

ST_1: val_V_5 [1/1] 0.00ns
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_6 [1/1] 0.00ns
:1  %val_V_6 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: res_V_1 [1/1] 0.80ns
:2  %res_V_1 = sub i4 %val_V_5, %val_V_6

ST_1: val_V_7 [1/1] 0.00ns
:3  %val_V_7 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_8 [1/1] 0.00ns
:4  %val_V_8 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: carry_1 [1/1] 1.88ns
:5  %carry_1 = icmp ult i4 %val_V_7, %val_V_8

ST_1: stg_50 [1/1] 2.23ns
:6  br label %._crit_edge

ST_1: val_V_1 [1/1] 0.00ns
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_2 [1/1] 0.00ns
:1  %val_V_2 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: res_V [1/1] 0.80ns
:2  %res_V = add i4 %val_V_2, %val_V_1

ST_1: val_V_3 [1/1] 0.00ns
:3  %val_V_3 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %A)

ST_1: val_V_4 [1/1] 0.00ns
:4  %val_V_4 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %B)

ST_1: lhs_V [1/1] 0.00ns
:5  %lhs_V = zext i4 %val_V_3 to i5

ST_1: rhs_V [1/1] 0.00ns
:6  %rhs_V = zext i4 %val_V_4 to i5

ST_1: r_V [1/1] 0.80ns
:7  %r_V = add i5 %rhs_V, %lhs_V

ST_1: carry [1/1] 0.00ns
:8  %carry = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %r_V, i32 4)

ST_1: stg_60 [1/1] 2.23ns
:9  br label %._crit_edge

ST_1: v_V [1/1] 0.00ns
._crit_edge:0  %v_V = phi i4 [ %r_V_7, %8 ], [ %res_V_6, %7 ], [ %r_V_6, %6 ], [ %r_V_5, %5 ], [ %res_V_3, %4 ], [ %res_V_2, %3 ], [ %res_V_1, %2 ], [ %res_V, %1 ], [ 0, %0 ]

ST_1: v [1/1] 0.00ns
._crit_edge:1  %v = phi i1 [ false, %8 ], [ false, %7 ], [ false, %6 ], [ false, %5 ], [ %carry_3, %4 ], [ %carry_2, %3 ], [ %carry_1, %2 ], [ %carry, %1 ], [ false, %0 ]

ST_1: stg_63 [1/1] 0.00ns
._crit_edge:2  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %result, i4 %v_V)

ST_1: stg_64 [1/1] 0.00ns
._crit_edge:3  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %carry_borrow, i1 %v)

ST_1: empty [1/1] 0.00ns
._crit_edge:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)

ST_1: stg_66 [1/1] 0.00ns
._crit_edge:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
