{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684460554928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684460554928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 18:42:34 2023 " "Processing started: Thu May 18 18:42:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684460554928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460554928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hog -c hog " "Command: quartus_map --read_settings_files=on --write_settings_files=off hog -c hog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460554928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684460561863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684460561863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/sys_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/sys_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_status " "Found entity 1: sys_status" {  } { { "../de1/src/sys_status.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/sys_status.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_IP.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_IP.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP " "Found entity 1: PLL_IP" {  } { { "PLL_IP.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL_IP/PLL_IP_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL_IP/PLL_IP_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_IP_0002 " "Found entity 1: PLL_IP_0002" {  } { { "PLL_IP/PLL_IP_0002.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/PLL_IP/PLL_IP_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/hps0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/hps0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0 " "Found entity 1: hps0" {  } { { "hps0/synthesis/hps0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/hps0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "hps0/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "hps0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1 " "Found entity 1: hps0_mm_interconnect_1" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_avalon_st_adapter " "Found entity 1: hps0_mm_interconnect_1_avalon_st_adapter" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_rsp_mux " "Found entity 1: hps0_mm_interconnect_1_rsp_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "hps0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574298 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "hps0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_rsp_demux " "Found entity 1: hps0_mm_interconnect_1_rsp_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_cmd_mux " "Found entity 1: hps0_mm_interconnect_1_cmd_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_cmd_demux " "Found entity 1: hps0_mm_interconnect_1_cmd_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574309 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574309 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574309 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574309 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "hps0/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "hps0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "hps0/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "hps0/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "hps0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "hps0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "hps0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574325 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "hps0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "hps0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_router_002_default_decode " "Found entity 1: hps0_mm_interconnect_1_router_002_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574328 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_1_router_002 " "Found entity 2: hps0_mm_interconnect_1_router_002" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_1_router_default_decode " "Found entity 1: hps0_mm_interconnect_1_router_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574329 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_1_router " "Found entity 2: hps0_mm_interconnect_1_router" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "hps0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "hps0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0 " "Found entity 1: hps0_mm_interconnect_0" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps0_mm_interconnect_0_avalon_st_adapter" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_rsp_mux " "Found entity 1: hps0_mm_interconnect_0_rsp_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_rsp_demux " "Found entity 1: hps0_mm_interconnect_0_rsp_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_cmd_mux " "Found entity 1: hps0_mm_interconnect_0_cmd_mux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_cmd_demux " "Found entity 1: hps0_mm_interconnect_0_cmd_demux" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps0_mm_interconnect_0_router_002_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574346 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_0_router_002 " "Found entity 2: hps0_mm_interconnect_0_router_002" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_mm_interconnect_0_router_default_decode " "Found entity 1: hps0_mm_interconnect_0_router_default_decode" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574348 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps0_mm_interconnect_0_router " "Found entity 2: hps0_mm_interconnect_0_router" {  } { { "hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0 " "Found entity 1: hps0_hps_0" {  } { { "hps0/synthesis/submodules/hps0_hps_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_hps_io " "Found entity 1: hps0_hps_0_hps_io" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "hps0/synthesis/submodules/hps_sdram.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "hps0/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_hps_io_border " "Found entity 1: hps0_hps_0_hps_io_border" {  } { { "hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hps_0_fpga_interfaces " "Found entity 1: hps0_hps_0_fpga_interfaces" {  } { { "hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_hog_in.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_hog_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_hog_in " "Found entity 1: hps0_hog_in" {  } { { "hps0/synthesis/submodules/hps0_hog_in.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_hog_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hps0/synthesis/submodules/hps0_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hps0/synthesis/submodules/hps0_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps0_bridge_0 " "Found entity 1: hps0_bridge_0" {  } { { "hps0/synthesis/submodules/hps0_bridge_0.v" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_bridge_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/bus_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/bus_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch " "Found entity 1: bus_switch" {  } { { "../de1/src/bus_switch.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/bus_switch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/window_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/window_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_serializer " "Found entity 1: window_serializer" {  } { { "../de1/src/window_serializer.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/window_serializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ext_bus " "Found entity 1: ext_bus" {  } { { "../de1/src/ext_bus.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/ext_bus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc.vh(46) " "Verilog HDL warning at de1_soc.vh(46): extended using \"x\" or \"z\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684460574428 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc.vh(47) " "Verilog HDL warning at de1_soc.vh(47): extended using \"x\" or \"z\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684460574428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Default " "Found entity 1: DE1_SoC_Default" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "../de1/DE1_IP/video_sync_generator.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../de1/DE1_IP/vga_controller.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "../de1/DE1_IP/VGA_Audio_0002.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "../de1/DE1_IP/VGA_Audio.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "../de1/DE1_IP/SEG7_LUT_6.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../de1/DE1_IP/SEG7_LUT.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../de1/DE1_IP/Reset_Delay.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "../de1/DE1_IP/img_index.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "../de1/DE1_IP/img_data.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../de1/DE1_IP/I2C_Controller.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../de1/DE1_IP/I2C_AV_Config.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../de1/DE1_IP/AUDIO_DAC.v" "" { Text "/home/mahmoud/Documents/hog/de1/DE1_IP/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/wptr_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/wptr_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 wptr_full " "Found entity 1: wptr_full" {  } { { "../de1/IP/wptr_full.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/wptr_full.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_w2r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_w2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_w2r " "Found entity 1: sync_w2r" {  } { { "../de1/IP/sync_w2r.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_w2r.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_r2w.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_r2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_r2w " "Found entity 1: sync_r2w" {  } { { "../de1/IP/sync_r2w.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_r2w.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/sync_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/sync_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ptr " "Found entity 1: sync_ptr" {  } { { "../de1/IP/sync_ptr.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/sync_ptr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/rptr_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/rptr_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rptr_empty " "Found entity 1: rptr_empty" {  } { { "../de1/IP/rptr_empty.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/rptr_empty.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem_dp " "Found entity 1: fifomem_dp" {  } { { "../de1/IP/fifomem_dp.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/fifomem_dp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/fifomem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/fifomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem " "Found entity 1: fifomem" {  } { { "../de1/IP/fifomem.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/fifomem.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/de1/IP/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../de1/IP/async_fifo.v" "" { Text "/home/mahmoud/Documents/hog/de1/IP/async_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 true_dual_port " "Found entity 1: true_dual_port" {  } { { "../hog_core/src/true_dual_port.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/true_dual_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_wrapper " "Found entity 1: top_wrapper" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hog_core/src/top.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_histogram " "Found entity 1: row_histogram" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "full_histogram FULL_HISTOGRAM partial_histogram_add.v(11) " "Verilog HDL Declaration information at partial_histogram_add.v(11): object \"full_histogram\" differs only in case from object \"FULL_HISTOGRAM\" in the same scope" {  } { { "../hog_core/src/partial_histogram_add.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 partial_histogram_add " "Found entity 1: partial_histogram_add" {  } { { "../hog_core/src/partial_histogram_add.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/normalization.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/normalization.v" { { "Info" "ISGN_ENTITY_NAME" "1 normalization " "Found entity 1: normalization" {  } { { "../hog_core/src/normalization.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/normalization.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/norm_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 norm_block " "Found entity 1: norm_block" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 lin_buff " "Found entity 1: lin_buff" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_shiftreg " "Found entity 1: kernel_shiftreg" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "../hog_core/src/kernel.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_orientation " "Found entity 1: hog_orientation" {  } { { "../hog_core/src/hog_orientation.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_orientation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_magnitude " "Found entity 1: hog_magnitude" {  } { { "../hog_core/src/hog_magnitude.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog_gradient " "Found entity 1: hog_gradient" {  } { { "../hog_core/src/hog_gradient.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog_gradient.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/hog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/hog.v" { { "Info" "ISGN_ENTITY_NAME" "1 hog " "Found entity 1: hog" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_pyramid " "Found entity 1: gaussian_pyramid" {  } { { "../hog_core/src/gaussian_pyramid.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_pyramid.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_operator " "Found entity 1: gaussian_operator" {  } { { "../hog_core/src/gaussian_operator.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_operator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gaussian_filter " "Found entity 1: gaussian_filter" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/downsample.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/downsample.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsample " "Found entity 1: downsample" {  } { { "../hog_core/src/downsample.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/downsample.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/detection_window.v" { { "Info" "ISGN_ENTITY_NAME" "1 detection_window " "Found entity 1: detection_window" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BORDER_START_ADDR border_start_addr custom_fifo.v(32) " "Verilog HDL Declaration information at custom_fifo.v(32): object \"BORDER_START_ADDR\" differs only in case from object \"border_start_addr\" in the same scope" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684460574472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fifo " "Found entity 1: custom_fifo" {  } { { "../hog_core/src/custom_fifo.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cell_histogram " "Found entity 1: cell_histogram" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/binning.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/binning.v" { { "Info" "ISGN_ENTITY_NAME" "1 binning " "Found entity 1: binning" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mahmoud/Documents/hog/hog_core/src/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mahmoud/Documents/hog/hog_core/src/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "../hog_core/src/abs.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/abs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684460574475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460574475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A de1_soc.vh(46) " "Verilog HDL Implicit Net warning at de1_soc.vh(46): created implicit net for \"GPIO_A\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B de1_soc.vh(47) " "Verilog HDL Implicit Net warning at de1_soc.vh(47): created implicit net for \"GPIO_B\"" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked DE1_SoC_Default.v(189) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(189): created implicit net for \"locked\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_ready DE1_SoC_Default.v(271) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(271): created implicit net for \"pixel_ready\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk DE1_SoC_Default.v(321) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(321): created implicit net for \"clk\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 321 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arempty DE1_SoC_Default.v(296) " "Verilog HDL Implicit Net warning at DE1_SoC_Default.v(296): created implicit net for \"arempty\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_in top_wrapper.v(29) " "Verilog HDL Implicit Net warning at top_wrapper.v(29): created implicit net for \"pixel_in\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_valid top_wrapper.v(30) " "Verilog HDL Implicit Net warning at top_wrapper.v(30): created implicit net for \"pixel_valid\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "window_ready top_wrapper.v(31) " "Verilog HDL Implicit Net warning at top_wrapper.v(31): created implicit net for \"window_ready\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_ready top_wrapper.v(32) " "Verilog HDL Implicit Net warning at top_wrapper.v(32): created implicit net for \"pixel_ready\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "detection_window top_wrapper.v(33) " "Verilog HDL Implicit Net warning at top_wrapper.v(33): created implicit net for \"detection_window\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "window_valid top_wrapper.v(34) " "Verilog HDL Implicit Net warning at top_wrapper.v(34): created implicit net for \"window_valid\"" {  } { { "../hog_core/src/top_wrapper.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/top_wrapper.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border norm_block.v(41) " "Verilog HDL Implicit Net warning at norm_block.v(41): created implicit net for \"k_border\"" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid norm_block.v(42) " "Verilog HDL Implicit Net warning at norm_block.v(42): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/norm_block.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/norm_block.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_ready hog.v(30) " "Verilog HDL Implicit Net warning at hog.v(30): created implicit net for \"bin_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bin_valid hog.v(32) " "Verilog HDL Implicit Net warning at hog.v(32): created implicit net for \"bin_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cell_ready hog.v(47) " "Verilog HDL Implicit Net warning at hog.v(47): created implicit net for \"cell_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cell_valid hog.v(50) " "Verilog HDL Implicit Net warning at hog.v(50): created implicit net for \"cell_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "block_ready hog.v(71) " "Verilog HDL Implicit Net warning at hog.v(71): created implicit net for \"block_ready\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "block_valid hog.v(73) " "Verilog HDL Implicit Net warning at hog.v(73): created implicit net for \"block_valid\"" {  } { { "../hog_core/src/hog.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/hog.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_ready gaussian_filter.v(30) " "Verilog HDL Implicit Net warning at gaussian_filter.v(30): created implicit net for \"k_ready\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border gaussian_filter.v(32) " "Verilog HDL Implicit Net warning at gaussian_filter.v(32): created implicit net for \"k_border\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid gaussian_filter.v(33) " "Verilog HDL Implicit Net warning at gaussian_filter.v(33): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/gaussian_filter.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/gaussian_filter.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border detection_window.v(31) " "Verilog HDL Implicit Net warning at detection_window.v(31): created implicit net for \"k_border\"" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid detection_window.v(32) " "Verilog HDL Implicit Net warning at detection_window.v(32): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/detection_window.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/detection_window.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_ready cell_histogram.v(33) " "Verilog HDL Implicit Net warning at cell_histogram.v(33): created implicit net for \"p_ready\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p_valid cell_histogram.v(36) " "Verilog HDL Implicit Net warning at cell_histogram.v(36): created implicit net for \"p_valid\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border cell_histogram.v(53) " "Verilog HDL Implicit Net warning at cell_histogram.v(53): created implicit net for \"k_border\"" {  } { { "../hog_core/src/cell_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/cell_histogram.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_ready binning.v(31) " "Verilog HDL Implicit Net warning at binning.v(31): created implicit net for \"k_ready\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_border binning.v(33) " "Verilog HDL Implicit Net warning at binning.v(33): created implicit net for \"k_border\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "k_valid binning.v(34) " "Verilog HDL Implicit Net warning at binning.v(34): created implicit net for \"k_valid\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_upper_bin binning.v(59) " "Verilog HDL Implicit Net warning at binning.v(59): created implicit net for \"is_upper_bin\"" {  } { { "../hog_core/src/binning.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/binning.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "hps0/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "blinking_led sys_status.v(30) " "Verilog HDL error at sys_status.v(30): value cannot be assigned to input \"blinking_led\"" {  } { { "../de1/src/sys_status.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/sys_status.v" 30 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574477 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(31) " "Verilog HDL Parameter Declaration warning at lin_buff.v(31): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574545 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(33) " "Verilog HDL Parameter Declaration warning at lin_buff.v(33): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(36) " "Verilog HDL Parameter Declaration warning at lin_buff.v(36): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(37) " "Verilog HDL Parameter Declaration warning at lin_buff.v(37): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lin_buff lin_buff.v(38) " "Verilog HDL Parameter Declaration warning at lin_buff.v(38): Parameter Declaration in module \"lin_buff\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/lin_buff.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/lin_buff.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel kernel.v(18) " "Verilog HDL Parameter Declaration warning at kernel.v(18): Parameter Declaration in module \"kernel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(15) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(15): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(17) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(17): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(18) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(18): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574546 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "kernel_shiftreg kernel_shiftreg.v(19) " "Verilog HDL Parameter Declaration warning at kernel_shiftreg.v(19): Parameter Declaration in module \"kernel_shiftreg\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/kernel_shiftreg.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/kernel_shiftreg.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574547 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(15) " "Verilog HDL Parameter Declaration warning at row_histogram.v(15): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(16) " "Verilog HDL Parameter Declaration warning at row_histogram.v(16): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(17) " "Verilog HDL Parameter Declaration warning at row_histogram.v(17): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574551 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "row_histogram row_histogram.v(18) " "Verilog HDL Parameter Declaration warning at row_histogram.v(18): Parameter Declaration in module \"row_histogram\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../hog_core/src/row_histogram.v" "" { Text "/home/mahmoud/Documents/hog/hog_core/src/row_histogram.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684460574551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Default " "Elaborating entity \"DE1_SoC_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684460574768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 21 DE1_SoC_Default.v(206) " "Verilog HDL assignment warning at DE1_SoC_Default.v(206): truncated value with size 28 to match size of target (21)" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684460574769 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_A de1_soc.vh(46) " "Verilog HDL or VHDL warning at de1_soc.vh(46): object \"GPIO_A\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684460574770 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_B de1_soc.vh(47) " "Verilog HDL or VHDL warning at de1_soc.vh(47): object \"GPIO_B\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684460574770 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "AUD_CTRL_CLK de1_soc.vh(2) " "Verilog HDL warning at de1_soc.vh(2): object AUD_CTRL_CLK used but never assigned" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1684460574770 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mSEG7_DIG de1_soc.vh(23) " "Verilog HDL or VHDL warning at de1_soc.vh(23): object \"mSEG7_DIG\" assigned a value but never read" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684460574771 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc.vh(46) " "Verilog HDL assignment warning at de1_soc.vh(46): truncated value with size 36 to match size of target (1)" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684460574792 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc.vh(47) " "Verilog HDL assignment warning at de1_soc.vh(47): truncated value with size 36 to match size of target (1)" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684460574792 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AUD_CTRL_CLK 0 de1_soc.vh(2) " "Net \"AUD_CTRL_CLK\" at de1_soc.vh(2) has no driver or initial value, using a default initial value '0'" {  } { { "../de1/src/de1_soc.vh" "" { Text "/home/mahmoud/Documents/hog/de1/src/de1_soc.vh" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684460574893 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Default.v(41) " "Output port \"DRAM_ADDR\" at DE1_SoC_Default.v(41) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Default.v(42) " "Output port \"DRAM_BA\" at DE1_SoC_Default.v(42) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC_Default.v(66) " "Output port \"HEX0\" at DE1_SoC_Default.v(66) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC_Default.v(69) " "Output port \"HEX1\" at DE1_SoC_Default.v(69) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC_Default.v(72) " "Output port \"HEX2\" at DE1_SoC_Default.v(72) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC_Default.v(75) " "Output port \"HEX3\" at DE1_SoC_Default.v(75) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC_Default.v(78) " "Output port \"HEX4\" at DE1_SoC_Default.v(78) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC_Default.v(81) " "Output port \"HEX5\" at DE1_SoC_Default.v(81) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Default.v(110) " "Output port \"VGA_B\" at DE1_SoC_Default.v(110) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Default.v(113) " "Output port \"VGA_G\" at DE1_SoC_Default.v(113) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Default.v(115) " "Output port \"VGA_R\" at DE1_SoC_Default.v(115) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Default.v(16) " "Output port \"ADC_DIN\" at DE1_SoC_Default.v(16) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574894 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Default.v(18) " "Output port \"ADC_SCLK\" at DE1_SoC_Default.v(18) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Default.v(43) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Default.v(43) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Default.v(44) " "Output port \"DRAM_CKE\" at DE1_SoC_Default.v(44) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Default.v(45) " "Output port \"DRAM_CLK\" at DE1_SoC_Default.v(45) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Default.v(46) " "Output port \"DRAM_CS_N\" at DE1_SoC_Default.v(46) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Default.v(48) " "Output port \"DRAM_LDQM\" at DE1_SoC_Default.v(48) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Default.v(49) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Default.v(49) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Default.v(50) " "Output port \"DRAM_UDQM\" at DE1_SoC_Default.v(50) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Default.v(51) " "Output port \"DRAM_WE_N\" at DE1_SoC_Default.v(51) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SoC_Default.v(54) " "Output port \"FAN_CTRL\" at DE1_SoC_Default.v(54) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Default.v(85) " "Output port \"IRDA_TXD\" at DE1_SoC_Default.v(85) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Default.v(111) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Default.v(111) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Default.v(112) " "Output port \"VGA_CLK\" at DE1_SoC_Default.v(112) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Default.v(114) " "Output port \"VGA_HS\" at DE1_SoC_Default.v(114) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Default.v(116) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Default.v(116) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Default.v(117) " "Output port \"VGA_VS\" at DE1_SoC_Default.v(117) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK DE1_SoC_Default.v(147) " "Output port \"HPS_FLASH_DCLK\" at DE1_SoC_Default.v(147) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO DE1_SoC_Default.v(148) " "Output port \"HPS_FLASH_NCSO\" at DE1_SoC_Default.v(148) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK DE1_SoC_Default.v(161) " "Output port \"HPS_SPIM_CLK\" at DE1_SoC_Default.v(161) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI DE1_SoC_Default.v(163) " "Output port \"HPS_SPIM_MOSI\" at DE1_SoC_Default.v(163) has no driver" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684460574895 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE1_SoC_Default.v(25) " "Bidirectional port \"AUD_DACLRCK\" at DE1_SoC_Default.v(25) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "../de1/src/DE1_SoC_Default.v" "" { Text "/home/mahmoud/Documents/hog/de1/src/DE1_SoC_Default.v" 25 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684460574937 "|DE1_SoC_Default"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684460574979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mahmoud/Documents/hog/quart_proj/output_files/hog.map.smsg " "Generated suppressed messages file /home/mahmoud/Documents/hog/quart_proj/output_files/hog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684460575043 ""}
