60. Printing statistics.

=== tt_um_openram_top ===

   Number of wires:                403
   Number of wire bits:            470
   Number of public wires:         153
   Number of public wire bits:     220
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                395
     $_AND_                          1
     $_MUX_                        249
     sky130_fd_sc_hd__dfrtp_2      144
     sky130_sram_128B_1rw_32x32      1

   Area for cell type $_AND_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \sky130_sram_128B_1rw_32x32 is unknown!

   Chip area for module '\tt_um_openram_top': 3783.628800
     of which used for sequential elements: 3783.628800 (100.00%)

