
STM32 RTC Scheduler_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08005b20  08005b20  00015b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c70  08005c70  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005c70  08005c70  00015c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c78  08005c78  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c78  08005c78  00015c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c7c  08005c7c  00015c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000074  08005cf4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08005cf4  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000152cd  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003015  00000000  00000000  0003536b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  00038380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  00039710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e3b1  00000000  00000000  0003a968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001454a  00000000  00000000  00058d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8891  00000000  00000000  0006d263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00125af4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000547c  00000000  00000000  00125b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000074 	.word	0x20000074
 800015c:	00000000 	.word	0x00000000
 8000160:	08005b08 	.word	0x08005b08

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000078 	.word	0x20000078
 800017c:	08005b08 	.word	0x08005b08

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000234:	f000 b974 	b.w	8000520 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14d      	bne.n	80002fc <__udivmoddi4+0xac>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d968      	bls.n	8000338 <__udivmoddi4+0xe8>
 8000266:	fab2 f282 	clz	r2, r2
 800026a:	b152      	cbz	r2, 8000282 <__udivmoddi4+0x32>
 800026c:	fa01 f302 	lsl.w	r3, r1, r2
 8000270:	f1c2 0120 	rsb	r1, r2, #32
 8000274:	fa20 f101 	lsr.w	r1, r0, r1
 8000278:	fa0c fc02 	lsl.w	ip, ip, r2
 800027c:	ea41 0803 	orr.w	r8, r1, r3
 8000280:	4094      	lsls	r4, r2
 8000282:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000286:	0c21      	lsrs	r1, r4, #16
 8000288:	fbb8 fef5 	udiv	lr, r8, r5
 800028c:	fa1f f78c 	uxth.w	r7, ip
 8000290:	fb05 831e 	mls	r3, r5, lr, r8
 8000294:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000298:	fb0e f107 	mul.w	r1, lr, r7
 800029c:	4299      	cmp	r1, r3
 800029e:	d90b      	bls.n	80002b8 <__udivmoddi4+0x68>
 80002a0:	eb1c 0303 	adds.w	r3, ip, r3
 80002a4:	f10e 30ff 	add.w	r0, lr, #4294967295	; 0xffffffff
 80002a8:	f080 811e 	bcs.w	80004e8 <__udivmoddi4+0x298>
 80002ac:	4299      	cmp	r1, r3
 80002ae:	f240 811b 	bls.w	80004e8 <__udivmoddi4+0x298>
 80002b2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002b6:	4463      	add	r3, ip
 80002b8:	1a5b      	subs	r3, r3, r1
 80002ba:	b2a4      	uxth	r4, r4
 80002bc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002c0:	fb05 3310 	mls	r3, r5, r0, r3
 80002c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c8:	fb00 f707 	mul.w	r7, r0, r7
 80002cc:	42a7      	cmp	r7, r4
 80002ce:	d90a      	bls.n	80002e6 <__udivmoddi4+0x96>
 80002d0:	eb1c 0404 	adds.w	r4, ip, r4
 80002d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002d8:	f080 8108 	bcs.w	80004ec <__udivmoddi4+0x29c>
 80002dc:	42a7      	cmp	r7, r4
 80002de:	f240 8105 	bls.w	80004ec <__udivmoddi4+0x29c>
 80002e2:	4464      	add	r4, ip
 80002e4:	3802      	subs	r0, #2
 80002e6:	1be4      	subs	r4, r4, r7
 80002e8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002ec:	2100      	movs	r1, #0
 80002ee:	b11e      	cbz	r6, 80002f8 <__udivmoddi4+0xa8>
 80002f0:	40d4      	lsrs	r4, r2
 80002f2:	2300      	movs	r3, #0
 80002f4:	e9c6 4300 	strd	r4, r3, [r6]
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d908      	bls.n	8000312 <__udivmoddi4+0xc2>
 8000300:	2e00      	cmp	r6, #0
 8000302:	f000 80ee 	beq.w	80004e2 <__udivmoddi4+0x292>
 8000306:	2100      	movs	r1, #0
 8000308:	e9c6 0500 	strd	r0, r5, [r6]
 800030c:	4608      	mov	r0, r1
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d14a      	bne.n	80003b0 <__udivmoddi4+0x160>
 800031a:	42ab      	cmp	r3, r5
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xd4>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 80f9 	bhi.w	8000516 <__udivmoddi4+0x2c6>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb65 0303 	sbc.w	r3, r5, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4698      	mov	r8, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d0e2      	beq.n	80002f8 <__udivmoddi4+0xa8>
 8000332:	e9c6 4800 	strd	r4, r8, [r6]
 8000336:	e7df      	b.n	80002f8 <__udivmoddi4+0xa8>
 8000338:	b902      	cbnz	r2, 800033c <__udivmoddi4+0xec>
 800033a:	deff      	udf	#255	; 0xff
 800033c:	fab2 f282 	clz	r2, r2
 8000340:	2a00      	cmp	r2, #0
 8000342:	f040 8091 	bne.w	8000468 <__udivmoddi4+0x218>
 8000346:	eba1 050c 	sub.w	r5, r1, ip
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f fe8c 	uxth.w	lr, ip
 8000352:	2101      	movs	r1, #1
 8000354:	fbb5 f3f7 	udiv	r3, r5, r7
 8000358:	fb07 5013 	mls	r0, r7, r3, r5
 800035c:	0c25      	lsrs	r5, r4, #16
 800035e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000362:	fb0e f003 	mul.w	r0, lr, r3
 8000366:	42a8      	cmp	r0, r5
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x12c>
 800036a:	eb1c 0505 	adds.w	r5, ip, r5
 800036e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x12a>
 8000374:	42a8      	cmp	r0, r5
 8000376:	f200 80cb 	bhi.w	8000510 <__udivmoddi4+0x2c0>
 800037a:	4643      	mov	r3, r8
 800037c:	1a2d      	subs	r5, r5, r0
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb5 f0f7 	udiv	r0, r5, r7
 8000384:	fb07 5510 	mls	r5, r7, r0, r5
 8000388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800038c:	fb0e fe00 	mul.w	lr, lr, r0
 8000390:	45a6      	cmp	lr, r4
 8000392:	d908      	bls.n	80003a6 <__udivmoddi4+0x156>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 800039c:	d202      	bcs.n	80003a4 <__udivmoddi4+0x154>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f200 80bb 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003a4:	4628      	mov	r0, r5
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ae:	e79e      	b.n	80002ee <__udivmoddi4+0x9e>
 80003b0:	f1c1 0720 	rsb	r7, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa20 f407 	lsr.w	r4, r0, r7
 80003c2:	fa05 f301 	lsl.w	r3, r5, r1
 80003c6:	431c      	orrs	r4, r3
 80003c8:	40fd      	lsrs	r5, r7
 80003ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ce:	fa00 f301 	lsl.w	r3, r0, r1
 80003d2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003d6:	0c20      	lsrs	r0, r4, #16
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	fb09 5518 	mls	r5, r9, r8, r5
 80003e0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003e4:	fb08 f00e 	mul.w	r0, r8, lr
 80003e8:	42a8      	cmp	r0, r5
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90b      	bls.n	8000408 <__udivmoddi4+0x1b8>
 80003f0:	eb1c 0505 	adds.w	r5, ip, r5
 80003f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003f8:	f080 8088 	bcs.w	800050c <__udivmoddi4+0x2bc>
 80003fc:	42a8      	cmp	r0, r5
 80003fe:	f240 8085 	bls.w	800050c <__udivmoddi4+0x2bc>
 8000402:	f1a8 0802 	sub.w	r8, r8, #2
 8000406:	4465      	add	r5, ip
 8000408:	1a2d      	subs	r5, r5, r0
 800040a:	b2a4      	uxth	r4, r4
 800040c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000410:	fb09 5510 	mls	r5, r9, r0, r5
 8000414:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000418:	fb00 fe0e 	mul.w	lr, r0, lr
 800041c:	45ae      	cmp	lr, r5
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x1e2>
 8000420:	eb1c 0505 	adds.w	r5, ip, r5
 8000424:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000428:	d26c      	bcs.n	8000504 <__udivmoddi4+0x2b4>
 800042a:	45ae      	cmp	lr, r5
 800042c:	d96a      	bls.n	8000504 <__udivmoddi4+0x2b4>
 800042e:	3802      	subs	r0, #2
 8000430:	4465      	add	r5, ip
 8000432:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000436:	fba0 9402 	umull	r9, r4, r0, r2
 800043a:	eba5 050e 	sub.w	r5, r5, lr
 800043e:	42a5      	cmp	r5, r4
 8000440:	46c8      	mov	r8, r9
 8000442:	46a6      	mov	lr, r4
 8000444:	d356      	bcc.n	80004f4 <__udivmoddi4+0x2a4>
 8000446:	d053      	beq.n	80004f0 <__udivmoddi4+0x2a0>
 8000448:	b15e      	cbz	r6, 8000462 <__udivmoddi4+0x212>
 800044a:	ebb3 0208 	subs.w	r2, r3, r8
 800044e:	eb65 050e 	sbc.w	r5, r5, lr
 8000452:	fa05 f707 	lsl.w	r7, r5, r7
 8000456:	fa22 f301 	lsr.w	r3, r2, r1
 800045a:	40cd      	lsrs	r5, r1
 800045c:	431f      	orrs	r7, r3
 800045e:	e9c6 7500 	strd	r7, r5, [r6]
 8000462:	2100      	movs	r1, #0
 8000464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000468:	f1c2 0320 	rsb	r3, r2, #32
 800046c:	fa20 f103 	lsr.w	r1, r0, r3
 8000470:	fa0c fc02 	lsl.w	ip, ip, r2
 8000474:	fa25 f303 	lsr.w	r3, r5, r3
 8000478:	4095      	lsls	r5, r2
 800047a:	430d      	orrs	r5, r1
 800047c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000480:	fa1f fe8c 	uxth.w	lr, ip
 8000484:	fbb3 f1f7 	udiv	r1, r3, r7
 8000488:	fb07 3011 	mls	r0, r7, r1, r3
 800048c:	0c2b      	lsrs	r3, r5, #16
 800048e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000492:	fb01 f00e 	mul.w	r0, r1, lr
 8000496:	4298      	cmp	r0, r3
 8000498:	fa04 f402 	lsl.w	r4, r4, r2
 800049c:	d908      	bls.n	80004b0 <__udivmoddi4+0x260>
 800049e:	eb1c 0303 	adds.w	r3, ip, r3
 80004a2:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 80004a6:	d22f      	bcs.n	8000508 <__udivmoddi4+0x2b8>
 80004a8:	4298      	cmp	r0, r3
 80004aa:	d92d      	bls.n	8000508 <__udivmoddi4+0x2b8>
 80004ac:	3902      	subs	r1, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	1a1b      	subs	r3, r3, r0
 80004b2:	b2ad      	uxth	r5, r5
 80004b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b8:	fb07 3310 	mls	r3, r7, r0, r3
 80004bc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004c0:	fb00 f30e 	mul.w	r3, r0, lr
 80004c4:	42ab      	cmp	r3, r5
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x28a>
 80004c8:	eb1c 0505 	adds.w	r5, ip, r5
 80004cc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004d0:	d216      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004d2:	42ab      	cmp	r3, r5
 80004d4:	d914      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	4465      	add	r5, ip
 80004da:	1aed      	subs	r5, r5, r3
 80004dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e0:	e738      	b.n	8000354 <__udivmoddi4+0x104>
 80004e2:	4631      	mov	r1, r6
 80004e4:	4630      	mov	r0, r6
 80004e6:	e707      	b.n	80002f8 <__udivmoddi4+0xa8>
 80004e8:	4686      	mov	lr, r0
 80004ea:	e6e5      	b.n	80002b8 <__udivmoddi4+0x68>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6fa      	b.n	80002e6 <__udivmoddi4+0x96>
 80004f0:	454b      	cmp	r3, r9
 80004f2:	d2a9      	bcs.n	8000448 <__udivmoddi4+0x1f8>
 80004f4:	ebb9 0802 	subs.w	r8, r9, r2
 80004f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004fc:	3801      	subs	r0, #1
 80004fe:	e7a3      	b.n	8000448 <__udivmoddi4+0x1f8>
 8000500:	4640      	mov	r0, r8
 8000502:	e7ea      	b.n	80004da <__udivmoddi4+0x28a>
 8000504:	4620      	mov	r0, r4
 8000506:	e794      	b.n	8000432 <__udivmoddi4+0x1e2>
 8000508:	4641      	mov	r1, r8
 800050a:	e7d1      	b.n	80004b0 <__udivmoddi4+0x260>
 800050c:	46d0      	mov	r8, sl
 800050e:	e77b      	b.n	8000408 <__udivmoddi4+0x1b8>
 8000510:	3b02      	subs	r3, #2
 8000512:	4465      	add	r5, ip
 8000514:	e732      	b.n	800037c <__udivmoddi4+0x12c>
 8000516:	4608      	mov	r0, r1
 8000518:	e709      	b.n	800032e <__udivmoddi4+0xde>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e742      	b.n	80003a6 <__udivmoddi4+0x156>

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000528:	bf00      	nop
 800052a:	46bd      	mov	sp, r7
 800052c:	bc80      	pop	{r7}
 800052e:	4770      	bx	lr

08000530 <calendar_init>:


/*
 *
 */
void calendar_init(RTC_HandleTypeDef* hrtc) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	// store pointer to rtc structure
	_hrtc = hrtc;
 8000538:	4a04      	ldr	r2, [pc, #16]	; (800054c <calendar_init+0x1c>)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	6013      	str	r3, [r2, #0]

	// pass pointer to alarm control
	rtcAlarmControl_init(hrtc);
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	f001 f800 	bl	8001544 <rtcAlarmControl_init>
}
 8000544:	bf00      	nop
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	20000188 	.word	0x20000188

08000550 <calendar_setDateTime>:


/*
 *
 */
void calendar_setDateTime(DateTime dateTime) {
 8000550:	b5b0      	push	{r4, r5, r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af02      	add	r7, sp, #8
 8000556:	463b      	mov	r3, r7
 8000558:	e883 0003 	stmia.w	r3, {r0, r1}
	setDateTime(dateTime.year, dateTime.month, dateTime.day, dateTime.hour, dateTime.minute, dateTime.second);
 800055c:	7838      	ldrb	r0, [r7, #0]
 800055e:	7879      	ldrb	r1, [r7, #1]
 8000560:	78bc      	ldrb	r4, [r7, #2]
 8000562:	78fd      	ldrb	r5, [r7, #3]
 8000564:	793b      	ldrb	r3, [r7, #4]
 8000566:	797a      	ldrb	r2, [r7, #5]
 8000568:	9201      	str	r2, [sp, #4]
 800056a:	9300      	str	r3, [sp, #0]
 800056c:	462b      	mov	r3, r5
 800056e:	4622      	mov	r2, r4
 8000570:	f000 fff6 	bl	8001560 <setDateTime>
}
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bdb0      	pop	{r4, r5, r7, pc}

0800057c <calendar_start>:


/*
 *
 */
void calendar_start(void) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	// get calendar alarm for next alarm in event list relative to now
	if (getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 8000582:	1cfa      	adds	r2, r7, #3
 8000584:	1d39      	adds	r1, r7, #4
 8000586:	f107 0308 	add.w	r3, r7, #8
 800058a:	4618      	mov	r0, r3
 800058c:	f000 f956 	bl	800083c <getNextAlarm>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d024      	beq.n	80005e0 <calendar_start+0x64>
		// set alarm for next event transition (start or end of event)
		setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 8000596:	7ab8      	ldrb	r0, [r7, #10]
 8000598:	7af9      	ldrb	r1, [r7, #11]
 800059a:	7b3a      	ldrb	r2, [r7, #12]
 800059c:	7b7b      	ldrb	r3, [r7, #13]
 800059e:	f001 f93d 	bl	800181c <setAlarm_A>

		// if starting within an event, run the start callback
		if (withinEvent) {
 80005a2:	78fb      	ldrb	r3, [r7, #3]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d017      	beq.n	80005d8 <calendar_start+0x5c>
			if (_calendarEvents[currentEventIdx].start_callback != NULL)
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	4910      	ldr	r1, [pc, #64]	; (80005ec <calendar_start+0x70>)
 80005ac:	4613      	mov	r3, r2
 80005ae:	005b      	lsls	r3, r3, #1
 80005b0:	4413      	add	r3, r2
 80005b2:	00db      	lsls	r3, r3, #3
 80005b4:	440b      	add	r3, r1
 80005b6:	3308      	adds	r3, #8
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d009      	beq.n	80005d2 <calendar_start+0x56>
				(*_calendarEvents[currentEventIdx].start_callback)();
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	490a      	ldr	r1, [pc, #40]	; (80005ec <calendar_start+0x70>)
 80005c2:	4613      	mov	r3, r2
 80005c4:	005b      	lsls	r3, r3, #1
 80005c6:	4413      	add	r3, r2
 80005c8:	00db      	lsls	r3, r3, #3
 80005ca:	440b      	add	r3, r1
 80005cc:	3308      	adds	r3, #8
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4798      	blx	r3
			_currentEvent = currentEventIdx;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4a06      	ldr	r2, [pc, #24]	; (80005f0 <calendar_start+0x74>)
 80005d6:	6013      	str	r3, [r2, #0]
		}

		// make sure that alarm fired is cleared/reset
		_alarmAFired = false;
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <calendar_start+0x78>)
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]

	// if there is no alarm to set, disable the alarm
	else {
		diableAlarm_A();
	}
}
 80005de:	e001      	b.n	80005e4 <calendar_start+0x68>
		diableAlarm_A();
 80005e0:	f001 f9b8 	bl	8001954 <diableAlarm_A>
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000090 	.word	0x20000090
 80005f0:	20000004 	.word	0x20000004
 80005f4:	20000184 	.word	0x20000184

080005f8 <calendar_handleAlarm>:


/*
 *
 */
void calendar_handleAlarm(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
	DateTime nextAlarm;
	int currentEventIdx;
	bool withinEvent;

	if (_alarmAFired) {
 80005fe:	4b5d      	ldr	r3, [pc, #372]	; (8000774 <calendar_handleAlarm+0x17c>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	b2db      	uxtb	r3, r3
 8000604:	2b00      	cmp	r3, #0
 8000606:	f000 80b1 	beq.w	800076c <calendar_handleAlarm+0x174>
		// get calendar alarm for next alarm in event list relative to now
		if (getNextAlarm(&nextAlarm, &currentEventIdx, &withinEvent)) {
 800060a:	1cfa      	adds	r2, r7, #3
 800060c:	1d39      	adds	r1, r7, #4
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	4618      	mov	r0, r3
 8000614:	f000 f912 	bl	800083c <getNextAlarm>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 8085 	beq.w	800072a <calendar_handleAlarm+0x132>
			// set alarm for next event transition (start or end of event)
			setAlarm_A(nextAlarm.day, nextAlarm.hour, nextAlarm.minute, nextAlarm.second);
 8000620:	7ab8      	ldrb	r0, [r7, #10]
 8000622:	7af9      	ldrb	r1, [r7, #11]
 8000624:	7b3a      	ldrb	r2, [r7, #12]
 8000626:	7b7b      	ldrb	r3, [r7, #13]
 8000628:	f001 f8f8 	bl	800181c <setAlarm_A>

			// if the current event has changed (event ended or began), then run appropriate
			// callback functions

			// if entering an event from no event
			if (withinEvent && !CURRENTLY_IN_EVENT) {
 800062c:	78fb      	ldrb	r3, [r7, #3]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d01d      	beq.n	800066e <calendar_handleAlarm+0x76>
 8000632:	4b51      	ldr	r3, [pc, #324]	; (8000778 <calendar_handleAlarm+0x180>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800063a:	d118      	bne.n	800066e <calendar_handleAlarm+0x76>

				// call start event callback
				if (_calendarEvents[currentEventIdx].start_callback != NULL)
 800063c:	687a      	ldr	r2, [r7, #4]
 800063e:	494f      	ldr	r1, [pc, #316]	; (800077c <calendar_handleAlarm+0x184>)
 8000640:	4613      	mov	r3, r2
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	4413      	add	r3, r2
 8000646:	00db      	lsls	r3, r3, #3
 8000648:	440b      	add	r3, r1
 800064a:	3308      	adds	r3, #8
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d009      	beq.n	8000666 <calendar_handleAlarm+0x6e>
					(*_calendarEvents[currentEventIdx].start_callback)();
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	4949      	ldr	r1, [pc, #292]	; (800077c <calendar_handleAlarm+0x184>)
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	00db      	lsls	r3, r3, #3
 800065e:	440b      	add	r3, r1
 8000660:	3308      	adds	r3, #8
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4798      	blx	r3

				// update current event
				_currentEvent = currentEventIdx;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a43      	ldr	r2, [pc, #268]	; (8000778 <calendar_handleAlarm+0x180>)
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	e07b      	b.n	8000766 <calendar_handleAlarm+0x16e>
			}

			// if entering an event from another event
			else if (withinEvent && CURRENTLY_IN_EVENT) {
 800066e:	78fb      	ldrb	r3, [r7, #3]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d034      	beq.n	80006de <calendar_handleAlarm+0xe6>
 8000674:	4b40      	ldr	r3, [pc, #256]	; (8000778 <calendar_handleAlarm+0x180>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800067c:	d02f      	beq.n	80006de <calendar_handleAlarm+0xe6>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].end_callback != NULL)
 800067e:	4b3e      	ldr	r3, [pc, #248]	; (8000778 <calendar_handleAlarm+0x180>)
 8000680:	681a      	ldr	r2, [r3, #0]
 8000682:	493e      	ldr	r1, [pc, #248]	; (800077c <calendar_handleAlarm+0x184>)
 8000684:	4613      	mov	r3, r2
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	4413      	add	r3, r2
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	440b      	add	r3, r1
 800068e:	3314      	adds	r3, #20
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d00a      	beq.n	80006ac <calendar_handleAlarm+0xb4>
					(*_calendarEvents[_currentEvent].end_callback)();
 8000696:	4b38      	ldr	r3, [pc, #224]	; (8000778 <calendar_handleAlarm+0x180>)
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	4938      	ldr	r1, [pc, #224]	; (800077c <calendar_handleAlarm+0x184>)
 800069c:	4613      	mov	r3, r2
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	4413      	add	r3, r2
 80006a2:	00db      	lsls	r3, r3, #3
 80006a4:	440b      	add	r3, r1
 80006a6:	3314      	adds	r3, #20
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4798      	blx	r3

				// call start event callback for event just entered
				if (_calendarEvents[currentEventIdx].start_callback != NULL)
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	4933      	ldr	r1, [pc, #204]	; (800077c <calendar_handleAlarm+0x184>)
 80006b0:	4613      	mov	r3, r2
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	4413      	add	r3, r2
 80006b6:	00db      	lsls	r3, r3, #3
 80006b8:	440b      	add	r3, r1
 80006ba:	3308      	adds	r3, #8
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d009      	beq.n	80006d6 <calendar_handleAlarm+0xde>
					(*_calendarEvents[currentEventIdx].start_callback)();
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	492d      	ldr	r1, [pc, #180]	; (800077c <calendar_handleAlarm+0x184>)
 80006c6:	4613      	mov	r3, r2
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	4413      	add	r3, r2
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	440b      	add	r3, r1
 80006d0:	3308      	adds	r3, #8
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4798      	blx	r3

				// update current event
				_currentEvent = currentEventIdx;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a27      	ldr	r2, [pc, #156]	; (8000778 <calendar_handleAlarm+0x180>)
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	e043      	b.n	8000766 <calendar_handleAlarm+0x16e>

			}

			// if exiting an event into no event
			else if (!withinEvent && CURRENTLY_IN_EVENT) {
 80006de:	78fb      	ldrb	r3, [r7, #3]
 80006e0:	f083 0301 	eor.w	r3, r3, #1
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d03d      	beq.n	8000766 <calendar_handleAlarm+0x16e>
 80006ea:	4b23      	ldr	r3, [pc, #140]	; (8000778 <calendar_handleAlarm+0x180>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80006f2:	d038      	beq.n	8000766 <calendar_handleAlarm+0x16e>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].end_callback != NULL)
 80006f4:	4b20      	ldr	r3, [pc, #128]	; (8000778 <calendar_handleAlarm+0x180>)
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	4920      	ldr	r1, [pc, #128]	; (800077c <calendar_handleAlarm+0x184>)
 80006fa:	4613      	mov	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	4413      	add	r3, r2
 8000700:	00db      	lsls	r3, r3, #3
 8000702:	440b      	add	r3, r1
 8000704:	3314      	adds	r3, #20
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d00a      	beq.n	8000722 <calendar_handleAlarm+0x12a>
					(*_calendarEvents[_currentEvent].end_callback)();
 800070c:	4b1a      	ldr	r3, [pc, #104]	; (8000778 <calendar_handleAlarm+0x180>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	491a      	ldr	r1, [pc, #104]	; (800077c <calendar_handleAlarm+0x184>)
 8000712:	4613      	mov	r3, r2
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	4413      	add	r3, r2
 8000718:	00db      	lsls	r3, r3, #3
 800071a:	440b      	add	r3, r1
 800071c:	3314      	adds	r3, #20
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4798      	blx	r3

				// update current event
				_currentEvent = currentEventIdx;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a14      	ldr	r2, [pc, #80]	; (8000778 <calendar_handleAlarm+0x180>)
 8000726:	6013      	str	r3, [r2, #0]
 8000728:	e01d      	b.n	8000766 <calendar_handleAlarm+0x16e>

		}

		// if there is no alarm to set, disable the alarm and exit any events
		else {
			diableAlarm_A();
 800072a:	f001 f913 	bl	8001954 <diableAlarm_A>

			if (CURRENTLY_IN_EVENT) {
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <calendar_handleAlarm+0x180>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000736:	d016      	beq.n	8000766 <calendar_handleAlarm+0x16e>
				// call end event callback for event just left
				if (_calendarEvents[_currentEvent].end_callback != NULL)
 8000738:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <calendar_handleAlarm+0x180>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	490f      	ldr	r1, [pc, #60]	; (800077c <calendar_handleAlarm+0x184>)
 800073e:	4613      	mov	r3, r2
 8000740:	005b      	lsls	r3, r3, #1
 8000742:	4413      	add	r3, r2
 8000744:	00db      	lsls	r3, r3, #3
 8000746:	440b      	add	r3, r1
 8000748:	3314      	adds	r3, #20
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d00a      	beq.n	8000766 <calendar_handleAlarm+0x16e>
					(*_calendarEvents[_currentEvent].end_callback)();
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <calendar_handleAlarm+0x180>)
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4909      	ldr	r1, [pc, #36]	; (800077c <calendar_handleAlarm+0x184>)
 8000756:	4613      	mov	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	4413      	add	r3, r2
 800075c:	00db      	lsls	r3, r3, #3
 800075e:	440b      	add	r3, r1
 8000760:	3314      	adds	r3, #20
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4798      	blx	r3
			}
		}

		// reset alarm fired flag
		_alarmAFired = false;
 8000766:	4b03      	ldr	r3, [pc, #12]	; (8000774 <calendar_handleAlarm+0x17c>)
 8000768:	2200      	movs	r2, #0
 800076a:	701a      	strb	r2, [r3, #0]
	}

	else {

	}
}
 800076c:	bf00      	nop
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000184 	.word	0x20000184
 8000778:	20000004 	.word	0x20000004
 800077c:	20000090 	.word	0x20000090

08000780 <calendar_AlarmA_ISR>:


/*
 *
 */
void calendar_AlarmA_ISR(void) {
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
	// set flag that an alarm fired
	_alarmAFired = true;
 8000784:	4b03      	ldr	r3, [pc, #12]	; (8000794 <calendar_AlarmA_ISR+0x14>)
 8000786:	2201      	movs	r2, #1
 8000788:	701a      	strb	r2, [r3, #0]
}
 800078a:	bf00      	nop
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	20000184 	.word	0x20000184

08000798 <compareDateTime>:

/* Find the time difference in seconds of dateTime1 and dateTime2.
 *
 * Note: Does not account for leap years.
 */
int32_t compareDateTime(DateTime dateTime_1, DateTime dateTime_2) {
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b087      	sub	sp, #28
 800079c:	af00      	add	r7, sp, #0
 800079e:	f107 0408 	add.w	r4, r7, #8
 80007a2:	e884 0003 	stmia.w	r4, {r0, r1}
 80007a6:	4639      	mov	r1, r7
 80007a8:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t dateTimeSeconds_1, dateTimeSeconds_2;

	dateTimeSeconds_1 = dateTimeToSeconds(dateTime_1);
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007b4:	f000 f80e 	bl	80007d4 <dateTimeToSeconds>
 80007b8:	6178      	str	r0, [r7, #20]
	dateTimeSeconds_2 = dateTimeToSeconds(dateTime_2);
 80007ba:	463b      	mov	r3, r7
 80007bc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007c0:	f000 f808 	bl	80007d4 <dateTimeToSeconds>
 80007c4:	6138      	str	r0, [r7, #16]

	// return net comparison (date time 1 - date time 2)
	return dateTimeSeconds_1 - dateTimeSeconds_2;
 80007c6:	697a      	ldr	r2, [r7, #20]
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	1ad3      	subs	r3, r2, r3
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	371c      	adds	r7, #28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd90      	pop	{r4, r7, pc}

080007d4 <dateTimeToSeconds>:


/*
 *
 */
uint32_t dateTimeToSeconds(DateTime dateTime) {
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	463b      	mov	r3, r7
 80007dc:	e883 0003 	stmia.w	r3, {r0, r1}
	// Convert to seconds. Note: assumes 30 days in a month and
	// no leap years, it is not needed for the calculation because
	// they are used for relative comparisons, not absolute values.
	return (dateTime.second
 80007e0:	797b      	ldrb	r3, [r7, #5]
 80007e2:	4619      	mov	r1, r3
			+ (dateTime.minute * 60)
 80007e4:	793b      	ldrb	r3, [r7, #4]
 80007e6:	461a      	mov	r2, r3
 80007e8:	4613      	mov	r3, r2
 80007ea:	011b      	lsls	r3, r3, #4
 80007ec:	1a9b      	subs	r3, r3, r2
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	18ca      	adds	r2, r1, r3
			+ (dateTime.hour * 3600)
 80007f2:	78fb      	ldrb	r3, [r7, #3]
 80007f4:	4619      	mov	r1, r3
 80007f6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80007fa:	fb01 f303 	mul.w	r3, r1, r3
 80007fe:	441a      	add	r2, r3
			+ ((dateTime.day - 1) * 86400)
 8000800:	78bb      	ldrb	r3, [r7, #2]
 8000802:	3b01      	subs	r3, #1
 8000804:	490a      	ldr	r1, [pc, #40]	; (8000830 <dateTimeToSeconds+0x5c>)
 8000806:	fb01 f303 	mul.w	r3, r1, r3
 800080a:	441a      	add	r2, r3
			+ ((dateTime.month - 1) * 2592000)
 800080c:	787b      	ldrb	r3, [r7, #1]
 800080e:	3b01      	subs	r3, #1
 8000810:	4908      	ldr	r1, [pc, #32]	; (8000834 <dateTimeToSeconds+0x60>)
 8000812:	fb01 f303 	mul.w	r3, r1, r3
 8000816:	441a      	add	r2, r3
			+ (dateTime.year * 31104000));
 8000818:	783b      	ldrb	r3, [r7, #0]
 800081a:	4619      	mov	r1, r3
 800081c:	4b06      	ldr	r3, [pc, #24]	; (8000838 <dateTimeToSeconds+0x64>)
 800081e:	fb01 f303 	mul.w	r3, r1, r3
 8000822:	4413      	add	r3, r2
}
 8000824:	4618      	mov	r0, r3
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	00015180 	.word	0x00015180
 8000834:	00278d00 	.word	0x00278d00
 8000838:	01da9c00 	.word	0x01da9c00

0800083c <getNextAlarm>:


/*
 *
 */
bool getNextAlarm(DateTime* dateTime, int* nowEventIdx, bool* inEvent) {
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b08d      	sub	sp, #52	; 0x34
 8000840:	af02      	add	r7, sp, #8
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
	int eventIdx = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	627b      	str	r3, [r7, #36]	; 0x24
	int currentIdx = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	623b      	str	r3, [r7, #32]
	bool nextAlarmFound = false;
 8000850:	2300      	movs	r3, #0
 8000852:	77fb      	strb	r3, [r7, #31]
	DateTime now = {0};
 8000854:	f107 0318 	add.w	r3, r7, #24
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	809a      	strh	r2, [r3, #4]
	DateTime nextAlarmDateTime = {0};
 800085e:	f107 0310 	add.w	r3, r7, #16
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	809a      	strh	r2, [r3, #4]

	// get the current date and time
	getDateTime(&now.year, &now.month, &now.day, &now.hour, &now.minute, &now.second);
 8000868:	f107 0318 	add.w	r3, r7, #24
 800086c:	1cdc      	adds	r4, r3, #3
 800086e:	f107 0318 	add.w	r3, r7, #24
 8000872:	1c9a      	adds	r2, r3, #2
 8000874:	f107 0318 	add.w	r3, r7, #24
 8000878:	1c59      	adds	r1, r3, #1
 800087a:	f107 0018 	add.w	r0, r7, #24
 800087e:	f107 0318 	add.w	r3, r7, #24
 8000882:	3305      	adds	r3, #5
 8000884:	9301      	str	r3, [sp, #4]
 8000886:	f107 0318 	add.w	r3, r7, #24
 800088a:	3304      	adds	r3, #4
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	4623      	mov	r3, r4
 8000890:	f000 ff30 	bl	80016f4 <getDateTime>

	// Traverse over the events list and find where 'now' falls.  This can be before
	// any all the events, within an event, between events, or after all the events.
	eventIdx = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	; 0x24
	currentIdx = eventIdx - 1;
 8000898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800089a:	3b01      	subs	r3, #1
 800089c:	623b      	str	r3, [r7, #32]
	nextAlarmFound = false;
 800089e:	2300      	movs	r3, #0
 80008a0:	77fb      	strb	r3, [r7, #31]
	while (eventIdx < _numberEvents && !nextAlarmFound) {
 80008a2:	e0bc      	b.n	8000a1e <getNextAlarm+0x1e2>
		// test if before event
		if (compareDateTime(now, _calendarEvents[eventIdx].start) < 0)
 80008a4:	4973      	ldr	r1, [pc, #460]	; (8000a74 <getNextAlarm+0x238>)
 80008a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008a8:	4613      	mov	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	4413      	add	r3, r2
 80008ae:	00db      	lsls	r3, r3, #3
 80008b0:	440b      	add	r3, r1
 80008b2:	cb0c      	ldmia	r3, {r2, r3}
 80008b4:	f107 0118 	add.w	r1, r7, #24
 80008b8:	c903      	ldmia	r1, {r0, r1}
 80008ba:	f7ff ff6d 	bl	8000798 <compareDateTime>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	da43      	bge.n	800094c <getNextAlarm+0x110>
		{
			// then the next alarm is the beginning of this event
			nextAlarmDateTime.year = _calendarEvents[eventIdx].start.year;
 80008c4:	496b      	ldr	r1, [pc, #428]	; (8000a74 <getNextAlarm+0x238>)
 80008c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008c8:	4613      	mov	r3, r2
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	4413      	add	r3, r2
 80008ce:	00db      	lsls	r3, r3, #3
 80008d0:	440b      	add	r3, r1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	743b      	strb	r3, [r7, #16]
			nextAlarmDateTime.month = _calendarEvents[eventIdx].start.month;
 80008d6:	4967      	ldr	r1, [pc, #412]	; (8000a74 <getNextAlarm+0x238>)
 80008d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008da:	4613      	mov	r3, r2
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	4413      	add	r3, r2
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	440b      	add	r3, r1
 80008e4:	3301      	adds	r3, #1
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	747b      	strb	r3, [r7, #17]
			nextAlarmDateTime.day = _calendarEvents[eventIdx].start.day;
 80008ea:	4962      	ldr	r1, [pc, #392]	; (8000a74 <getNextAlarm+0x238>)
 80008ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008ee:	4613      	mov	r3, r2
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	4413      	add	r3, r2
 80008f4:	00db      	lsls	r3, r3, #3
 80008f6:	440b      	add	r3, r1
 80008f8:	3302      	adds	r3, #2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	74bb      	strb	r3, [r7, #18]
			nextAlarmDateTime.hour = _calendarEvents[eventIdx].start.hour;
 80008fe:	495d      	ldr	r1, [pc, #372]	; (8000a74 <getNextAlarm+0x238>)
 8000900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000902:	4613      	mov	r3, r2
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	4413      	add	r3, r2
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	440b      	add	r3, r1
 800090c:	3303      	adds	r3, #3
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	74fb      	strb	r3, [r7, #19]
			nextAlarmDateTime.minute = _calendarEvents[eventIdx].start.minute;
 8000912:	4958      	ldr	r1, [pc, #352]	; (8000a74 <getNextAlarm+0x238>)
 8000914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000916:	4613      	mov	r3, r2
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	4413      	add	r3, r2
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	440b      	add	r3, r1
 8000920:	3304      	adds	r3, #4
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	753b      	strb	r3, [r7, #20]
			nextAlarmDateTime.second = _calendarEvents[eventIdx].start.second;
 8000926:	4953      	ldr	r1, [pc, #332]	; (8000a74 <getNextAlarm+0x238>)
 8000928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800092a:	4613      	mov	r3, r2
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	4413      	add	r3, r2
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	440b      	add	r3, r1
 8000934:	3305      	adds	r3, #5
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	757b      	strb	r3, [r7, #21]

			// set found
			nextAlarmFound = true;
 800093a:	2301      	movs	r3, #1
 800093c:	77fb      	strb	r3, [r7, #31]
			currentIdx = eventIdx - 1;
 800093e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000940:	3b01      	subs	r3, #1
 8000942:	623b      	str	r3, [r7, #32]
			*inEvent = false;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2200      	movs	r2, #0
 8000948:	701a      	strb	r2, [r3, #0]
 800094a:	e068      	b.n	8000a1e <getNextAlarm+0x1e2>
		}

		// test if within event
		else if(compareDateTime(now, _calendarEvents[eventIdx].start) >= 0
 800094c:	4949      	ldr	r1, [pc, #292]	; (8000a74 <getNextAlarm+0x238>)
 800094e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000950:	4613      	mov	r3, r2
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	4413      	add	r3, r2
 8000956:	00db      	lsls	r3, r3, #3
 8000958:	440b      	add	r3, r1
 800095a:	cb0c      	ldmia	r3, {r2, r3}
 800095c:	f107 0118 	add.w	r1, r7, #24
 8000960:	c903      	ldmia	r1, {r0, r1}
 8000962:	f7ff ff19 	bl	8000798 <compareDateTime>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	db55      	blt.n	8000a18 <getNextAlarm+0x1dc>
				&& compareDateTime(now, _calendarEvents[eventIdx].end) < 0) {
 800096c:	4941      	ldr	r1, [pc, #260]	; (8000a74 <getNextAlarm+0x238>)
 800096e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000970:	4613      	mov	r3, r2
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	4413      	add	r3, r2
 8000976:	00db      	lsls	r3, r3, #3
 8000978:	440b      	add	r3, r1
 800097a:	3308      	adds	r3, #8
 800097c:	3304      	adds	r3, #4
 800097e:	cb0c      	ldmia	r3, {r2, r3}
 8000980:	f107 0118 	add.w	r1, r7, #24
 8000984:	c903      	ldmia	r1, {r0, r1}
 8000986:	f7ff ff07 	bl	8000798 <compareDateTime>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	da43      	bge.n	8000a18 <getNextAlarm+0x1dc>
			// then the next alarm is the end of this event
			nextAlarmDateTime.year = _calendarEvents[eventIdx].end.year;
 8000990:	4938      	ldr	r1, [pc, #224]	; (8000a74 <getNextAlarm+0x238>)
 8000992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000994:	4613      	mov	r3, r2
 8000996:	005b      	lsls	r3, r3, #1
 8000998:	4413      	add	r3, r2
 800099a:	00db      	lsls	r3, r3, #3
 800099c:	440b      	add	r3, r1
 800099e:	330c      	adds	r3, #12
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	743b      	strb	r3, [r7, #16]
			nextAlarmDateTime.month = _calendarEvents[eventIdx].end.month;
 80009a4:	4933      	ldr	r1, [pc, #204]	; (8000a74 <getNextAlarm+0x238>)
 80009a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009a8:	4613      	mov	r3, r2
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	4413      	add	r3, r2
 80009ae:	00db      	lsls	r3, r3, #3
 80009b0:	440b      	add	r3, r1
 80009b2:	330d      	adds	r3, #13
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	747b      	strb	r3, [r7, #17]
			nextAlarmDateTime.day = _calendarEvents[eventIdx].end.day;
 80009b8:	492e      	ldr	r1, [pc, #184]	; (8000a74 <getNextAlarm+0x238>)
 80009ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009bc:	4613      	mov	r3, r2
 80009be:	005b      	lsls	r3, r3, #1
 80009c0:	4413      	add	r3, r2
 80009c2:	00db      	lsls	r3, r3, #3
 80009c4:	440b      	add	r3, r1
 80009c6:	330e      	adds	r3, #14
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	74bb      	strb	r3, [r7, #18]
			nextAlarmDateTime.hour = _calendarEvents[eventIdx].end.hour;
 80009cc:	4929      	ldr	r1, [pc, #164]	; (8000a74 <getNextAlarm+0x238>)
 80009ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	440b      	add	r3, r1
 80009da:	330f      	adds	r3, #15
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	74fb      	strb	r3, [r7, #19]
			nextAlarmDateTime.minute = _calendarEvents[eventIdx].end.minute;
 80009e0:	4924      	ldr	r1, [pc, #144]	; (8000a74 <getNextAlarm+0x238>)
 80009e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009e4:	4613      	mov	r3, r2
 80009e6:	005b      	lsls	r3, r3, #1
 80009e8:	4413      	add	r3, r2
 80009ea:	00db      	lsls	r3, r3, #3
 80009ec:	440b      	add	r3, r1
 80009ee:	3310      	adds	r3, #16
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	753b      	strb	r3, [r7, #20]
			nextAlarmDateTime.second = _calendarEvents[eventIdx].end.second;
 80009f4:	491f      	ldr	r1, [pc, #124]	; (8000a74 <getNextAlarm+0x238>)
 80009f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009f8:	4613      	mov	r3, r2
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	4413      	add	r3, r2
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	440b      	add	r3, r1
 8000a02:	3311      	adds	r3, #17
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	757b      	strb	r3, [r7, #21]

			// set found
			nextAlarmFound = true;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	77fb      	strb	r3, [r7, #31]
			currentIdx = eventIdx;
 8000a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0e:	623b      	str	r3, [r7, #32]
			*inEvent = true;
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2201      	movs	r2, #1
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e002      	b.n	8000a1e <getNextAlarm+0x1e2>
		}

		// traverse to next event
		else {
			eventIdx++;
 8000a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
	while (eventIdx < _numberEvents && !nextAlarmFound) {
 8000a1e:	4b16      	ldr	r3, [pc, #88]	; (8000a78 <getNextAlarm+0x23c>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a24:	429a      	cmp	r2, r3
 8000a26:	da06      	bge.n	8000a36 <getNextAlarm+0x1fa>
 8000a28:	7ffb      	ldrb	r3, [r7, #31]
 8000a2a:	f083 0301 	eor.w	r3, r3, #1
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	f47f af37 	bne.w	80008a4 <getNextAlarm+0x68>
		}
	}

	// If there is no next alarm, then return no alarm
	if (!nextAlarmFound) {
 8000a36:	7ffb      	ldrb	r3, [r7, #31]
 8000a38:	f083 0301 	eor.w	r3, r3, #1
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d007      	beq.n	8000a52 <getNextAlarm+0x216>
		dateTime = NULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
		*nowEventIdx = -1;
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a4c:	601a      	str	r2, [r3, #0]
		return false;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e00b      	b.n	8000a6a <getNextAlarm+0x22e>
	}

	// Return the next alarm found.
	else {
		*dateTime = nextAlarmDateTime;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	461a      	mov	r2, r3
 8000a56:	f107 0310 	add.w	r3, r7, #16
 8000a5a:	6818      	ldr	r0, [r3, #0]
 8000a5c:	6010      	str	r0, [r2, #0]
 8000a5e:	889b      	ldrh	r3, [r3, #4]
 8000a60:	8093      	strh	r3, [r2, #4]
		*nowEventIdx = currentIdx;
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	6a3a      	ldr	r2, [r7, #32]
 8000a66:	601a      	str	r2, [r3, #0]
		return true;
 8000a68:	2301      	movs	r3, #1
	}
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	372c      	adds	r7, #44	; 0x2c
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd90      	pop	{r4, r7, pc}
 8000a72:	bf00      	nop
 8000a74:	20000090 	.word	0x20000090
 8000a78:	20000180 	.word	0x20000180

08000a7c <composeMessage>:
/*
 *
 */
void composeMessage(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE],
		char message[UART_MESSAGE_SIZE])
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	461a      	mov	r2, r3
	memcpy(message, header, UART_MESSAGE_HEADER_SIZE*sizeof(char));
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]
	memcpy(message+UART_MESSAGE_HEADER_SIZE, body, UART_MESSAGE_BODY_SIZE*sizeof(char));
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	3304      	adds	r3, #4
 8000a96:	221c      	movs	r2, #28
 8000a98:	68b9      	ldr	r1, [r7, #8]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f004 fb98 	bl	80051d0 <memcpy>
}
 8000aa0:	bf00      	nop
 8000aa2:	3710      	adds	r7, #16
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <decomposeMessage>:
/*
 *
 */
void decomposeMessage(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE],
		char message[UART_MESSAGE_SIZE])
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	607a      	str	r2, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
	memcpy(header, message, UART_MESSAGE_HEADER_SIZE*sizeof(char));
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	601a      	str	r2, [r3, #0]
	memcpy(body, message+UART_MESSAGE_HEADER_SIZE, UART_MESSAGE_BODY_SIZE*sizeof(char));
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3304      	adds	r3, #4
 8000ac2:	221c      	movs	r2, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	68b8      	ldr	r0, [r7, #8]
 8000ac8:	f004 fb82 	bl	80051d0 <memcpy>
}
 8000acc:	bf00      	nop
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}

08000ad4 <com_session_init>:

/*
 *
 */
bool com_session_init(UART_HandleTypeDef* huart)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	// initialize transport layer
	if (com_transport_init(huart))
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f000 f9c7 	bl	8000e70 <com_transport_init>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d007      	beq.n	8000af8 <com_session_init+0x24>
	{
		_sessionOpen = false;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <com_session_init+0x30>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
		_sessionInit = true;
 8000aee:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <com_session_init+0x34>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	701a      	strb	r2, [r3, #0]
		return true;
 8000af4:	2301      	movs	r3, #1
 8000af6:	e000      	b.n	8000afa <com_session_init+0x26>
	}

	else
	{
		return false;
 8000af8:	2300      	movs	r3, #0
	}
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	2000018c 	.word	0x2000018c
 8000b08:	2000018d 	.word	0x2000018d

08000b0c <start_session>:

/*
 *
 */
SESSION_STATUS start_session(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
	SESSION_STATUS handshakeStatus;

	if (_sessionInit)
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <start_session+0x48>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d016      	beq.n	8000b48 <start_session+0x3c>
	{
		if (!_sessionOpen)
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <start_session+0x4c>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	f083 0301 	eor.w	r3, r3, #1
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d00d      	beq.n	8000b44 <start_session+0x38>
		{
			handshakeStatus = _handshake(SESSION_START_TIMEOUT_MS);
 8000b28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b2c:	f000 f82e 	bl	8000b8c <_handshake>
 8000b30:	4603      	mov	r3, r0
 8000b32:	71fb      	strb	r3, [r7, #7]
			if (handshakeStatus == SESSION_OKAY)
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d102      	bne.n	8000b40 <start_session+0x34>
				_sessionOpen = true;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	; (8000b58 <start_session+0x4c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
			return handshakeStatus;
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	e002      	b.n	8000b4a <start_session+0x3e>
		}

		else
		{
			return SESSION_OKAY;
 8000b44:	2300      	movs	r3, #0
 8000b46:	e000      	b.n	8000b4a <start_session+0x3e>
		}
	}

	else
	{
		return SESSION_NOT_INIT;
 8000b48:	2303      	movs	r3, #3
	}
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000018d 	.word	0x2000018d
 8000b58:	2000018c 	.word	0x2000018c

08000b5c <session_cycle>:

/*
 *
 */
SESSION_STATUS session_cycle(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	if (_sessionInit)
 8000b60:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <session_cycle+0x28>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d009      	beq.n	8000b7c <session_cycle+0x20>
	{
		if (_sessionOpen)
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <session_cycle+0x2c>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d003      	beq.n	8000b78 <session_cycle+0x1c>
		{
			return _session_cycle();
 8000b70:	f000 f8f6 	bl	8000d60 <_session_cycle>
 8000b74:	4603      	mov	r3, r0
 8000b76:	e002      	b.n	8000b7e <session_cycle+0x22>
		}

		else
		{
			return SESSION_NOT_OPEN;
 8000b78:	2304      	movs	r3, #4
 8000b7a:	e000      	b.n	8000b7e <session_cycle+0x22>
		}
	}

	else
	{
		return SESSION_NOT_INIT;
 8000b7c:	2303      	movs	r3, #3
	}
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	2000018d 	.word	0x2000018d
 8000b88:	2000018c 	.word	0x2000018c

08000b8c <_handshake>:

/*
 *
 */
SESSION_STATUS _handshake(unsigned int timeout_ms)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08c      	sub	sp, #48	; 0x30
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	unsigned int state = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	62fb      	str	r3, [r7, #44]	; 0x2c
	bool error = false;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	bool success = false;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	TRANSPORT_STATUS transportStatus;
	char messageHeader[UART_MESSAGE_HEADER_SIZE] = {0};
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
	char messageBody[UART_MESSAGE_BODY_SIZE] = {0};
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
 8000bbc:	615a      	str	r2, [r3, #20]

	while (!success && !error)
 8000bbe:	e0a2      	b.n	8000d06 <_handshake+0x17a>
	{
		// state 0:  receive message
		if (state == 0)
 8000bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d106      	bne.n	8000bd4 <_handshake+0x48>
		{
			transportStatus = rx(timeout_ms); // handshake timeout until start of handshake
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 fa04 	bl	8000fd4 <rx>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000bd2:	e063      	b.n	8000c9c <_handshake+0x110>
		}
		// state 1: message received, dequeue
		else if (state == 1)
 8000bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d10b      	bne.n	8000bf2 <_handshake+0x66>
		{
			transportStatus = dequeue_rx(messageHeader, messageBody);
 8000bda:	f107 0208 	add.w	r2, r7, #8
 8000bde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be2:	4611      	mov	r1, r2
 8000be4:	4618      	mov	r0, r3
 8000be6:	f000 f987 	bl	8000ef8 <dequeue_rx>
 8000bea:	4603      	mov	r3, r0
 8000bec:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000bf0:	e054      	b.n	8000c9c <_handshake+0x110>
		}
		// state 2: check if sync
		else if (state == 2)
 8000bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d10d      	bne.n	8000c14 <_handshake+0x88>
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNC, UART_MESSAGE_HEADER_SIZE))
 8000bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bfc:	2204      	movs	r2, #4
 8000bfe:	4955      	ldr	r1, [pc, #340]	; (8000d54 <_handshake+0x1c8>)
 8000c00:	4618      	mov	r0, r3
 8000c02:	f004 fb2f 	bl	8005264 <strncmp>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d047      	beq.n	8000c9c <_handshake+0x110>
			{
				error = true;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8000c12:	e043      	b.n	8000c9c <_handshake+0x110>
			}
		}
		// state 3: sync received, queue ack
		else if (state == 3)
 8000c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c16:	2b03      	cmp	r3, #3
 8000c18:	d110      	bne.n	8000c3c <_handshake+0xb0>
		{
			memset(messageBody,0,UART_MESSAGE_BODY_SIZE);
 8000c1a:	f107 0308 	add.w	r3, r7, #8
 8000c1e:	221c      	movs	r2, #28
 8000c20:	2100      	movs	r1, #0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f004 fae2 	bl	80051ec <memset>
			transportStatus = queue_tx(HANDSHAKE_HEADER_ACKN, messageBody);
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	484a      	ldr	r0, [pc, #296]	; (8000d58 <_handshake+0x1cc>)
 8000c30:	f000 f93c 	bl	8000eac <queue_tx>
 8000c34:	4603      	mov	r3, r0
 8000c36:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000c3a:	e02f      	b.n	8000c9c <_handshake+0x110>
		}
		// state 4: send ack
		else if (state == 4)
 8000c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	d106      	bne.n	8000c50 <_handshake+0xc4>
		{
			transportStatus = tx(TX_TIMEOUT_MS);
 8000c42:	2064      	movs	r0, #100	; 0x64
 8000c44:	f000 f98c 	bl	8000f60 <tx>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000c4e:	e025      	b.n	8000c9c <_handshake+0x110>
		}
		// state 5: ack sent, receive message
		else if (state == 5)
 8000c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c52:	2b05      	cmp	r3, #5
 8000c54:	d106      	bne.n	8000c64 <_handshake+0xd8>
		{
			transportStatus = rx(RX_TIMEOUT_MS);
 8000c56:	20fa      	movs	r0, #250	; 0xfa
 8000c58:	f000 f9bc 	bl	8000fd4 <rx>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000c62:	e01b      	b.n	8000c9c <_handshake+0x110>
		}
		// state 6: dequeue message
		else if (state == 6)
 8000c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c66:	2b06      	cmp	r3, #6
 8000c68:	d10b      	bne.n	8000c82 <_handshake+0xf6>
		{
			transportStatus = dequeue_rx(messageHeader, messageBody);
 8000c6a:	f107 0208 	add.w	r2, r7, #8
 8000c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c72:	4611      	mov	r1, r2
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 f93f 	bl	8000ef8 <dequeue_rx>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8000c80:	e00c      	b.n	8000c9c <_handshake+0x110>
		}
		// state 7: message received, check if syn ack
		else // if (state == 7)
		{
			if (strncmp(messageHeader, HANDSHAKE_HEADER_SYNACK, UART_MESSAGE_HEADER_SIZE))
 8000c82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c86:	2204      	movs	r2, #4
 8000c88:	4934      	ldr	r1, [pc, #208]	; (8000d5c <_handshake+0x1d0>)
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f004 faea 	bl	8005264 <strncmp>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d002      	beq.n	8000c9c <_handshake+0x110>
			{
				error = true;
 8000c96:	2301      	movs	r3, #1
 8000c98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			}
		}


		// catch status codes and move through state machine
		if (transportStatus == TRANSPORT_OKAY)
 8000c9c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d12d      	bne.n	8000d00 <_handshake+0x174>
		{
			if (state == 0)
 8000ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d102      	bne.n	8000cb0 <_handshake+0x124>
				state = 1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cae:	e02a      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 1)
 8000cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d102      	bne.n	8000cbc <_handshake+0x130>
				state = 2;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cba:	e024      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 2)
 8000cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d102      	bne.n	8000cc8 <_handshake+0x13c>
				state = 3;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cc6:	e01e      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 3)
 8000cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d102      	bne.n	8000cd4 <_handshake+0x148>
				state = 4;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cd2:	e018      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 4)
 8000cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cd6:	2b04      	cmp	r3, #4
 8000cd8:	d102      	bne.n	8000ce0 <_handshake+0x154>
				state = 5;
 8000cda:	2305      	movs	r3, #5
 8000cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cde:	e012      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 5)
 8000ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ce2:	2b05      	cmp	r3, #5
 8000ce4:	d102      	bne.n	8000cec <_handshake+0x160>
				state = 6;
 8000ce6:	2306      	movs	r3, #6
 8000ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cea:	e00c      	b.n	8000d06 <_handshake+0x17a>
			else if (state == 6)
 8000cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cee:	2b06      	cmp	r3, #6
 8000cf0:	d102      	bne.n	8000cf8 <_handshake+0x16c>
				state = 7;
 8000cf2:	2307      	movs	r3, #7
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cf6:	e006      	b.n	8000d06 <_handshake+0x17a>
			else // if (state == 7)
				success = true;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8000cfe:	e002      	b.n	8000d06 <_handshake+0x17a>
		}
		else
		{
			error = true;
 8000d00:	2301      	movs	r3, #1
 8000d02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	while (!success && !error)
 8000d06:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000d0a:	f083 0301 	eor.w	r3, r3, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d007      	beq.n	8000d24 <_handshake+0x198>
 8000d14:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000d18:	f083 0301 	eor.w	r3, r3, #1
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	f47f af4e 	bne.w	8000bc0 <_handshake+0x34>
		}
	}


	// report status of handshake
	if (success && !error)
 8000d24:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d008      	beq.n	8000d3e <_handshake+0x1b2>
 8000d2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000d30:	f083 0301 	eor.w	r3, r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <_handshake+0x1b2>
	{
		return SESSION_OKAY;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e006      	b.n	8000d4c <_handshake+0x1c0>
	}
	else
	{
		if (transportStatus == TRANSPORT_TIMEOUT)
 8000d3e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d101      	bne.n	8000d4a <_handshake+0x1be>
		{
			return SESSION_TIMEOUT;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e000      	b.n	8000d4c <_handshake+0x1c0>
		}
		else
		{
			return SESSION_ERROR;
 8000d4a:	2302      	movs	r3, #2
		}
	}
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3730      	adds	r7, #48	; 0x30
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	08005b20 	.word	0x08005b20
 8000d58:	08005b28 	.word	0x08005b28
 8000d5c:	08005b30 	.word	0x08005b30

08000d60 <_session_cycle>:

/*
 *
 */
SESSION_STATUS _session_cycle(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
	char messageHeader[UART_MESSAGE_HEADER_SIZE] = {0};
 8000d66:	2300      	movs	r3, #0
 8000d68:	623b      	str	r3, [r7, #32]
	char messageBody[UART_MESSAGE_BODY_SIZE] = {0};
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	f107 0308 	add.w	r3, r7, #8
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
 8000d7e:	615a      	str	r2, [r3, #20]
	SESSION_STATUS status;

	// Perform Rx message phase of session cycle.
	status = _listen();
 8000d80:	f000 f82a 	bl	8000dd8 <_listen>
 8000d84:	4603      	mov	r3, r0
 8000d86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (status == SESSION_ERROR)
 8000d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d101      	bne.n	8000d96 <_session_cycle+0x36>
	{
		return SESSION_ERROR;
 8000d92:	2302      	movs	r3, #2
 8000d94:	e018      	b.n	8000dc8 <_session_cycle+0x68>
	}

	// If a message was received while listening.
	else if (status == SESSION_OKAY)
 8000d96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d113      	bne.n	8000dc6 <_session_cycle+0x66>
	{
		// dequeue received message
		dequeue_rx(messageHeader, messageBody);
 8000d9e:	1d3a      	adds	r2, r7, #4
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	4611      	mov	r1, r2
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 f8a6 	bl	8000ef8 <dequeue_rx>

		// Check if disconnection handshake message was received.
		// If so, set session open flag to false.
		if (!strncmp(messageHeader, HANDSHAKE_HEADER_DISC, UART_MESSAGE_HEADER_SIZE))
 8000dac:	f107 0320 	add.w	r3, r7, #32
 8000db0:	2204      	movs	r2, #4
 8000db2:	4907      	ldr	r1, [pc, #28]	; (8000dd0 <_session_cycle+0x70>)
 8000db4:	4618      	mov	r0, r3
 8000db6:	f004 fa55 	bl	8005264 <strncmp>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d102      	bne.n	8000dc6 <_session_cycle+0x66>
		{
			_sessionOpen = false;
 8000dc0:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <_session_cycle+0x74>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
		}
	}

	return SESSION_OKAY;
 8000dc6:	2300      	movs	r3, #0
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3728      	adds	r7, #40	; 0x28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	08005b38 	.word	0x08005b38
 8000dd4:	2000018c 	.word	0x2000018c

08000dd8 <_listen>:

/*
 *
 */
SESSION_STATUS _listen(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b088      	sub	sp, #32
 8000ddc:	af00      	add	r7, sp, #0
	TRANSPORT_STATUS transportStatus;
	char messageBody[UART_MESSAGE_BODY_SIZE] = {0};
 8000dde:	2300      	movs	r3, #0
 8000de0:	603b      	str	r3, [r7, #0]
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
 8000df0:	615a      	str	r2, [r3, #20]

	// CTS Window
	// Tx the CTS message to signal to desktop that the MCU is about to be ready to
	// receive a message.
	memset(messageBody,0,UART_MESSAGE_BODY_SIZE);
 8000df2:	463b      	mov	r3, r7
 8000df4:	221c      	movs	r2, #28
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f004 f9f7 	bl	80051ec <memset>
	snprintf(messageBody, UART_MESSAGE_BODY_SIZE, "Clear to send!\n");
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4a19      	ldr	r2, [pc, #100]	; (8000e68 <_listen+0x90>)
 8000e02:	211c      	movs	r1, #28
 8000e04:	4618      	mov	r0, r3
 8000e06:	f004 f9f9 	bl	80051fc <sniprintf>
	transportStatus = queue_tx(CTS_HEADER, messageBody);
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4817      	ldr	r0, [pc, #92]	; (8000e6c <_listen+0x94>)
 8000e10:	f000 f84c 	bl	8000eac <queue_tx>
 8000e14:	4603      	mov	r3, r0
 8000e16:	77fb      	strb	r3, [r7, #31]

	if (transportStatus != TRANSPORT_OKAY)
 8000e18:	7ffb      	ldrb	r3, [r7, #31]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <_listen+0x4a>
	{
		return SESSION_ERROR;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	e01e      	b.n	8000e60 <_listen+0x88>
	}

	transportStatus = tx(TX_TIMEOUT_MS);
 8000e22:	2064      	movs	r0, #100	; 0x64
 8000e24:	f000 f89c 	bl	8000f60 <tx>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	77fb      	strb	r3, [r7, #31]

	if (transportStatus == TRANSPORT_TIMEOUT)
 8000e2c:	7ffb      	ldrb	r3, [r7, #31]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d101      	bne.n	8000e36 <_listen+0x5e>
	{
		return SESSION_TIMEOUT;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e014      	b.n	8000e60 <_listen+0x88>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 8000e36:	7ffb      	ldrb	r3, [r7, #31]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <_listen+0x68>
	{
		return SESSION_ERROR;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	e00f      	b.n	8000e60 <_listen+0x88>
	}

	// Message Window
	// Rx to receive a packet from the desktop.
	transportStatus = rx(RX_TIMEOUT_MS);
 8000e40:	20fa      	movs	r0, #250	; 0xfa
 8000e42:	f000 f8c7 	bl	8000fd4 <rx>
 8000e46:	4603      	mov	r3, r0
 8000e48:	77fb      	strb	r3, [r7, #31]

	if (transportStatus == TRANSPORT_TIMEOUT)
 8000e4a:	7ffb      	ldrb	r3, [r7, #31]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d101      	bne.n	8000e54 <_listen+0x7c>
	{
		return SESSION_TIMEOUT;
 8000e50:	2301      	movs	r3, #1
 8000e52:	e005      	b.n	8000e60 <_listen+0x88>
	}
	else if (transportStatus != TRANSPORT_OKAY)
 8000e54:	7ffb      	ldrb	r3, [r7, #31]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <_listen+0x86>
	{
		return SESSION_ERROR;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	e000      	b.n	8000e60 <_listen+0x88>
	}

	return SESSION_OKAY;
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3720      	adds	r7, #32
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	08005b40 	.word	0x08005b40
 8000e6c:	08005b50 	.word	0x08005b50

08000e70 <com_transport_init>:

/*
 *
 */
bool com_transport_init(UART_HandleTypeDef* huart)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	// If the programmer didn't pass in a null pointer
	if (huart != NULL)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d00a      	beq.n	8000e94 <com_transport_init+0x24>
	{
		_uartHandle = huart;
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <com_transport_init+0x30>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6013      	str	r3, [r2, #0]
		_txBuffer_full = false;
 8000e84:	4b07      	ldr	r3, [pc, #28]	; (8000ea4 <com_transport_init+0x34>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
		_rxBuffer_full = false;
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <com_transport_init+0x38>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
		return true;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e000      	b.n	8000e96 <com_transport_init+0x26>
	}

	else
	{
		return false;
 8000e94:	2300      	movs	r3, #0
	}
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr
 8000ea0:	20000190 	.word	0x20000190
 8000ea4:	200001d4 	.word	0x200001d4
 8000ea8:	200001d5 	.word	0x200001d5

08000eac <queue_tx>:

/*
 *
 */
TRANSPORT_STATUS queue_tx(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE])
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	if (IS_LAYER_INIT)
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	; (8000eec <queue_tx+0x40>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d010      	beq.n	8000ee0 <queue_tx+0x34>
	{
		if (_txBuffer_full)
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <queue_tx+0x44>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <queue_tx+0x20>
		{
			return TRANSPORT_TX_FULL;
 8000ec8:	2304      	movs	r3, #4
 8000eca:	e00a      	b.n	8000ee2 <queue_tx+0x36>
		}

		else
		{
			// Compose header and body into one message
			composeMessage(header, body, _txBuffer);
 8000ecc:	4a09      	ldr	r2, [pc, #36]	; (8000ef4 <queue_tx+0x48>)
 8000ece:	6839      	ldr	r1, [r7, #0]
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fdd3 	bl	8000a7c <composeMessage>
			_txBuffer_full = true;
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <queue_tx+0x44>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	701a      	strb	r2, [r3, #0]

			return TRANSPORT_OKAY;
 8000edc:	2300      	movs	r3, #0
 8000ede:	e000      	b.n	8000ee2 <queue_tx+0x36>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8000ee0:	2308      	movs	r3, #8
	}
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000190 	.word	0x20000190
 8000ef0:	200001d4 	.word	0x200001d4
 8000ef4:	20000194 	.word	0x20000194

08000ef8 <dequeue_rx>:

/*
 *
 */
TRANSPORT_STATUS dequeue_rx(char header[UART_MESSAGE_HEADER_SIZE], char body[UART_MESSAGE_BODY_SIZE])
{
 8000ef8:	b5b0      	push	{r4, r5, r7, lr}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
	char message[UART_MESSAGE_SIZE];

	if (IS_LAYER_INIT)
 8000f02:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <dequeue_rx+0x5c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d01f      	beq.n	8000f4a <dequeue_rx+0x52>
	{
		if (!_rxBuffer_full)
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <dequeue_rx+0x60>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	f083 0301 	eor.w	r3, r3, #1
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <dequeue_rx+0x26>
		{
			return TRANSPORT_RX_EMPTY;
 8000f1a:	2306      	movs	r3, #6
 8000f1c:	e016      	b.n	8000f4c <dequeue_rx+0x54>
		}

		else
		{
			// retrieve message from buffer
			memcpy(message, _rxBuffer, UART_MESSAGE_SIZE*sizeof(char));
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <dequeue_rx+0x64>)
 8000f20:	f107 0408 	add.w	r4, r7, #8
 8000f24:	461d      	mov	r5, r3
 8000f26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f2a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000f2e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			_rxBuffer_full = false;
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <dequeue_rx+0x60>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]

			// decompose header and body from message
			decomposeMessage(header, body, message);
 8000f38:	f107 0308 	add.w	r3, r7, #8
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	6839      	ldr	r1, [r7, #0]
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fdb1 	bl	8000aa8 <decomposeMessage>

			return TRANSPORT_OKAY;
 8000f46:	2300      	movs	r3, #0
 8000f48:	e000      	b.n	8000f4c <dequeue_rx+0x54>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8000f4a:	2308      	movs	r3, #8
	}
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3728      	adds	r7, #40	; 0x28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bdb0      	pop	{r4, r5, r7, pc}
 8000f54:	20000190 	.word	0x20000190
 8000f58:	200001d5 	.word	0x200001d5
 8000f5c:	200001b4 	.word	0x200001b4

08000f60 <tx>:

/*
 *
 */
TRANSPORT_STATUS tx(uint32_t timeout_ms)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	if (IS_LAYER_INIT)
 8000f68:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <tx+0x68>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d026      	beq.n	8000fbe <tx+0x5e>
	{
		// only transmit if a message has been queued
		if (!_txBuffer_full)
 8000f70:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <tx+0x6c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	f083 0301 	eor.w	r3, r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <tx+0x24>
		{
			return TRANSPORT_TX_EMPTY;
 8000f80:	2305      	movs	r3, #5
 8000f82:	e01d      	b.n	8000fc0 <tx+0x60>
		}

		// transmit the message
		hal_status = HAL_UART_Transmit(_uartHandle, (uint8_t*)_txBuffer, UART_MESSAGE_SIZE, timeout_ms);
 8000f84:	4b10      	ldr	r3, [pc, #64]	; (8000fc8 <tx+0x68>)
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2220      	movs	r2, #32
 8000f8c:	4910      	ldr	r1, [pc, #64]	; (8000fd0 <tx+0x70>)
 8000f8e:	f003 fa7f 	bl	8004490 <HAL_UART_Transmit>
 8000f92:	4603      	mov	r3, r0
 8000f94:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 8000f96:	7bfb      	ldrb	r3, [r7, #15]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d101      	bne.n	8000fa0 <tx+0x40>
		{
			return TRANSPORT_ERROR;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e00f      	b.n	8000fc0 <tx+0x60>
		}
		else if (hal_status == HAL_TIMEOUT)
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d101      	bne.n	8000faa <tx+0x4a>
		{
			return TRANSPORT_TIMEOUT;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00a      	b.n	8000fc0 <tx+0x60>
		}
		else if (hal_status == HAL_BUSY)
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d101      	bne.n	8000fb4 <tx+0x54>
		{
			return TRANSPORT_BUSY;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e005      	b.n	8000fc0 <tx+0x60>
		}
		else
		{
			_txBuffer_full = false;
 8000fb4:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <tx+0x6c>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e000      	b.n	8000fc0 <tx+0x60>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 8000fbe:	2308      	movs	r3, #8
	}
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000190 	.word	0x20000190
 8000fcc:	200001d4 	.word	0x200001d4
 8000fd0:	20000194 	.word	0x20000194

08000fd4 <rx>:

/*
 *
 */
TRANSPORT_STATUS rx(uint32_t timeout_ms)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef hal_status;

	if (IS_LAYER_INIT)
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <rx+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d023      	beq.n	800102c <rx+0x58>
	{
		// only receive if the buffer is empty
		if (_rxBuffer_full)
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <rx+0x68>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <rx+0x1e>
		{
			return TRANSPORT_RX_FULL;
 8000fee:	2307      	movs	r3, #7
 8000ff0:	e01d      	b.n	800102e <rx+0x5a>
		}

		// receive a message
		hal_status = HAL_UART_Receive(_uartHandle, (uint8_t*)_rxBuffer, UART_MESSAGE_SIZE, timeout_ms);
 8000ff2:	4b11      	ldr	r3, [pc, #68]	; (8001038 <rx+0x64>)
 8000ff4:	6818      	ldr	r0, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2220      	movs	r2, #32
 8000ffa:	4911      	ldr	r1, [pc, #68]	; (8001040 <rx+0x6c>)
 8000ffc:	f003 face 	bl	800459c <HAL_UART_Receive>
 8001000:	4603      	mov	r3, r0
 8001002:	73fb      	strb	r3, [r7, #15]

		// alias the has status with transport layer status
		if (hal_status == HAL_ERROR)
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d101      	bne.n	800100e <rx+0x3a>
		{
			return TRANSPORT_ERROR;
 800100a:	2302      	movs	r3, #2
 800100c:	e00f      	b.n	800102e <rx+0x5a>
		}
		else if (hal_status == HAL_TIMEOUT)
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	2b03      	cmp	r3, #3
 8001012:	d101      	bne.n	8001018 <rx+0x44>
		{
			return TRANSPORT_TIMEOUT;
 8001014:	2301      	movs	r3, #1
 8001016:	e00a      	b.n	800102e <rx+0x5a>
		}
		else if (hal_status == HAL_BUSY)
 8001018:	7bfb      	ldrb	r3, [r7, #15]
 800101a:	2b02      	cmp	r3, #2
 800101c:	d101      	bne.n	8001022 <rx+0x4e>
		{
			return TRANSPORT_BUSY;
 800101e:	2303      	movs	r3, #3
 8001020:	e005      	b.n	800102e <rx+0x5a>
		}
		else
		{
			_rxBuffer_full = true;
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <rx+0x68>)
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
			return TRANSPORT_OKAY;
 8001028:	2300      	movs	r3, #0
 800102a:	e000      	b.n	800102e <rx+0x5a>
		}
	}

	else
	{
		return TRANSPORT_NOT_INIT;
 800102c:	2308      	movs	r3, #8
	}
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000190 	.word	0x20000190
 800103c:	200001d5 	.word	0x200001d5
 8001040:	200001b4 	.word	0x200001b4

08001044 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800104c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001050:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4313      	orrs	r3, r2
 800105a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800105c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001060:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4013      	ands	r3, r2
 8001066:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001068:	68fb      	ldr	r3, [r7, #12]
}
 800106a:	bf00      	nop
 800106c:	3714      	adds	r7, #20
 800106e:	46bd      	mov	sp, r7
 8001070:	bc80      	pop	{r7}
 8001072:	4770      	bx	lr

08001074 <LL_AHB2_GRP1_IsEnabledClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval uint32_t
  */
__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 800107c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001080:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4013      	ands	r3, r2
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	429a      	cmp	r2, r3
 800108a:	d101      	bne.n	8001090 <LL_AHB2_GRP1_IsEnabledClock+0x1c>
 800108c:	2301      	movs	r3, #1
 800108e:	e000      	b.n	8001092 <LL_AHB2_GRP1_IsEnabledClock+0x1e>
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr

0800109c <LL_AHB2_GRP1_DisableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 80010a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	43db      	mvns	r3, r3
 80010ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010b2:	4013      	ands	r3, r2
 80010b4:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <activate_led>:

/* Activate LED
 *
 * Turns on an LED on the Nucleo board.
 */
void activate_led(LED_COLOR led) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	80fb      	strh	r3, [r7, #6]
  // Start the GPIO clock the LED is attached to.
  gpioB_isEnabled = __HAL_RCC_GPIOB_IS_CLK_ENABLED();
 80010ca:	2002      	movs	r0, #2
 80010cc:	f7ff ffd2 	bl	8001074 <LL_AHB2_GRP1_IsEnabledClock>
 80010d0:	4603      	mov	r3, r0
 80010d2:	4a13      	ldr	r2, [pc, #76]	; (8001120 <activate_led+0x60>)
 80010d4:	6013      	str	r3, [r2, #0]
  if (!gpioB_isEnabled) {
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <activate_led+0x60>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d102      	bne.n	80010e4 <activate_led+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2002      	movs	r0, #2
 80010e0:	f7ff ffb0 	bl	8001044 <LL_AHB2_GRP1_EnableClock>
  }

  // Initialize the LED to turn on.
  GPIO_InitTypeDef led_gpio_params = {
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
 80010f4:	88fb      	ldrh	r3, [r7, #6]
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	2301      	movs	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
 80010fc:	2302      	movs	r3, #2
 80010fe:	61bb      	str	r3, [r7, #24]
      .Pin = led,
      .Mode = GPIO_MODE_OUTPUT_PP,
      .Pull = GPIO_NOPULL,
      .Speed = GPIO_SPEED_FREQ_HIGH
  };
  HAL_GPIO_Init(GPIOB, &led_gpio_params);
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <activate_led+0x64>)
 8001108:	f000 ff04 	bl	8001f14 <HAL_GPIO_Init>

  // Turn LED on.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_SET);
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	2201      	movs	r2, #1
 8001110:	4619      	mov	r1, r3
 8001112:	4804      	ldr	r0, [pc, #16]	; (8001124 <activate_led+0x64>)
 8001114:	f001 f92c 	bl	8002370 <HAL_GPIO_WritePin>
}
 8001118:	bf00      	nop
 800111a:	3720      	adds	r7, #32
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200001d8 	.word	0x200001d8
 8001124:	48000400 	.word	0x48000400

08001128 <deactivate_led>:

/* Deactivare LED
 *
 * Turns off an LED on the Nucleo board.
 */
void deactivate_led(LED_COLOR led) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	80fb      	strh	r3, [r7, #6]
  // Turn LED off.
  HAL_GPIO_WritePin(GPIOB, led, GPIO_PIN_RESET);
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	2200      	movs	r2, #0
 8001136:	4619      	mov	r1, r3
 8001138:	4809      	ldr	r0, [pc, #36]	; (8001160 <deactivate_led+0x38>)
 800113a:	f001 f919 	bl	8002370 <HAL_GPIO_WritePin>

  // Deinitialize the LED.
  HAL_GPIO_DeInit(GPIOB, led);
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	4619      	mov	r1, r3
 8001142:	4807      	ldr	r0, [pc, #28]	; (8001160 <deactivate_led+0x38>)
 8001144:	f001 f846 	bl	80021d4 <HAL_GPIO_DeInit>

  // Disable the GPIO clock the LED is attached to.
  if (!gpioB_isEnabled) {
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <deactivate_led+0x3c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d102      	bne.n	8001156 <deactivate_led+0x2e>
    __HAL_RCC_GPIOB_CLK_DISABLE();
 8001150:	2002      	movs	r0, #2
 8001152:	f7ff ffa3 	bl	800109c <LL_AHB2_GRP1_DisableClock>
  }
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	48000400 	.word	0x48000400
 8001164:	200001d8 	.word	0x200001d8

08001168 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001178:	f023 0218 	bic.w	r2, r3, #24
 800117c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	4313      	orrs	r3, r2
 8001184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <LL_AHB2_GRP1_EnableClock>:
{
 8001192:	b480      	push	{r7}
 8001194:	b085      	sub	sp, #20
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800119a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800119e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80011aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4013      	ands	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011b6:	68fb      	ldr	r3, [r7, #12]
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	bc80      	pop	{r7}
 80011c0:	4770      	bx	lr

080011c2 <HAL_RTC_AlarmAEventCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
	// call ISR for handling calendar events
	calendar_AlarmA_ISR();
 80011ca:	f7ff fad9 	bl	8000780 <calendar_AlarmA_ISR>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	; 0x28
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011de:	f000 fd17 	bl	8001c10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e2:	f000 f84b 	bl	800127c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e6:	f000 f99b 	bl	8001520 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011ea:	f000 f943 	bl	8001474 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80011ee:	f000 f8a3 	bl	8001338 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f001 f8fc 	bl	80023f0 <HAL_PWREx_ReleaseCore>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // initialize the desktop communication module (doesn't establish connection!)
  com_session_init(&huart2);
 80011f8:	481e      	ldr	r0, [pc, #120]	; (8001274 <main+0x9c>)
 80011fa:	f7ff fc6b 	bl	8000ad4 <com_session_init>

  // initialize calendar
  calendar_init(&hrtc);
 80011fe:	481e      	ldr	r0, [pc, #120]	; (8001278 <main+0xa0>)
 8001200:	f7ff f996 	bl	8000530 <calendar_init>

  // set calendar time
  DateTime now = {
 8001204:	f107 0320 	add.w	r3, r7, #32
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	809a      	strh	r2, [r3, #4]
		  .day = 0,
		  .hour = 0,
		  .minute = 0,
		  .second = 0
  };
  calendar_setDateTime(now);
 800120e:	f107 0320 	add.w	r3, r7, #32
 8001212:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001216:	f7ff f99b 	bl	8000550 <calendar_setDateTime>

  // start calendar
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	202a      	movs	r0, #42	; 0x2a
 8001220:	f000 fe43 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001224:	202a      	movs	r0, #42	; 0x2a
 8001226:	f000 fe5a 	bl	8001ede <HAL_NVIC_EnableIRQ>
  calendar_start();
 800122a:	f7ff f9a7 	bl	800057c <calendar_start>

  // begin listening for messages from desktop
  if (start_session() == SESSION_OKAY)
 800122e:	f7ff fc6d 	bl	8000b0c <start_session>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d103      	bne.n	8001240 <main+0x68>
  {
	  activate_led(GREEN_LED);
 8001238:	f44f 7000 	mov.w	r0, #512	; 0x200
 800123c:	f7ff ff40 	bl	80010c0 <activate_led>
  char messageHeader[UART_MESSAGE_HEADER_SIZE];
  char messageBody[UART_MESSAGE_BODY_SIZE];
  while (1)
  {
	  // handle a calendar alarm event
	  calendar_handleAlarm();
 8001240:	f7ff f9da 	bl	80005f8 <calendar_handleAlarm>

	  // try connection if not present
	  if (start_session() == SESSION_OKAY)
 8001244:	f7ff fc62 	bl	8000b0c <start_session>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d103      	bne.n	8001256 <main+0x7e>
	  {
		  activate_led(GREEN_LED);
 800124e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001252:	f7ff ff35 	bl	80010c0 <activate_led>
	  }

	  // if message present, handle message
	  if (session_cycle() != SESSION_OKAY)
 8001256:	f7ff fc81 	bl	8000b5c <session_cycle>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d004      	beq.n	800126a <main+0x92>
	  {
		  activate_led(RED_LED);
 8001260:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001264:	f7ff ff2c 	bl	80010c0 <activate_led>
 8001268:	e7ea      	b.n	8001240 <main+0x68>
	  }
	  else
	  {
		  deactivate_led(RED_LED);
 800126a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800126e:	f7ff ff5b 	bl	8001128 <deactivate_led>
	  calendar_handleAlarm();
 8001272:	e7e5      	b.n	8001240 <main+0x68>
 8001274:	20000214 	.word	0x20000214
 8001278:	200001dc 	.word	0x200001dc

0800127c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b09a      	sub	sp, #104	; 0x68
 8001280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001282:	f107 0320 	add.w	r3, r7, #32
 8001286:	2248      	movs	r2, #72	; 0x48
 8001288:	2100      	movs	r1, #0
 800128a:	4618      	mov	r0, r3
 800128c:	f003 ffae 	bl	80051ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012a2:	f001 f87d 	bl	80023a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80012a6:	2000      	movs	r0, #0
 80012a8:	f7ff ff5e 	bl	8001168 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80012ac:	4b21      	ldr	r3, [pc, #132]	; (8001334 <SystemClock_Config+0xb8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012b4:	4a1f      	ldr	r2, [pc, #124]	; (8001334 <SystemClock_Config+0xb8>)
 80012b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <SystemClock_Config+0xb8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012c4:	603b      	str	r3, [r7, #0]
 80012c6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80012c8:	232c      	movs	r3, #44	; 0x2c
 80012ca:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012cc:	2381      	movs	r3, #129	; 0x81
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012d0:	2301      	movs	r3, #1
 80012d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80012d4:	2300      	movs	r3, #0
 80012d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012d8:	2360      	movs	r3, #96	; 0x60
 80012da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012e0:	2301      	movs	r3, #1
 80012e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	4618      	mov	r0, r3
 80012ee:	f001 fb41 	bl	8002974 <HAL_RCC_OscConfig>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012f8:	f000 f91f 	bl	800153a <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 80012fc:	236f      	movs	r3, #111	; 0x6f
 80012fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f001 feab 	bl	8003078 <HAL_RCC_ClockConfig>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001328:	f000 f907 	bl	800153a <Error_Handler>
  }
}
 800132c:	bf00      	nop
 800132e:	3768      	adds	r7, #104	; 0x68
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	58000400 	.word	0x58000400

08001338 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b092      	sub	sp, #72	; 0x48
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800133e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800134e:	2300      	movs	r3, #0
 8001350:	633b      	str	r3, [r7, #48]	; 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	222c      	movs	r2, #44	; 0x2c
 8001356:	2100      	movs	r1, #0
 8001358:	4618      	mov	r0, r3
 800135a:	f003 ff47 	bl	80051ec <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800135e:	4b43      	ldr	r3, [pc, #268]	; (800146c <MX_RTC_Init+0x134>)
 8001360:	4a43      	ldr	r2, [pc, #268]	; (8001470 <MX_RTC_Init+0x138>)
 8001362:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001364:	4b41      	ldr	r3, [pc, #260]	; (800146c <MX_RTC_Init+0x134>)
 8001366:	2200      	movs	r2, #0
 8001368:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800136a:	4b40      	ldr	r3, [pc, #256]	; (800146c <MX_RTC_Init+0x134>)
 800136c:	227f      	movs	r2, #127	; 0x7f
 800136e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001370:	4b3e      	ldr	r3, [pc, #248]	; (800146c <MX_RTC_Init+0x134>)
 8001372:	22ff      	movs	r2, #255	; 0xff
 8001374:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001376:	4b3d      	ldr	r3, [pc, #244]	; (800146c <MX_RTC_Init+0x134>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800137c:	4b3b      	ldr	r3, [pc, #236]	; (800146c <MX_RTC_Init+0x134>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001382:	4b3a      	ldr	r3, [pc, #232]	; (800146c <MX_RTC_Init+0x134>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001388:	4b38      	ldr	r3, [pc, #224]	; (800146c <MX_RTC_Init+0x134>)
 800138a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001390:	4b36      	ldr	r3, [pc, #216]	; (800146c <MX_RTC_Init+0x134>)
 8001392:	2200      	movs	r2, #0
 8001394:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8001396:	4b35      	ldr	r3, [pc, #212]	; (800146c <MX_RTC_Init+0x134>)
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800139c:	4833      	ldr	r0, [pc, #204]	; (800146c <MX_RTC_Init+0x134>)
 800139e:	f002 fb45 	bl	8003a2c <HAL_RTC_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80013a8:	f000 f8c7 	bl	800153a <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sTime.Minutes = 0x0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  sTime.Seconds = 0x0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80013be:	2300      	movs	r3, #0
 80013c0:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80013c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013ca:	2201      	movs	r2, #1
 80013cc:	4619      	mov	r1, r3
 80013ce:	4827      	ldr	r0, [pc, #156]	; (800146c <MX_RTC_Init+0x134>)
 80013d0:	f002 fbae 	bl	8003b30 <HAL_RTC_SetTime>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_RTC_Init+0xa6>
  {
    Error_Handler();
 80013da:	f000 f8ae 	bl	800153a <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80013de:	2301      	movs	r3, #1
 80013e0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sDate.Date = 0x1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sDate.Year = 0x0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80013f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013fa:	2201      	movs	r2, #1
 80013fc:	4619      	mov	r1, r3
 80013fe:	481b      	ldr	r0, [pc, #108]	; (800146c <MX_RTC_Init+0x134>)
 8001400:	f002 fc94 	bl	8003d2c <HAL_RTC_SetDate>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_RTC_Init+0xd6>
  {
    Error_Handler();
 800140a:	f000 f896 	bl	800153a <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800140e:	2300      	movs	r3, #0
 8001410:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001412:	2300      	movs	r3, #0
 8001414:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8001432:	2301      	movs	r3, #1
 8001434:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8001438:	f44f 7380 	mov.w	r3, #256	; 0x100
 800143c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2201      	movs	r2, #1
 8001442:	4619      	mov	r1, r3
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <MX_RTC_Init+0x134>)
 8001446:	f002 fd45 	bl	8003ed4 <HAL_RTC_SetAlarm_IT>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_RTC_Init+0x11c>
  {
    Error_Handler();
 8001450:	f000 f873 	bl	800153a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001454:	2200      	movs	r2, #0
 8001456:	2100      	movs	r1, #0
 8001458:	202a      	movs	r0, #42	; 0x2a
 800145a:	f000 fd26 	bl	8001eaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800145e:	202a      	movs	r0, #42	; 0x2a
 8001460:	f000 fd3d 	bl	8001ede <HAL_NVIC_EnableIRQ>
  /* USER CODE END RTC_Init 2 */

}
 8001464:	bf00      	nop
 8001466:	3748      	adds	r7, #72	; 0x48
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	200001dc 	.word	0x200001dc
 8001470:	40002800 	.word	0x40002800

08001474 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001478:	4b27      	ldr	r3, [pc, #156]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 800147a:	4a28      	ldr	r2, [pc, #160]	; (800151c <MX_USART2_UART_Init+0xa8>)
 800147c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800147e:	4b26      	ldr	r3, [pc, #152]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 8001480:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001484:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001486:	4b24      	ldr	r3, [pc, #144]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800148c:	4b22      	ldr	r3, [pc, #136]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 800148e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001492:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_ODD;
 8001494:	4b20      	ldr	r3, [pc, #128]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 8001496:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800149a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800149c:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 800149e:	220c      	movs	r2, #12
 80014a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a2:	4b1d      	ldr	r3, [pc, #116]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014b4:	4b18      	ldr	r3, [pc, #96]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014bc:	2230      	movs	r2, #48	; 0x30
 80014be:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014c6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ce:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014d0:	4811      	ldr	r0, [pc, #68]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014d2:	f002 ff8d 	bl	80043f0 <HAL_UART_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80014dc:	f000 f82d 	bl	800153a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e0:	2100      	movs	r1, #0
 80014e2:	480d      	ldr	r0, [pc, #52]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014e4:	f003 fd81 	bl	8004fea <HAL_UARTEx_SetTxFifoThreshold>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80014ee:	f000 f824 	bl	800153a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f2:	2100      	movs	r1, #0
 80014f4:	4808      	ldr	r0, [pc, #32]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 80014f6:	f003 fdb6 	bl	8005066 <HAL_UARTEx_SetRxFifoThreshold>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8001500:	f000 f81b 	bl	800153a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001504:	4804      	ldr	r0, [pc, #16]	; (8001518 <MX_USART2_UART_Init+0xa4>)
 8001506:	f003 fd38 	bl	8004f7a <HAL_UARTEx_DisableFifoMode>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_USART2_UART_Init+0xa0>
  {
    Error_Handler();
 8001510:	f000 f813 	bl	800153a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000214 	.word	0x20000214
 800151c:	40004400 	.word	0x40004400

08001520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	2001      	movs	r0, #1
 8001526:	f7ff fe34 	bl	8001192 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800152a:	2004      	movs	r0, #4
 800152c:	f7ff fe31 	bl	8001192 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	2002      	movs	r0, #2
 8001532:	f7ff fe2e 	bl	8001192 <LL_AHB2_GRP1_EnableClock>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}

0800153a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153a:	b480      	push	{r7}
 800153c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153e:	b672      	cpsid	i
}
 8001540:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001542:	e7fe      	b.n	8001542 <Error_Handler+0x8>

08001544 <rtcAlarmControl_init>:


/*
 *
 */
void rtcAlarmControl_init(RTC_HandleTypeDef* hrtc) {
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	_rtc_handle = hrtc;
 800154c:	4a03      	ldr	r2, [pc, #12]	; (800155c <rtcAlarmControl_init+0x18>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6013      	str	r3, [r2, #0]
}
 8001552:	bf00      	nop
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	200002a8 	.word	0x200002a8

08001560 <setDateTime>:


/*
 *
 */
void setDateTime(uint8_t year, uint8_t month, uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b089      	sub	sp, #36	; 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	4604      	mov	r4, r0
 8001568:	4608      	mov	r0, r1
 800156a:	4611      	mov	r1, r2
 800156c:	461a      	mov	r2, r3
 800156e:	4623      	mov	r3, r4
 8001570:	71fb      	strb	r3, [r7, #7]
 8001572:	4603      	mov	r3, r0
 8001574:	71bb      	strb	r3, [r7, #6]
 8001576:	460b      	mov	r3, r1
 8001578:	717b      	strb	r3, [r7, #5]
 800157a:	4613      	mov	r3, r2
 800157c:	713b      	strb	r3, [r7, #4]
  RTC_DateTypeDef date;
  RTC_TimeTypeDef time;

  date.Year = ((year/10) << 4) | (year % 10);
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	4a5a      	ldr	r2, [pc, #360]	; (80016ec <setDateTime+0x18c>)
 8001582:	fba2 2303 	umull	r2, r3, r2, r3
 8001586:	08db      	lsrs	r3, r3, #3
 8001588:	b2db      	uxtb	r3, r3
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	b258      	sxtb	r0, r3
 800158e:	79fa      	ldrb	r2, [r7, #7]
 8001590:	4b56      	ldr	r3, [pc, #344]	; (80016ec <setDateTime+0x18c>)
 8001592:	fba3 1302 	umull	r1, r3, r3, r2
 8001596:	08d9      	lsrs	r1, r3, #3
 8001598:	460b      	mov	r3, r1
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	4303      	orrs	r3, r0
 80015a8:	b25b      	sxtb	r3, r3
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	77fb      	strb	r3, [r7, #31]
  date.Month = ((month/10) << 4) | (month % 10);
 80015ae:	79bb      	ldrb	r3, [r7, #6]
 80015b0:	4a4e      	ldr	r2, [pc, #312]	; (80016ec <setDateTime+0x18c>)
 80015b2:	fba2 2303 	umull	r2, r3, r2, r3
 80015b6:	08db      	lsrs	r3, r3, #3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	b258      	sxtb	r0, r3
 80015be:	79ba      	ldrb	r2, [r7, #6]
 80015c0:	4b4a      	ldr	r3, [pc, #296]	; (80016ec <setDateTime+0x18c>)
 80015c2:	fba3 1302 	umull	r1, r3, r3, r2
 80015c6:	08d9      	lsrs	r1, r3, #3
 80015c8:	460b      	mov	r3, r1
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	b25b      	sxtb	r3, r3
 80015d6:	4303      	orrs	r3, r0
 80015d8:	b25b      	sxtb	r3, r3
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	777b      	strb	r3, [r7, #29]
  date.Date = ((day/10) << 4) | (day % 10);
 80015de:	797b      	ldrb	r3, [r7, #5]
 80015e0:	4a42      	ldr	r2, [pc, #264]	; (80016ec <setDateTime+0x18c>)
 80015e2:	fba2 2303 	umull	r2, r3, r2, r3
 80015e6:	08db      	lsrs	r3, r3, #3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	011b      	lsls	r3, r3, #4
 80015ec:	b258      	sxtb	r0, r3
 80015ee:	797a      	ldrb	r2, [r7, #5]
 80015f0:	4b3e      	ldr	r3, [pc, #248]	; (80016ec <setDateTime+0x18c>)
 80015f2:	fba3 1302 	umull	r1, r3, r3, r2
 80015f6:	08d9      	lsrs	r1, r3, #3
 80015f8:	460b      	mov	r3, r1
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	440b      	add	r3, r1
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	b2db      	uxtb	r3, r3
 8001604:	b25b      	sxtb	r3, r3
 8001606:	4303      	orrs	r3, r0
 8001608:	b25b      	sxtb	r3, r3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	77bb      	strb	r3, [r7, #30]
  date.WeekDay = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	773b      	strb	r3, [r7, #28]
  time.Hours = ((hour/10) << 4) | (hour % 10);
 8001612:	793b      	ldrb	r3, [r7, #4]
 8001614:	4a35      	ldr	r2, [pc, #212]	; (80016ec <setDateTime+0x18c>)
 8001616:	fba2 2303 	umull	r2, r3, r2, r3
 800161a:	08db      	lsrs	r3, r3, #3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	b258      	sxtb	r0, r3
 8001622:	793a      	ldrb	r2, [r7, #4]
 8001624:	4b31      	ldr	r3, [pc, #196]	; (80016ec <setDateTime+0x18c>)
 8001626:	fba3 1302 	umull	r1, r3, r3, r2
 800162a:	08d9      	lsrs	r1, r3, #3
 800162c:	460b      	mov	r3, r1
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	440b      	add	r3, r1
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	b2db      	uxtb	r3, r3
 8001638:	b25b      	sxtb	r3, r3
 800163a:	4303      	orrs	r3, r0
 800163c:	b25b      	sxtb	r3, r3
 800163e:	b2db      	uxtb	r3, r3
 8001640:	723b      	strb	r3, [r7, #8]
  time.Minutes = ((minute/10) << 4) | (minute % 10);
 8001642:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001646:	4a29      	ldr	r2, [pc, #164]	; (80016ec <setDateTime+0x18c>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	08db      	lsrs	r3, r3, #3
 800164e:	b2db      	uxtb	r3, r3
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	b258      	sxtb	r0, r3
 8001654:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001658:	4b24      	ldr	r3, [pc, #144]	; (80016ec <setDateTime+0x18c>)
 800165a:	fba3 1302 	umull	r1, r3, r3, r2
 800165e:	08d9      	lsrs	r1, r3, #3
 8001660:	460b      	mov	r3, r1
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	b25b      	sxtb	r3, r3
 800166e:	4303      	orrs	r3, r0
 8001670:	b25b      	sxtb	r3, r3
 8001672:	b2db      	uxtb	r3, r3
 8001674:	727b      	strb	r3, [r7, #9]
  time.Seconds = ((second/10) << 4) | (second % 10);
 8001676:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800167a:	4a1c      	ldr	r2, [pc, #112]	; (80016ec <setDateTime+0x18c>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	08db      	lsrs	r3, r3, #3
 8001682:	b2db      	uxtb	r3, r3
 8001684:	011b      	lsls	r3, r3, #4
 8001686:	b258      	sxtb	r0, r3
 8001688:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800168c:	4b17      	ldr	r3, [pc, #92]	; (80016ec <setDateTime+0x18c>)
 800168e:	fba3 1302 	umull	r1, r3, r3, r2
 8001692:	08d9      	lsrs	r1, r3, #3
 8001694:	460b      	mov	r3, r1
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	b25b      	sxtb	r3, r3
 80016a2:	4303      	orrs	r3, r0
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	72bb      	strb	r3, [r7, #10]

  // Set the date.
  if (HAL_RTC_SetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 80016aa:	4b11      	ldr	r3, [pc, #68]	; (80016f0 <setDateTime+0x190>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f107 011c 	add.w	r1, r7, #28
 80016b2:	2201      	movs	r2, #1
 80016b4:	4618      	mov	r0, r3
 80016b6:	f002 fb39 	bl	8003d2c <HAL_RTC_SetDate>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d002      	beq.n	80016c6 <setDateTime+0x166>
  __ASM volatile ("cpsid i" : : : "memory");
 80016c0:	b672      	cpsid	i
}
 80016c2:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 80016c4:	e7fe      	b.n	80016c4 <setDateTime+0x164>
  }

  // Set the time.
  if (HAL_RTC_SetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <setDateTime+0x190>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f107 0108 	add.w	r1, r7, #8
 80016ce:	2201      	movs	r2, #1
 80016d0:	4618      	mov	r0, r3
 80016d2:	f002 fa2d 	bl	8003b30 <HAL_RTC_SetTime>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d002      	beq.n	80016e2 <setDateTime+0x182>
  __ASM volatile ("cpsid i" : : : "memory");
 80016dc:	b672      	cpsid	i
}
 80016de:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 80016e0:	e7fe      	b.n	80016e0 <setDateTime+0x180>
  }
}
 80016e2:	bf00      	nop
 80016e4:	3724      	adds	r7, #36	; 0x24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd90      	pop	{r4, r7, pc}
 80016ea:	bf00      	nop
 80016ec:	cccccccd 	.word	0xcccccccd
 80016f0:	200002a8 	.word	0x200002a8

080016f4 <getDateTime>:


/*
 *
 */
void getDateTime(uint8_t* year, uint8_t* month, uint8_t* day, uint8_t* hour, uint8_t* minute, uint8_t* second) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	; 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	603b      	str	r3, [r7, #0]
  RTC_TimeTypeDef time = {0};
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]

  // Get the time and the date.
  if(HAL_RTC_GetTime(_rtc_handle, &time, RTC_FORMAT) != HAL_OK) {
 8001716:	4b40      	ldr	r3, [pc, #256]	; (8001818 <getDateTime+0x124>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f107 0114 	add.w	r1, r7, #20
 800171e:	2201      	movs	r2, #1
 8001720:	4618      	mov	r0, r3
 8001722:	f002 faa1 	bl	8003c68 <HAL_RTC_GetTime>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d002      	beq.n	8001732 <getDateTime+0x3e>
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 8001730:	e7fe      	b.n	8001730 <getDateTime+0x3c>
  }
  if(HAL_RTC_GetDate(_rtc_handle, &date, RTC_FORMAT) != HAL_OK) {
 8001732:	4b39      	ldr	r3, [pc, #228]	; (8001818 <getDateTime+0x124>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f107 0110 	add.w	r1, r7, #16
 800173a:	2201      	movs	r2, #1
 800173c:	4618      	mov	r0, r3
 800173e:	f002 fb7b 	bl	8003e38 <HAL_RTC_GetDate>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <getDateTime+0x5a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
    __disable_irq();
    while (1)
    	(void)0;
 800174c:	e7fe      	b.n	800174c <getDateTime+0x58>
  }

  // Return through parameters
  *year = ((date.Year & 0xF0) >> 4) * 10 + (date.Year & 0x0F);
 800174e:	7cfb      	ldrb	r3, [r7, #19]
 8001750:	091b      	lsrs	r3, r3, #4
 8001752:	b2db      	uxtb	r3, r3
 8001754:	461a      	mov	r2, r3
 8001756:	0092      	lsls	r2, r2, #2
 8001758:	4413      	add	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	b2da      	uxtb	r2, r3
 800175e:	7cfb      	ldrb	r3, [r7, #19]
 8001760:	f003 030f 	and.w	r3, r3, #15
 8001764:	b2db      	uxtb	r3, r3
 8001766:	4413      	add	r3, r2
 8001768:	b2da      	uxtb	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	701a      	strb	r2, [r3, #0]
  *month = ((date.Month & 0xF0) >> 4) * 10 + (date.Month & 0x0F);
 800176e:	7c7b      	ldrb	r3, [r7, #17]
 8001770:	091b      	lsrs	r3, r3, #4
 8001772:	b2db      	uxtb	r3, r3
 8001774:	461a      	mov	r2, r3
 8001776:	0092      	lsls	r2, r2, #2
 8001778:	4413      	add	r3, r2
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	7c7b      	ldrb	r3, [r7, #17]
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	b2db      	uxtb	r3, r3
 8001786:	4413      	add	r3, r2
 8001788:	b2da      	uxtb	r2, r3
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	701a      	strb	r2, [r3, #0]
  *day = ((date.Date & 0xF0) >> 4) * 10 + (date.Date & 0x0F);
 800178e:	7cbb      	ldrb	r3, [r7, #18]
 8001790:	091b      	lsrs	r3, r3, #4
 8001792:	b2db      	uxtb	r3, r3
 8001794:	461a      	mov	r2, r3
 8001796:	0092      	lsls	r2, r2, #2
 8001798:	4413      	add	r3, r2
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	b2da      	uxtb	r2, r3
 800179e:	7cbb      	ldrb	r3, [r7, #18]
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	4413      	add	r3, r2
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	701a      	strb	r2, [r3, #0]
  *hour = ((time.Hours & 0xF0) >> 4) * 10 + (time.Hours & 0x0F);
 80017ae:	7d3b      	ldrb	r3, [r7, #20]
 80017b0:	091b      	lsrs	r3, r3, #4
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	461a      	mov	r2, r3
 80017b6:	0092      	lsls	r2, r2, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	7d3b      	ldrb	r3, [r7, #20]
 80017c0:	f003 030f 	and.w	r3, r3, #15
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	701a      	strb	r2, [r3, #0]
  *minute = ((time.Minutes & 0xF0) >> 4) * 10 + (time.Minutes & 0x0F);
 80017ce:	7d7b      	ldrb	r3, [r7, #21]
 80017d0:	091b      	lsrs	r3, r3, #4
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	461a      	mov	r2, r3
 80017d6:	0092      	lsls	r2, r2, #2
 80017d8:	4413      	add	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	7d7b      	ldrb	r3, [r7, #21]
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ec:	701a      	strb	r2, [r3, #0]
  *second = ((time.Seconds & 0xF0) >> 4) * 10 + (time.Seconds & 0x0F);
 80017ee:	7dbb      	ldrb	r3, [r7, #22]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	461a      	mov	r2, r3
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	7dbb      	ldrb	r3, [r7, #22]
 8001800:	f003 030f 	and.w	r3, r3, #15
 8001804:	b2db      	uxtb	r3, r3
 8001806:	4413      	add	r3, r2
 8001808:	b2da      	uxtb	r2, r3
 800180a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800180c:	701a      	strb	r2, [r3, #0]
}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	; 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200002a8 	.word	0x200002a8

0800181c <setAlarm_A>:


/*
 *
 */
void setAlarm_A(uint8_t day, uint8_t hour, uint8_t minute, uint8_t second) {
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b08f      	sub	sp, #60	; 0x3c
 8001820:	af00      	add	r7, sp, #0
 8001822:	4604      	mov	r4, r0
 8001824:	4608      	mov	r0, r1
 8001826:	4611      	mov	r1, r2
 8001828:	461a      	mov	r2, r3
 800182a:	4623      	mov	r3, r4
 800182c:	71fb      	strb	r3, [r7, #7]
 800182e:	4603      	mov	r3, r0
 8001830:	71bb      	strb	r3, [r7, #6]
 8001832:	460b      	mov	r3, r1
 8001834:	717b      	strb	r3, [r7, #5]
 8001836:	4613      	mov	r3, r2
 8001838:	713b      	strb	r3, [r7, #4]
  RTC_AlarmTypeDef alarm = {0};
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	222c      	movs	r2, #44	; 0x2c
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f003 fcd2 	bl	80051ec <memset>

  alarm.AlarmDateWeekDay = ((day/10) << 4) | (day % 10);
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	4a40      	ldr	r2, [pc, #256]	; (800194c <setAlarm_A+0x130>)
 800184c:	fba2 2303 	umull	r2, r3, r2, r3
 8001850:	08db      	lsrs	r3, r3, #3
 8001852:	b2db      	uxtb	r3, r3
 8001854:	011b      	lsls	r3, r3, #4
 8001856:	b258      	sxtb	r0, r3
 8001858:	79fa      	ldrb	r2, [r7, #7]
 800185a:	4b3c      	ldr	r3, [pc, #240]	; (800194c <setAlarm_A+0x130>)
 800185c:	fba3 1302 	umull	r1, r3, r3, r2
 8001860:	08d9      	lsrs	r1, r3, #3
 8001862:	460b      	mov	r3, r1
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	b2db      	uxtb	r3, r3
 800186e:	b25b      	sxtb	r3, r3
 8001870:	4303      	orrs	r3, r0
 8001872:	b25b      	sxtb	r3, r3
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  alarm.AlarmTime.Hours = ((hour/10) << 4) | (hour % 10);
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	4a33      	ldr	r2, [pc, #204]	; (800194c <setAlarm_A+0x130>)
 800187e:	fba2 2303 	umull	r2, r3, r2, r3
 8001882:	08db      	lsrs	r3, r3, #3
 8001884:	b2db      	uxtb	r3, r3
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	b258      	sxtb	r0, r3
 800188a:	79ba      	ldrb	r2, [r7, #6]
 800188c:	4b2f      	ldr	r3, [pc, #188]	; (800194c <setAlarm_A+0x130>)
 800188e:	fba3 1302 	umull	r1, r3, r3, r2
 8001892:	08d9      	lsrs	r1, r3, #3
 8001894:	460b      	mov	r3, r1
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	440b      	add	r3, r1
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	4303      	orrs	r3, r0
 80018a4:	b25b      	sxtb	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	733b      	strb	r3, [r7, #12]
  alarm.AlarmTime.Minutes = ((minute/10) << 4) | (minute % 10);
 80018aa:	797b      	ldrb	r3, [r7, #5]
 80018ac:	4a27      	ldr	r2, [pc, #156]	; (800194c <setAlarm_A+0x130>)
 80018ae:	fba2 2303 	umull	r2, r3, r2, r3
 80018b2:	08db      	lsrs	r3, r3, #3
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	011b      	lsls	r3, r3, #4
 80018b8:	b258      	sxtb	r0, r3
 80018ba:	797a      	ldrb	r2, [r7, #5]
 80018bc:	4b23      	ldr	r3, [pc, #140]	; (800194c <setAlarm_A+0x130>)
 80018be:	fba3 1302 	umull	r1, r3, r3, r2
 80018c2:	08d9      	lsrs	r1, r3, #3
 80018c4:	460b      	mov	r3, r1
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	b25b      	sxtb	r3, r3
 80018d2:	4303      	orrs	r3, r0
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	737b      	strb	r3, [r7, #13]
  alarm.AlarmTime.Seconds = ((second/10) << 4) | (second % 10);
 80018da:	793b      	ldrb	r3, [r7, #4]
 80018dc:	4a1b      	ldr	r2, [pc, #108]	; (800194c <setAlarm_A+0x130>)
 80018de:	fba2 2303 	umull	r2, r3, r2, r3
 80018e2:	08db      	lsrs	r3, r3, #3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	011b      	lsls	r3, r3, #4
 80018e8:	b258      	sxtb	r0, r3
 80018ea:	793a      	ldrb	r2, [r7, #4]
 80018ec:	4b17      	ldr	r3, [pc, #92]	; (800194c <setAlarm_A+0x130>)
 80018ee:	fba3 1302 	umull	r1, r3, r3, r2
 80018f2:	08d9      	lsrs	r1, r3, #3
 80018f4:	460b      	mov	r3, r1
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	b25b      	sxtb	r3, r3
 8001902:	4303      	orrs	r3, r0
 8001904:	b25b      	sxtb	r3, r3
 8001906:	b2db      	uxtb	r3, r3
 8001908:	73bb      	strb	r3, [r7, #14]
  alarm.AlarmTime.SubSeconds = 0x0;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800190e:	2300      	movs	r3, #0
 8001910:	61bb      	str	r3, [r7, #24]
  alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
  alarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
  alarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800191a:	2300      	movs	r3, #0
 800191c:	627b      	str	r3, [r7, #36]	; 0x24
  alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800191e:	2300      	movs	r3, #0
 8001920:	62fb      	str	r3, [r7, #44]	; 0x2c
  alarm.Alarm = RTC_ALARM_A;
 8001922:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001926:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RTC_SetAlarm_IT(_rtc_handle, &alarm, RTC_FORMAT) != HAL_OK)
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <setAlarm_A+0x134>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f107 010c 	add.w	r1, r7, #12
 8001930:	2201      	movs	r2, #1
 8001932:	4618      	mov	r0, r3
 8001934:	f002 face 	bl	8003ed4 <HAL_RTC_SetAlarm_IT>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <setAlarm_A+0x128>
  __ASM volatile ("cpsid i" : : : "memory");
 800193e:	b672      	cpsid	i
}
 8001940:	bf00      	nop
  {
    __disable_irq();
    while (1)
    	(void)0;
 8001942:	e7fe      	b.n	8001942 <setAlarm_A+0x126>
  }
}
 8001944:	bf00      	nop
 8001946:	373c      	adds	r7, #60	; 0x3c
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	cccccccd 	.word	0xcccccccd
 8001950:	200002a8 	.word	0x200002a8

08001954 <diableAlarm_A>:


/*
 *
 */
void diableAlarm_A(void) {
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	if(HAL_RTC_DeactivateAlarm(_rtc_handle, RTC_ALARM_A) != HAL_OK) {
 8001958:	4b07      	ldr	r3, [pc, #28]	; (8001978 <diableAlarm_A+0x24>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001960:	4618      	mov	r0, r3
 8001962:	f002 fbc3 	bl	80040ec <HAL_RTC_DeactivateAlarm>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <diableAlarm_A+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
		__disable_irq();
		while (1)
			(void)0;
 8001970:	e7fe      	b.n	8001970 <diableAlarm_A+0x1c>
	}
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200002a8 	.word	0x200002a8

0800197c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001980:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001988:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800198c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001990:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <LL_AHB2_GRP1_EnableClock>:
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4013      	ands	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019c0:	68fb      	ldr	r3, [r7, #12]
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80019e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4013      	ands	r3, r2
 80019ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019f0:	68fb      	ldr	r3, [r7, #12]
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr

080019fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b090      	sub	sp, #64	; 0x40
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a10:	f107 0308 	add.w	r3, r7, #8
 8001a14:	2238      	movs	r2, #56	; 0x38
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f003 fbe7 	bl	80051ec <memset>
  if(hrtc->Instance==RTC)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a0e      	ldr	r2, [pc, #56]	; (8001a5c <HAL_RTC_MspInit+0x54>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d115      	bne.n	8001a54 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a2c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a32:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a34:	f107 0308 	add.w	r3, r7, #8
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f001 fedd 	bl	80037f8 <HAL_RCCEx_PeriphCLKConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001a44:	f7ff fd79 	bl	800153a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a48:	f7ff ff98 	bl	800197c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001a4c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001a50:	f7ff ffbc 	bl	80019cc <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001a54:	bf00      	nop
 8001a56:	3740      	adds	r7, #64	; 0x40
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40002800 	.word	0x40002800

08001a60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b096      	sub	sp, #88	; 0x58
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2238      	movs	r2, #56	; 0x38
 8001a7e:	2100      	movs	r1, #0
 8001a80:	4618      	mov	r0, r3
 8001a82:	f003 fbb3 	bl	80051ec <memset>
  if(huart->Instance==USART2)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a17      	ldr	r2, [pc, #92]	; (8001ae8 <HAL_UART_MspInit+0x88>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d126      	bne.n	8001ade <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a90:	2302      	movs	r3, #2
 8001a92:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a94:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001a98:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a9a:	f107 030c 	add.w	r3, r7, #12
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f001 feaa 	bl	80037f8 <HAL_RCCEx_PeriphCLKConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001aaa:	f7ff fd46 	bl	800153a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001ab2:	f7ff ff8b 	bl	80019cc <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f7ff ff70 	bl	800199c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001abc:	230c      	movs	r3, #12
 8001abe:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001acc:	2307      	movs	r3, #7
 8001ace:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ada:	f000 fa1b 	bl	8001f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ade:	bf00      	nop
 8001ae0:	3758      	adds	r7, #88	; 0x58
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40004400 	.word	0x40004400

08001aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <NMI_Handler+0x4>

08001af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <HardFault_Handler+0x4>

08001af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <MemManage_Handler+0x4>

08001afe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <BusFault_Handler+0x4>

08001b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <UsageFault_Handler+0x4>

08001b0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b16:	b480      	push	{r7}
 8001b18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr

08001b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr

08001b2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b32:	f000 f8c7 	bl	8001cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <RTC_Alarm_IRQHandler+0x10>)
 8001b42:	f002 fb2f 	bl	80041a4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	200001dc 	.word	0x200001dc

08001b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b58:	4a14      	ldr	r2, [pc, #80]	; (8001bac <_sbrk+0x5c>)
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <_sbrk+0x60>)
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <_sbrk+0x64>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d102      	bne.n	8001b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <_sbrk+0x64>)
 8001b6e:	4a12      	ldr	r2, [pc, #72]	; (8001bb8 <_sbrk+0x68>)
 8001b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <_sbrk+0x64>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4413      	add	r3, r2
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d207      	bcs.n	8001b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b80:	f003 fafc 	bl	800517c <__errno>
 8001b84:	4603      	mov	r3, r0
 8001b86:	220c      	movs	r2, #12
 8001b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b8e:	e009      	b.n	8001ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <_sbrk+0x64>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <_sbrk+0x64>)
 8001ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20008000 	.word	0x20008000
 8001bb0:	00000400 	.word	0x00000400
 8001bb4:	200002ac 	.word	0x200002ac
 8001bb8:	200002c8 	.word	0x200002c8

08001bbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bbc:	480d      	ldr	r0, [pc, #52]	; (8001bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bbe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bc0:	f7fe fcb0 	bl	8000524 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bc6:	490d      	ldr	r1, [pc, #52]	; (8001bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <LoopForever+0xe>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bcc:	e002      	b.n	8001bd4 <LoopCopyDataInit>

08001bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd2:	3304      	adds	r3, #4

08001bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bd8:	d3f9      	bcc.n	8001bce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bdc:	4c0a      	ldr	r4, [pc, #40]	; (8001c08 <LoopForever+0x16>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be0:	e001      	b.n	8001be6 <LoopFillZerobss>

08001be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be4:	3204      	adds	r2, #4

08001be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001be8:	d3fb      	bcc.n	8001be2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001bea:	f003 facd 	bl	8005188 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bee:	f7ff faf3 	bl	80011d8 <main>

08001bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8001bf2:	e7fe      	b.n	8001bf2 <LoopForever>
  ldr   r0, =_estack
 8001bf4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bfc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001c00:	08005c80 	.word	0x08005c80
  ldr r2, =_sbss
 8001c04:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001c08:	200002c4 	.word	0x200002c4

08001c0c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC_IRQHandler>
	...

08001c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	f000 f93a 	bl	8001e94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001c20:	f001 fc0c 	bl	800343c <HAL_RCC_GetHCLKFreq>
 8001c24:	4603      	mov	r3, r0
 8001c26:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <HAL_Init+0x3c>)
 8001c28:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f000 f810 	bl	8001c50 <HAL_InitTick>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d002      	beq.n	8001c3c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	71fb      	strb	r3, [r7, #7]
 8001c3a:	e001      	b.n	8001c40 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c3c:	f7ff fede 	bl	80019fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c40:	79fb      	ldrb	r3, [r7, #7]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000000 	.word	0x20000000

08001c50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c5c:	4b17      	ldr	r3, [pc, #92]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d024      	beq.n	8001cae <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c64:	f001 fbea 	bl	800343c <HAL_RCC_GetHCLKFreq>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <HAL_InitTick+0x6c>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c74:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f000 f93c 	bl	8001efa <HAL_SYSTICK_Config>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10f      	bne.n	8001ca8 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b0f      	cmp	r3, #15
 8001c8c:	d809      	bhi.n	8001ca2 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c96:	f000 f908 	bl	8001eaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c9a:	4a09      	ldr	r2, [pc, #36]	; (8001cc0 <HAL_InitTick+0x70>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6013      	str	r3, [r2, #0]
 8001ca0:	e007      	b.n	8001cb2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e004      	b.n	8001cb2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
 8001cac:	e001      	b.n	8001cb2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	2000000c 	.word	0x2000000c
 8001cc0:	20000008 	.word	0x20000008

08001cc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_IncTick+0x1c>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <HAL_IncTick+0x20>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	4a03      	ldr	r2, [pc, #12]	; (8001ce4 <HAL_IncTick+0x20>)
 8001cd6:	6013      	str	r3, [r2, #0]
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	2000000c 	.word	0x2000000c
 8001ce4:	200002b0 	.word	0x200002b0

08001ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return uwTick;
 8001cec:	4b02      	ldr	r3, [pc, #8]	; (8001cf8 <HAL_GetTick+0x10>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr
 8001cf8:	200002b0 	.word	0x200002b0

08001cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2e:	4a04      	ldr	r2, [pc, #16]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	60d3      	str	r3, [r2, #12]
}
 8001d34:	bf00      	nop
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <__NVIC_GetPriorityGrouping+0x18>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	f003 0307 	and.w	r3, r3, #7
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	db0b      	blt.n	8001d8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	f003 021f 	and.w	r2, r3, #31
 8001d78:	4906      	ldr	r1, [pc, #24]	; (8001d94 <__NVIC_EnableIRQ+0x34>)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6039      	str	r1, [r7, #0]
 8001da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	db0a      	blt.n	8001dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	490c      	ldr	r1, [pc, #48]	; (8001de4 <__NVIC_SetPriority+0x4c>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc0:	e00a      	b.n	8001dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4908      	ldr	r1, [pc, #32]	; (8001de8 <__NVIC_SetPriority+0x50>)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	3b04      	subs	r3, #4
 8001dd0:	0112      	lsls	r2, r2, #4
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	761a      	strb	r2, [r3, #24]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000e100 	.word	0xe000e100
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	; 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f1c3 0307 	rsb	r3, r3, #7
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	bf28      	it	cs
 8001e0a:	2304      	movcs	r3, #4
 8001e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3304      	adds	r3, #4
 8001e12:	2b06      	cmp	r3, #6
 8001e14:	d902      	bls.n	8001e1c <NVIC_EncodePriority+0x30>
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3b03      	subs	r3, #3
 8001e1a:	e000      	b.n	8001e1e <NVIC_EncodePriority+0x32>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	401a      	ands	r2, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43d9      	mvns	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	4313      	orrs	r3, r2
         );
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	; 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e60:	d301      	bcc.n	8001e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e62:	2301      	movs	r3, #1
 8001e64:	e00f      	b.n	8001e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <SysTick_Config+0x40>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e6e:	210f      	movs	r1, #15
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e74:	f7ff ff90 	bl	8001d98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e78:	4b05      	ldr	r3, [pc, #20]	; (8001e90 <SysTick_Config+0x40>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <SysTick_Config+0x40>)
 8001e80:	2207      	movs	r2, #7
 8001e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	e000e010 	.word	0xe000e010

08001e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f7ff ff2d 	bl	8001cfc <__NVIC_SetPriorityGrouping>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
 8001eb6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb8:	f7ff ff44 	bl	8001d44 <__NVIC_GetPriorityGrouping>
 8001ebc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	68b9      	ldr	r1, [r7, #8]
 8001ec2:	6978      	ldr	r0, [r7, #20]
 8001ec4:	f7ff ff92 	bl	8001dec <NVIC_EncodePriority>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff61 	bl	8001d98 <__NVIC_SetPriority>
}
 8001ed6:	bf00      	nop
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff ff37 	bl	8001d60 <__NVIC_EnableIRQ>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffa4 	bl	8001e50 <SysTick_Config>
 8001f08:	4603      	mov	r3, r0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f22:	e140      	b.n	80021a6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	2101      	movs	r1, #1
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	4013      	ands	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 8132 	beq.w	80021a0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0303 	and.w	r3, r3, #3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d005      	beq.n	8001f54 <HAL_GPIO_Init+0x40>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d130      	bne.n	8001fb6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	2203      	movs	r2, #3
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	091b      	lsrs	r3, r3, #4
 8001fa0:	f003 0201 	and.w	r2, r3, #1
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	2b03      	cmp	r3, #3
 8001fc0:	d017      	beq.n	8001ff2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	2203      	movs	r2, #3
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d123      	bne.n	8002046 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	08da      	lsrs	r2, r3, #3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	3208      	adds	r2, #8
 8002006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800200a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	220f      	movs	r2, #15
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	4013      	ands	r3, r2
 8002020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	691a      	ldr	r2, [r3, #16]
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	6939      	ldr	r1, [r7, #16]
 8002042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	2203      	movs	r2, #3
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0203 	and.w	r2, r3, #3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 808c 	beq.w	80021a0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002088:	4a4e      	ldr	r2, [pc, #312]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	089b      	lsrs	r3, r3, #2
 800208e:	3302      	adds	r3, #2
 8002090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	2207      	movs	r2, #7
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020b2:	d00d      	beq.n	80020d0 <HAL_GPIO_Init+0x1bc>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	4a44      	ldr	r2, [pc, #272]	; (80021c8 <HAL_GPIO_Init+0x2b4>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d007      	beq.n	80020cc <HAL_GPIO_Init+0x1b8>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a43      	ldr	r2, [pc, #268]	; (80021cc <HAL_GPIO_Init+0x2b8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d101      	bne.n	80020c8 <HAL_GPIO_Init+0x1b4>
 80020c4:	2302      	movs	r3, #2
 80020c6:	e004      	b.n	80020d2 <HAL_GPIO_Init+0x1be>
 80020c8:	2307      	movs	r3, #7
 80020ca:	e002      	b.n	80020d2 <HAL_GPIO_Init+0x1be>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <HAL_GPIO_Init+0x1be>
 80020d0:	2300      	movs	r3, #0
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	f002 0203 	and.w	r2, r2, #3
 80020d8:	0092      	lsls	r2, r2, #2
 80020da:	4093      	lsls	r3, r2
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4313      	orrs	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020e2:	4938      	ldr	r1, [pc, #224]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	3302      	adds	r3, #2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020f0:	4b37      	ldr	r3, [pc, #220]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	43db      	mvns	r3, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	4313      	orrs	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002114:	4a2e      	ldr	r2, [pc, #184]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800211a:	4b2d      	ldr	r3, [pc, #180]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	43db      	mvns	r3, r3
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	4013      	ands	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800213e:	4a24      	ldr	r2, [pc, #144]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002144:	4b22      	ldr	r3, [pc, #136]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8002146:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800214a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	43db      	mvns	r3, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4013      	ands	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4313      	orrs	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800216a:	4a19      	ldr	r2, [pc, #100]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002172:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8002174:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002178:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	43db      	mvns	r3, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002198:	4a0d      	ldr	r2, [pc, #52]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f47f aeb7 	bne.w	8001f24 <HAL_GPIO_Init+0x10>
  }
}
 80021b6:	bf00      	nop
 80021b8:	bf00      	nop
 80021ba:	371c      	adds	r7, #28
 80021bc:	46bd      	mov	sp, r7
 80021be:	bc80      	pop	{r7}
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	40010000 	.word	0x40010000
 80021c8:	48000400 	.word	0x48000400
 80021cc:	48000800 	.word	0x48000800
 80021d0:	58000800 	.word	0x58000800

080021d4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b087      	sub	sp, #28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80021e2:	e0af      	b.n	8002344 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80021e4:	2201      	movs	r2, #1
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f000 80a2 	beq.w	800233e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80021fa:	4a59      	ldr	r2, [pc, #356]	; (8002360 <HAL_GPIO_DeInit+0x18c>)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	089b      	lsrs	r3, r3, #2
 8002200:	3302      	adds	r3, #2
 8002202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002206:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	2207      	movs	r2, #7
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	4013      	ands	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002222:	d00d      	beq.n	8002240 <HAL_GPIO_DeInit+0x6c>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a4f      	ldr	r2, [pc, #316]	; (8002364 <HAL_GPIO_DeInit+0x190>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d007      	beq.n	800223c <HAL_GPIO_DeInit+0x68>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a4e      	ldr	r2, [pc, #312]	; (8002368 <HAL_GPIO_DeInit+0x194>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d101      	bne.n	8002238 <HAL_GPIO_DeInit+0x64>
 8002234:	2302      	movs	r3, #2
 8002236:	e004      	b.n	8002242 <HAL_GPIO_DeInit+0x6e>
 8002238:	2307      	movs	r3, #7
 800223a:	e002      	b.n	8002242 <HAL_GPIO_DeInit+0x6e>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_GPIO_DeInit+0x6e>
 8002240:	2300      	movs	r3, #0
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	f002 0203 	and.w	r2, r2, #3
 8002248:	0092      	lsls	r2, r2, #2
 800224a:	4093      	lsls	r3, r2
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	429a      	cmp	r2, r3
 8002250:	d136      	bne.n	80022c0 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8002252:	4b46      	ldr	r3, [pc, #280]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002254:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	43db      	mvns	r3, r3
 800225c:	4943      	ldr	r1, [pc, #268]	; (800236c <HAL_GPIO_DeInit+0x198>)
 800225e:	4013      	ands	r3, r2
 8002260:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8002264:	4b41      	ldr	r3, [pc, #260]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002266:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	43db      	mvns	r3, r3
 800226e:	493f      	ldr	r1, [pc, #252]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002270:	4013      	ands	r3, r2
 8002272:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002276:	4b3d      	ldr	r3, [pc, #244]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	43db      	mvns	r3, r3
 800227e:	493b      	ldr	r1, [pc, #236]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002280:	4013      	ands	r3, r2
 8002282:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002284:	4b39      	ldr	r3, [pc, #228]	; (800236c <HAL_GPIO_DeInit+0x198>)
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	43db      	mvns	r3, r3
 800228c:	4937      	ldr	r1, [pc, #220]	; (800236c <HAL_GPIO_DeInit+0x198>)
 800228e:	4013      	ands	r3, r2
 8002290:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	2207      	movs	r2, #7
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80022a2:	4a2f      	ldr	r2, [pc, #188]	; (8002360 <HAL_GPIO_DeInit+0x18c>)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	089b      	lsrs	r3, r3, #2
 80022a8:	3302      	adds	r3, #2
 80022aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	43da      	mvns	r2, r3
 80022b2:	482b      	ldr	r0, [pc, #172]	; (8002360 <HAL_GPIO_DeInit+0x18c>)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	089b      	lsrs	r3, r3, #2
 80022b8:	400a      	ands	r2, r1
 80022ba:	3302      	adds	r3, #2
 80022bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2103      	movs	r1, #3
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	08da      	lsrs	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3208      	adds	r2, #8
 80022dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	220f      	movs	r2, #15
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43db      	mvns	r3, r3
 80022f0:	697a      	ldr	r2, [r7, #20]
 80022f2:	08d2      	lsrs	r2, r2, #3
 80022f4:	4019      	ands	r1, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3208      	adds	r2, #8
 80022fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2103      	movs	r1, #3
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	401a      	ands	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	2101      	movs	r1, #1
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	fa01 f303 	lsl.w	r3, r1, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	401a      	ands	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68da      	ldr	r2, [r3, #12]
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	2103      	movs	r1, #3
 8002332:	fa01 f303 	lsl.w	r3, r1, r3
 8002336:	43db      	mvns	r3, r3
 8002338:	401a      	ands	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	60da      	str	r2, [r3, #12]
    }

    position++;
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	3301      	adds	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
 800234c:	2b00      	cmp	r3, #0
 800234e:	f47f af49 	bne.w	80021e4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002352:	bf00      	nop
 8002354:	bf00      	nop
 8002356:	371c      	adds	r7, #28
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40010000 	.word	0x40010000
 8002364:	48000400 	.word	0x48000400
 8002368:	48000800 	.word	0x48000800
 800236c:	58000800 	.word	0x58000800

08002370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	807b      	strh	r3, [r7, #2]
 800237c:	4613      	mov	r3, r2
 800237e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002380:	787b      	ldrb	r3, [r7, #1]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002386:	887a      	ldrh	r2, [r7, #2]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800238c:	e002      	b.n	8002394 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr
	...

080023a0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023a4:	4b04      	ldr	r3, [pc, #16]	; (80023b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a03      	ldr	r2, [pc, #12]	; (80023b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80023aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ae:	6013      	str	r3, [r2, #0]
}
 80023b0:	bf00      	nop
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	58000400 	.word	0x58000400

080023bc <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80023c0:	4b04      	ldr	r3, [pc, #16]	; (80023d4 <LL_PWR_EnableBootC2+0x18>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4a03      	ldr	r2, [pc, #12]	; (80023d4 <LL_PWR_EnableBootC2+0x18>)
 80023c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ca:	60d3      	str	r3, [r2, #12]
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	58000400 	.word	0x58000400

080023d8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80023dc:	4b03      	ldr	r3, [pc, #12]	; (80023ec <HAL_PWREx_GetVoltageRange+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr
 80023ec:	58000400 	.word	0x58000400

080023f0 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 80023f8:	f7ff ffe0 	bl	80023bc <LL_PWR_EnableBootC2>
}
 80023fc:	bf00      	nop
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <LL_PWR_IsEnabledBkUpAccess>:
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002414:	d101      	bne.n	800241a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	58000400 	.word	0x58000400

08002428 <LL_RCC_HSE_EnableTcxo>:
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800242c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800243a:	6013      	str	r3, [r2, #0]
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <LL_RCC_HSE_DisableTcxo>:
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002452:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002456:	6013      	str	r3, [r2, #0]
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002464:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800246e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002472:	d101      	bne.n	8002478 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr

08002482 <LL_RCC_HSE_Enable>:
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002494:	6013      	str	r3, [r2, #0]
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <LL_RCC_HSE_Disable>:
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80024a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024b0:	6013      	str	r3, [r2, #0]
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <LL_RCC_HSE_IsReady>:
{
 80024ba:	b480      	push	{r7}
 80024bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80024be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80024cc:	d101      	bne.n	80024d2 <LL_RCC_HSE_IsReady+0x18>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <LL_RCC_HSE_IsReady+0x1a>
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bc80      	pop	{r7}
 80024da:	4770      	bx	lr

080024dc <LL_RCC_HSI_Enable>:
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80024e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ee:	6013      	str	r3, [r2, #0]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <LL_RCC_HSI_Disable>:
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80024fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002506:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800250a:	6013      	str	r3, [r2, #0]
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <LL_RCC_HSI_IsReady>:
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002526:	d101      	bne.n	800252c <LL_RCC_HSI_IsReady+0x18>
 8002528:	2301      	movs	r3, #1
 800252a:	e000      	b.n	800252e <LL_RCC_HSI_IsReady+0x1a>
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr

08002536 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002536:	b480      	push	{r7}
 8002538:	b083      	sub	sp, #12
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800253e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	061b      	lsls	r3, r3, #24
 800254c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	bc80      	pop	{r7}
 800255c:	4770      	bx	lr

0800255e <LL_RCC_LSE_IsReady>:
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b02      	cmp	r3, #2
 8002570:	d101      	bne.n	8002576 <LL_RCC_LSE_IsReady+0x18>
 8002572:	2301      	movs	r3, #1
 8002574:	e000      	b.n	8002578 <LL_RCC_LSE_IsReady+0x1a>
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <LL_RCC_LSI_Enable>:
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002588:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800258c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <LL_RCC_LSI_Disable>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80025a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025b0:	f023 0301 	bic.w	r3, r3, #1
 80025b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <LL_RCC_LSI_IsReady>:
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80025c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d101      	bne.n	80025d8 <LL_RCC_LSI_IsReady+0x18>
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <LL_RCC_LSI_IsReady+0x1a>
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr

080025e2 <LL_RCC_MSI_Enable>:
{
 80025e2:	b480      	push	{r7}
 80025e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80025e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	6013      	str	r3, [r2, #0]
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr

080025fe <LL_RCC_MSI_Disable>:
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002602:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800260c:	f023 0301 	bic.w	r3, r3, #1
 8002610:	6013      	str	r3, [r2, #0]
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr

0800261a <LL_RCC_MSI_IsReady>:
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800261e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b02      	cmp	r3, #2
 800262a:	d101      	bne.n	8002630 <LL_RCC_MSI_IsReady+0x16>
 800262c:	2301      	movs	r3, #1
 800262e:	e000      	b.n	8002632 <LL_RCC_MSI_IsReady+0x18>
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	bc80      	pop	{r7}
 8002638:	4770      	bx	lr

0800263a <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800263a:	b480      	push	{r7}
 800263c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800263e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0308 	and.w	r3, r3, #8
 8002648:	2b08      	cmp	r3, #8
 800264a:	d101      	bne.n	8002650 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800264c:	2301      	movs	r3, #1
 800264e:	e000      	b.n	8002652 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002650:	2300      	movs	r3, #0
}
 8002652:	4618      	mov	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr

0800265a <LL_RCC_MSI_GetRange>:
{
 800265a:	b480      	push	{r7}
 800265c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800265e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002668:	4618      	mov	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002678:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800267c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8002680:	4618      	mov	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr

08002688 <LL_RCC_MSI_SetCalibTrimming>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002690:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	021b      	lsls	r3, r3, #8
 800269e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <LL_RCC_SetSysClkSource>:
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80026b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f023 0203 	bic.w	r2, r3, #3
 80026c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	608b      	str	r3, [r1, #8]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr

080026d6 <LL_RCC_GetSysClkSource>:
{
 80026d6:	b480      	push	{r7}
 80026d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80026da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 030c 	and.w	r3, r3, #12
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr

080026ec <LL_RCC_SetAHBPrescaler>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80026f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4313      	orrs	r3, r2
 8002706:	608b      	str	r3, [r1, #8]
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <LL_C2_RCC_SetAHBPrescaler>:
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800271a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800271e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002722:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002726:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4313      	orrs	r3, r2
 800272e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <LL_RCC_SetAHB3Prescaler>:
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002748:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800274c:	f023 020f 	bic.w	r2, r3, #15
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	091b      	lsrs	r3, r3, #4
 8002754:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002758:	4313      	orrs	r3, r2
 800275a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <LL_RCC_SetAPB1Prescaler>:
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800277a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4313      	orrs	r3, r2
 8002782:	608b      	str	r3, [r1, #8]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <LL_RCC_SetAPB2Prescaler>:
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002796:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	608b      	str	r3, [r1, #8]
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <LL_RCC_GetAHBPrescaler>:
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80027b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <LL_RCC_GetAHB3Prescaler>:
{
 80027ca:	b480      	push	{r7}
 80027cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80027ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027d2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr

080027e4 <LL_RCC_GetAPB1Prescaler>:
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80027e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <LL_RCC_GetAPB2Prescaler>:
{
 80027fa:	b480      	push	{r7}
 80027fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80027fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002808:	4618      	mov	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002814:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800281e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002822:	6013      	str	r3, [r2, #0]
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002830:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800283a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800283e:	6013      	str	r3, [r2, #0]
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800284c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002856:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800285a:	d101      	bne.n	8002860 <LL_RCC_PLL_IsReady+0x18>
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <LL_RCC_PLL_IsReady+0x1a>
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800286a:	b480      	push	{r7}
 800286c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800286e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	0a1b      	lsrs	r3, r3, #8
 8002876:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800287a:	4618      	mov	r0, r3
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr

08002882 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002886:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800289c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80028b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	f003 0303 	and.w	r3, r3, #3
}
 80028bc:	4618      	mov	r0, r3
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028d6:	d101      	bne.n	80028dc <LL_RCC_IsActiveFlag_HPRE+0x18>
 80028d8:	2301      	movs	r3, #1
 80028da:	e000      	b.n	80028de <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr

080028e6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80028ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ee:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80028f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80028fa:	d101      	bne.n	8002900 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr

0800290a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800290e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002912:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800291a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800291e:	d101      	bne.n	8002924 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002920:	2301      	movs	r3, #1
 8002922:	e000      	b.n	8002926 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr

0800292e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800292e:	b480      	push	{r7}
 8002930:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002940:	d101      	bne.n	8002946 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002942:	2301      	movs	r3, #1
 8002944:	e000      	b.n	8002948 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	bc80      	pop	{r7}
 800294e:	4770      	bx	lr

08002950 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002954:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800295e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002962:	d101      	bne.n	8002968 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
	...

08002974 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e36f      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002986:	f7ff fea6 	bl	80026d6 <LL_RCC_GetSysClkSource>
 800298a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800298c:	f7ff ff8f 	bl	80028ae <LL_RCC_PLL_GetMainSource>
 8002990:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0320 	and.w	r3, r3, #32
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 80c4 	beq.w	8002b28 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_RCC_OscConfig+0x3e>
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	2b0c      	cmp	r3, #12
 80029aa:	d176      	bne.n	8002a9a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d173      	bne.n	8002a9a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e353      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0308 	and.w	r3, r3, #8
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <HAL_RCC_OscConfig+0x68>
 80029d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029da:	e006      	b.n	80029ea <HAL_RCC_OscConfig+0x76>
 80029dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029e4:	091b      	lsrs	r3, r3, #4
 80029e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d222      	bcs.n	8002a34 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 fd5a 	bl	80034ac <RCC_SetFlashLatencyFromMSIRange>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e331      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a0c:	f043 0308 	orr.w	r3, r3, #8
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a20:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a24:	4313      	orrs	r3, r2
 8002a26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fe2b 	bl	8002688 <LL_RCC_MSI_SetCalibTrimming>
 8002a32:	e021      	b.n	8002a78 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a3e:	f043 0308 	orr.w	r3, r3, #8
 8002a42:	6013      	str	r3, [r2, #0]
 8002a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7ff fe12 	bl	8002688 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 fd1f 	bl	80034ac <RCC_SetFlashLatencyFromMSIRange>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e2f6      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002a78:	f000 fce0 	bl	800343c <HAL_RCC_GetHCLKFreq>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	4aa7      	ldr	r2, [pc, #668]	; (8002d1c <HAL_RCC_OscConfig+0x3a8>)
 8002a80:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002a82:	4ba7      	ldr	r3, [pc, #668]	; (8002d20 <HAL_RCC_OscConfig+0x3ac>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff f8e2 	bl	8001c50 <HAL_InitTick>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d047      	beq.n	8002b26 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002a96:	7cfb      	ldrb	r3, [r7, #19]
 8002a98:	e2e5      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d02c      	beq.n	8002afc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002aa2:	f7ff fd9e 	bl	80025e2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002aa6:	f7ff f91f 	bl	8001ce8 <HAL_GetTick>
 8002aaa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aae:	f7ff f91b 	bl	8001ce8 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e2d2      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002ac0:	f7ff fdab 	bl	800261a <LL_RCC_MSI_IsReady>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d0f1      	beq.n	8002aae <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ad4:	f043 0308 	orr.w	r3, r3, #8
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002aec:	4313      	orrs	r3, r2
 8002aee:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fdc7 	bl	8002688 <LL_RCC_MSI_SetCalibTrimming>
 8002afa:	e015      	b.n	8002b28 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002afc:	f7ff fd7f 	bl	80025fe <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b00:	f7ff f8f2 	bl	8001ce8 <HAL_GetTick>
 8002b04:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b08:	f7ff f8ee 	bl	8001ce8 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e2a5      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002b1a:	f7ff fd7e 	bl	800261a <LL_RCC_MSI_IsReady>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d1f1      	bne.n	8002b08 <HAL_RCC_OscConfig+0x194>
 8002b24:	e000      	b.n	8002b28 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002b26:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d058      	beq.n	8002be6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	2b08      	cmp	r3, #8
 8002b38:	d005      	beq.n	8002b46 <HAL_RCC_OscConfig+0x1d2>
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	2b0c      	cmp	r3, #12
 8002b3e:	d108      	bne.n	8002b52 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d105      	bne.n	8002b52 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d14b      	bne.n	8002be6 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e289      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002b52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b64:	4313      	orrs	r3, r2
 8002b66:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b70:	d102      	bne.n	8002b78 <HAL_RCC_OscConfig+0x204>
 8002b72:	f7ff fc86 	bl	8002482 <LL_RCC_HSE_Enable>
 8002b76:	e00d      	b.n	8002b94 <HAL_RCC_OscConfig+0x220>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002b80:	d104      	bne.n	8002b8c <HAL_RCC_OscConfig+0x218>
 8002b82:	f7ff fc51 	bl	8002428 <LL_RCC_HSE_EnableTcxo>
 8002b86:	f7ff fc7c 	bl	8002482 <LL_RCC_HSE_Enable>
 8002b8a:	e003      	b.n	8002b94 <HAL_RCC_OscConfig+0x220>
 8002b8c:	f7ff fc87 	bl	800249e <LL_RCC_HSE_Disable>
 8002b90:	f7ff fc58 	bl	8002444 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d012      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f8a4 	bl	8001ce8 <HAL_GetTick>
 8002ba0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba4:	f7ff f8a0 	bl	8001ce8 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b64      	cmp	r3, #100	; 0x64
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e257      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002bb6:	f7ff fc80 	bl	80024ba <LL_RCC_HSE_IsReady>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0f1      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x230>
 8002bc0:	e011      	b.n	8002be6 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7ff f891 	bl	8001ce8 <HAL_GetTick>
 8002bc6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bca:	f7ff f88d 	bl	8001ce8 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b64      	cmp	r3, #100	; 0x64
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e244      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002bdc:	f7ff fc6d 	bl	80024ba <LL_RCC_HSE_IsReady>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f1      	bne.n	8002bca <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d046      	beq.n	8002c80 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	2b04      	cmp	r3, #4
 8002bf6:	d005      	beq.n	8002c04 <HAL_RCC_OscConfig+0x290>
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	2b0c      	cmp	r3, #12
 8002bfc:	d10e      	bne.n	8002c1c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d10b      	bne.n	8002c1c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e22a      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff fc8e 	bl	8002536 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002c1a:	e031      	b.n	8002c80 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d019      	beq.n	8002c58 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c24:	f7ff fc5a 	bl	80024dc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c28:	f7ff f85e 	bl	8001ce8 <HAL_GetTick>
 8002c2c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c30:	f7ff f85a 	bl	8001ce8 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e211      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002c42:	f7ff fc67 	bl	8002514 <LL_RCC_HSI_IsReady>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d0f1      	beq.n	8002c30 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	695b      	ldr	r3, [r3, #20]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fc70 	bl	8002536 <LL_RCC_HSI_SetCalibTrimming>
 8002c56:	e013      	b.n	8002c80 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c58:	f7ff fc4e 	bl	80024f8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5c:	f7ff f844 	bl	8001ce8 <HAL_GetTick>
 8002c60:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c64:	f7ff f840 	bl	8001ce8 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e1f7      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002c76:	f7ff fc4d 	bl	8002514 <LL_RCC_HSI_IsReady>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1f1      	bne.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0308 	and.w	r3, r3, #8
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d06e      	beq.n	8002d6a <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d056      	beq.n	8002d42 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002c94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c9c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69da      	ldr	r2, [r3, #28]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d031      	beq.n	8002d10 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d006      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e1d0      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d013      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002cce:	f7ff fc67 	bl	80025a0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cd2:	f7ff f809 	bl	8001ce8 <HAL_GetTick>
 8002cd6:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cda:	f7ff f805 	bl	8001ce8 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b11      	cmp	r3, #17
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e1bc      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002cec:	f7ff fc68 	bl	80025c0 <LL_RCC_LSI_IsReady>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d1f1      	bne.n	8002cda <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cfe:	f023 0210 	bic.w	r2, r3, #16
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d10:	f7ff fc36 	bl	8002580 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d14:	f7fe ffe8 	bl	8001ce8 <HAL_GetTick>
 8002d18:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002d1a:	e00c      	b.n	8002d36 <HAL_RCC_OscConfig+0x3c2>
 8002d1c:	20000000 	.word	0x20000000
 8002d20:	20000008 	.word	0x20000008
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d24:	f7fe ffe0 	bl	8001ce8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b11      	cmp	r3, #17
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e197      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002d36:	f7ff fc43 	bl	80025c0 <LL_RCC_LSI_IsReady>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0f1      	beq.n	8002d24 <HAL_RCC_OscConfig+0x3b0>
 8002d40:	e013      	b.n	8002d6a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d42:	f7ff fc2d 	bl	80025a0 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d46:	f7fe ffcf 	bl	8001ce8 <HAL_GetTick>
 8002d4a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d4e:	f7fe ffcb 	bl	8001ce8 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b11      	cmp	r3, #17
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e182      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002d60:	f7ff fc2e 	bl	80025c0 <LL_RCC_LSI_IsReady>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f1      	bne.n	8002d4e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0304 	and.w	r3, r3, #4
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 80d8 	beq.w	8002f28 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002d78:	f7ff fb44 	bl	8002404 <LL_PWR_IsEnabledBkUpAccess>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d113      	bne.n	8002daa <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002d82:	f7ff fb0d 	bl	80023a0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d86:	f7fe ffaf 	bl	8001ce8 <HAL_GetTick>
 8002d8a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d8e:	f7fe ffab 	bl	8001ce8 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e162      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002da0:	f7ff fb30 	bl	8002404 <LL_PWR_IsEnabledBkUpAccess>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d0f1      	beq.n	8002d8e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d07b      	beq.n	8002eaa <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	2b85      	cmp	r3, #133	; 0x85
 8002db8:	d003      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	2b05      	cmp	r3, #5
 8002dc0:	d109      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002dc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dce:	f043 0304 	orr.w	r3, r3, #4
 8002dd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd6:	f7fe ff87 	bl	8001ce8 <HAL_GetTick>
 8002dda:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002df0:	e00a      	b.n	8002e08 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df2:	f7fe ff79 	bl	8001ce8 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e12e      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002e08:	f7ff fba9 	bl	800255e <LL_RCC_LSE_IsReady>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0ef      	beq.n	8002df2 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	2b81      	cmp	r3, #129	; 0x81
 8002e18:	d003      	beq.n	8002e22 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	2b85      	cmp	r3, #133	; 0x85
 8002e20:	d121      	bne.n	8002e66 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e22:	f7fe ff61 	bl	8001ce8 <HAL_GetTick>
 8002e26:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002e3c:	e00a      	b.n	8002e54 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe ff53 	bl	8001ce8 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e108      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002e54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0ec      	beq.n	8002e3e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002e64:	e060      	b.n	8002f28 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e66:	f7fe ff3f 	bl	8001ce8 <HAL_GetTick>
 8002e6a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e74:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe ff31 	bl	8001ce8 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e0e6      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1ec      	bne.n	8002e82 <HAL_RCC_OscConfig+0x50e>
 8002ea8:	e03e      	b.n	8002f28 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eaa:	f7fe ff1d 	bl	8001ce8 <HAL_GetTick>
 8002eae:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ebc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ec0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002ec4:	e00a      	b.n	8002edc <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe ff0f 	bl	8001ce8 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e0c4      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1ec      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eec:	f7fe fefc 	bl	8001ce8 <HAL_GetTick>
 8002ef0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002efe:	f023 0301 	bic.w	r3, r3, #1
 8002f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002f06:	e00a      	b.n	8002f1e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f08:	f7fe feee 	bl	8001ce8 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e0a3      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002f1e:	f7ff fb1e 	bl	800255e <LL_RCC_LSE_IsReady>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1ef      	bne.n	8002f08 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 8099 	beq.w	8003064 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	2b0c      	cmp	r3, #12
 8002f36:	d06c      	beq.n	8003012 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d14b      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f40:	f7ff fc74 	bl	800282c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fed0 	bl	8001ce8 <HAL_GetTick>
 8002f48:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7fe fecc 	bl	8001ce8 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b0a      	cmp	r3, #10
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e083      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002f5e:	f7ff fc73 	bl	8002848 <LL_RCC_PLL_IsReady>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1f1      	bne.n	8002f4c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	4b40      	ldr	r3, [pc, #256]	; (8003070 <HAL_RCC_OscConfig+0x6fc>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f7a:	4311      	orrs	r1, r2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f80:	0212      	lsls	r2, r2, #8
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f88:	4311      	orrs	r1, r2
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f8e:	4311      	orrs	r1, r2
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002f94:	430a      	orrs	r2, r1
 8002f96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f9e:	f7ff fc37 	bl	8002810 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb2:	f7fe fe99 	bl	8001ce8 <HAL_GetTick>
 8002fb6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fba:	f7fe fe95 	bl	8001ce8 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b0a      	cmp	r3, #10
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e04c      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002fcc:	f7ff fc3c 	bl	8002848 <LL_RCC_PLL_IsReady>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0f1      	beq.n	8002fba <HAL_RCC_OscConfig+0x646>
 8002fd6:	e045      	b.n	8003064 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd8:	f7ff fc28 	bl	800282c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fdc:	f7fe fe84 	bl	8001ce8 <HAL_GetTick>
 8002fe0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe4:	f7fe fe80 	bl	8001ce8 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b0a      	cmp	r3, #10
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e037      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002ff6:	f7ff fc27 	bl	8002848 <LL_RCC_PLL_IsReady>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f1      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003000:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800300a:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <HAL_RCC_OscConfig+0x700>)
 800300c:	4013      	ands	r3, r2
 800300e:	60cb      	str	r3, [r1, #12]
 8003010:	e028      	b.n	8003064 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e023      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800301e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	f003 0203 	and.w	r2, r3, #3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003030:	429a      	cmp	r2, r3
 8003032:	d115      	bne.n	8003060 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800303e:	429a      	cmp	r2, r3
 8003040:	d10e      	bne.n	8003060 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	429a      	cmp	r2, r3
 8003050:	d106      	bne.n	8003060 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305c:	429a      	cmp	r2, r3
 800305e:	d001      	beq.n	8003064 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e000      	b.n	8003066 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3720      	adds	r7, #32
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	11c1808c 	.word	0x11c1808c
 8003074:	eefefffc 	.word	0xeefefffc

08003078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e12c      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800308c:	4b98      	ldr	r3, [pc, #608]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d91b      	bls.n	80030d2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309a:	4b95      	ldr	r3, [pc, #596]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 0207 	bic.w	r2, r3, #7
 80030a2:	4993      	ldr	r1, [pc, #588]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030aa:	f7fe fe1d 	bl	8001ce8 <HAL_GetTick>
 80030ae:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b0:	e008      	b.n	80030c4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80030b2:	f7fe fe19 	bl	8001ce8 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d901      	bls.n	80030c4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e110      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c4:	4b8a      	ldr	r3, [pc, #552]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0307 	and.w	r3, r3, #7
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d1ef      	bne.n	80030b2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d016      	beq.n	800310c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff fb02 	bl	80026ec <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80030e8:	f7fe fdfe 	bl	8001ce8 <HAL_GetTick>
 80030ec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80030f0:	f7fe fdfa 	bl	8001ce8 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e0f1      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003102:	f7ff fbdf 	bl	80028c4 <LL_RCC_IsActiveFlag_HPRE>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0f1      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0320 	and.w	r3, r3, #32
 8003114:	2b00      	cmp	r3, #0
 8003116:	d016      	beq.n	8003146 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff faf8 	bl	8002712 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003122:	f7fe fde1 	bl	8001ce8 <HAL_GetTick>
 8003126:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003128:	e008      	b.n	800313c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800312a:	f7fe fddd 	bl	8001ce8 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d901      	bls.n	800313c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e0d4      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800313c:	f7ff fbd3 	bl	80028e6 <LL_RCC_IsActiveFlag_C2HPRE>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f1      	beq.n	800312a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d016      	beq.n	8003180 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff faf0 	bl	800273c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800315c:	f7fe fdc4 	bl	8001ce8 <HAL_GetTick>
 8003160:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003162:	e008      	b.n	8003176 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003164:	f7fe fdc0 	bl	8001ce8 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e0b7      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003176:	f7ff fbc8 	bl	800290a <LL_RCC_IsActiveFlag_SHDHPRE>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0f1      	beq.n	8003164 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d016      	beq.n	80031ba <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff fae9 	bl	8002768 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003196:	f7fe fda7 	bl	8001ce8 <HAL_GetTick>
 800319a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800319c:	e008      	b.n	80031b0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800319e:	f7fe fda3 	bl	8001ce8 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e09a      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80031b0:	f7ff fbbd 	bl	800292e <LL_RCC_IsActiveFlag_PPRE1>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0f1      	beq.n	800319e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d017      	beq.n	80031f6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff fade 	bl	800278e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80031d2:	f7fe fd89 	bl	8001ce8 <HAL_GetTick>
 80031d6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80031d8:	e008      	b.n	80031ec <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80031da:	f7fe fd85 	bl	8001ce8 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e07c      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80031ec:	f7ff fbb0 	bl	8002950 <LL_RCC_IsActiveFlag_PPRE2>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d0f1      	beq.n	80031da <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d043      	beq.n	800328a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d106      	bne.n	8003218 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800320a:	f7ff f956 	bl	80024ba <LL_RCC_HSE_IsReady>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d11e      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e066      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b03      	cmp	r3, #3
 800321e:	d106      	bne.n	800322e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003220:	f7ff fb12 	bl	8002848 <LL_RCC_PLL_IsReady>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d113      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e05b      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003236:	f7ff f9f0 	bl	800261a <LL_RCC_MSI_IsReady>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d108      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e050      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003244:	f7ff f966 	bl	8002514 <LL_RCC_HSI_IsReady>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e049      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fa2a 	bl	80026b0 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800325c:	f7fe fd44 	bl	8001ce8 <HAL_GetTick>
 8003260:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003262:	e00a      	b.n	800327a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003264:	f7fe fd40 	bl	8001ce8 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003272:	4293      	cmp	r3, r2
 8003274:	d901      	bls.n	800327a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e035      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327a:	f7ff fa2c 	bl	80026d6 <LL_RCC_GetSysClkSource>
 800327e:	4602      	mov	r2, r0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	429a      	cmp	r2, r3
 8003288:	d1ec      	bne.n	8003264 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800328a:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	683a      	ldr	r2, [r7, #0]
 8003294:	429a      	cmp	r2, r3
 8003296:	d21b      	bcs.n	80032d0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003298:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f023 0207 	bic.w	r2, r3, #7
 80032a0:	4913      	ldr	r1, [pc, #76]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a8:	f7fe fd1e 	bl	8001ce8 <HAL_GetTick>
 80032ac:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80032b0:	f7fe fd1a 	bl	8001ce8 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e011      	b.n	80032e6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c2:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_ClockConfig+0x278>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d1ef      	bne.n	80032b0 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80032d0:	f000 f8b4 	bl	800343c <HAL_RCC_GetHCLKFreq>
 80032d4:	4603      	mov	r3, r0
 80032d6:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <HAL_RCC_ClockConfig+0x27c>)
 80032d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80032da:	4b07      	ldr	r3, [pc, #28]	; (80032f8 <HAL_RCC_ClockConfig+0x280>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe fcb6 	bl	8001c50 <HAL_InitTick>
 80032e4:	4603      	mov	r3, r0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	58004000 	.word	0x58004000
 80032f4:	20000000 	.word	0x20000000
 80032f8:	20000008 	.word	0x20000008

080032fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032fc:	b590      	push	{r4, r7, lr}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003302:	2300      	movs	r3, #0
 8003304:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003306:	2300      	movs	r3, #0
 8003308:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800330a:	f7ff f9e4 	bl	80026d6 <LL_RCC_GetSysClkSource>
 800330e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003310:	f7ff facd 	bl	80028ae <LL_RCC_PLL_GetMainSource>
 8003314:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d005      	beq.n	8003328 <HAL_RCC_GetSysClockFreq+0x2c>
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	2b0c      	cmp	r3, #12
 8003320:	d139      	bne.n	8003396 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d136      	bne.n	8003396 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003328:	f7ff f987 	bl	800263a <LL_RCC_MSI_IsEnabledRangeSelect>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d115      	bne.n	800335e <HAL_RCC_GetSysClockFreq+0x62>
 8003332:	f7ff f982 	bl	800263a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003336:	4603      	mov	r3, r0
 8003338:	2b01      	cmp	r3, #1
 800333a:	d106      	bne.n	800334a <HAL_RCC_GetSysClockFreq+0x4e>
 800333c:	f7ff f98d 	bl	800265a <LL_RCC_MSI_GetRange>
 8003340:	4603      	mov	r3, r0
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	e005      	b.n	8003356 <HAL_RCC_GetSysClockFreq+0x5a>
 800334a:	f7ff f991 	bl	8002670 <LL_RCC_MSI_GetRangeAfterStandby>
 800334e:	4603      	mov	r3, r0
 8003350:	0a1b      	lsrs	r3, r3, #8
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	4a36      	ldr	r2, [pc, #216]	; (8003430 <HAL_RCC_GetSysClockFreq+0x134>)
 8003358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335c:	e014      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x8c>
 800335e:	f7ff f96c 	bl	800263a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003362:	4603      	mov	r3, r0
 8003364:	2b01      	cmp	r3, #1
 8003366:	d106      	bne.n	8003376 <HAL_RCC_GetSysClockFreq+0x7a>
 8003368:	f7ff f977 	bl	800265a <LL_RCC_MSI_GetRange>
 800336c:	4603      	mov	r3, r0
 800336e:	091b      	lsrs	r3, r3, #4
 8003370:	f003 030f 	and.w	r3, r3, #15
 8003374:	e005      	b.n	8003382 <HAL_RCC_GetSysClockFreq+0x86>
 8003376:	f7ff f97b 	bl	8002670 <LL_RCC_MSI_GetRangeAfterStandby>
 800337a:	4603      	mov	r3, r0
 800337c:	091b      	lsrs	r3, r3, #4
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	4a2b      	ldr	r2, [pc, #172]	; (8003430 <HAL_RCC_GetSysClockFreq+0x134>)
 8003384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003388:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d115      	bne.n	80033bc <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003394:	e012      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b04      	cmp	r3, #4
 800339a:	d102      	bne.n	80033a2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800339c:	4b25      	ldr	r3, [pc, #148]	; (8003434 <HAL_RCC_GetSysClockFreq+0x138>)
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	e00c      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d109      	bne.n	80033bc <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80033a8:	f7ff f85a 	bl	8002460 <LL_RCC_HSE_IsEnabledDiv2>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d102      	bne.n	80033b8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80033b2:	4b20      	ldr	r3, [pc, #128]	; (8003434 <HAL_RCC_GetSysClockFreq+0x138>)
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	e001      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80033b8:	4b1f      	ldr	r3, [pc, #124]	; (8003438 <HAL_RCC_GetSysClockFreq+0x13c>)
 80033ba:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033bc:	f7ff f98b 	bl	80026d6 <LL_RCC_GetSysClkSource>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b0c      	cmp	r3, #12
 80033c4:	d12f      	bne.n	8003426 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80033c6:	f7ff fa72 	bl	80028ae <LL_RCC_PLL_GetMainSource>
 80033ca:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d003      	beq.n	80033da <HAL_RCC_GetSysClockFreq+0xde>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b03      	cmp	r3, #3
 80033d6:	d003      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0xe4>
 80033d8:	e00d      	b.n	80033f6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80033da:	4b16      	ldr	r3, [pc, #88]	; (8003434 <HAL_RCC_GetSysClockFreq+0x138>)
 80033dc:	60fb      	str	r3, [r7, #12]
        break;
 80033de:	e00d      	b.n	80033fc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80033e0:	f7ff f83e 	bl	8002460 <LL_RCC_HSE_IsEnabledDiv2>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d102      	bne.n	80033f0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80033ea:	4b12      	ldr	r3, [pc, #72]	; (8003434 <HAL_RCC_GetSysClockFreq+0x138>)
 80033ec:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80033ee:	e005      	b.n	80033fc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80033f0:	4b11      	ldr	r3, [pc, #68]	; (8003438 <HAL_RCC_GetSysClockFreq+0x13c>)
 80033f2:	60fb      	str	r3, [r7, #12]
        break;
 80033f4:	e002      	b.n	80033fc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	60fb      	str	r3, [r7, #12]
        break;
 80033fa:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80033fc:	f7ff fa35 	bl	800286a <LL_RCC_PLL_GetN>
 8003400:	4602      	mov	r2, r0
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	fb03 f402 	mul.w	r4, r3, r2
 8003408:	f7ff fa46 	bl	8002898 <LL_RCC_PLL_GetDivider>
 800340c:	4603      	mov	r3, r0
 800340e:	091b      	lsrs	r3, r3, #4
 8003410:	3301      	adds	r3, #1
 8003412:	fbb4 f4f3 	udiv	r4, r4, r3
 8003416:	f7ff fa34 	bl	8002882 <LL_RCC_PLL_GetR>
 800341a:	4603      	mov	r3, r0
 800341c:	0f5b      	lsrs	r3, r3, #29
 800341e:	3301      	adds	r3, #1
 8003420:	fbb4 f3f3 	udiv	r3, r4, r3
 8003424:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003426:	697b      	ldr	r3, [r7, #20]
}
 8003428:	4618      	mov	r0, r3
 800342a:	371c      	adds	r7, #28
 800342c:	46bd      	mov	sp, r7
 800342e:	bd90      	pop	{r4, r7, pc}
 8003430:	08005bd4 	.word	0x08005bd4
 8003434:	00f42400 	.word	0x00f42400
 8003438:	01e84800 	.word	0x01e84800

0800343c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800343c:	b598      	push	{r3, r4, r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003440:	f7ff ff5c 	bl	80032fc <HAL_RCC_GetSysClockFreq>
 8003444:	4604      	mov	r4, r0
 8003446:	f7ff f9b5 	bl	80027b4 <LL_RCC_GetAHBPrescaler>
 800344a:	4603      	mov	r3, r0
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	4a03      	ldr	r2, [pc, #12]	; (8003460 <HAL_RCC_GetHCLKFreq+0x24>)
 8003454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003458:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800345c:	4618      	mov	r0, r3
 800345e:	bd98      	pop	{r3, r4, r7, pc}
 8003460:	08005b74 	.word	0x08005b74

08003464 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003464:	b598      	push	{r3, r4, r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003468:	f7ff ffe8 	bl	800343c <HAL_RCC_GetHCLKFreq>
 800346c:	4604      	mov	r4, r0
 800346e:	f7ff f9b9 	bl	80027e4 <LL_RCC_GetAPB1Prescaler>
 8003472:	4603      	mov	r3, r0
 8003474:	0a1b      	lsrs	r3, r3, #8
 8003476:	4a03      	ldr	r2, [pc, #12]	; (8003484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800347c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003480:	4618      	mov	r0, r3
 8003482:	bd98      	pop	{r3, r4, r7, pc}
 8003484:	08005bb4 	.word	0x08005bb4

08003488 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003488:	b598      	push	{r3, r4, r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800348c:	f7ff ffd6 	bl	800343c <HAL_RCC_GetHCLKFreq>
 8003490:	4604      	mov	r4, r0
 8003492:	f7ff f9b2 	bl	80027fa <LL_RCC_GetAPB2Prescaler>
 8003496:	4603      	mov	r3, r0
 8003498:	0adb      	lsrs	r3, r3, #11
 800349a:	4a03      	ldr	r2, [pc, #12]	; (80034a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800349c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	bd98      	pop	{r3, r4, r7, pc}
 80034a8:	08005bb4 	.word	0x08005bb4

080034ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	4a10      	ldr	r2, [pc, #64]	; (8003500 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80034be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c2:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80034c4:	f7ff f981 	bl	80027ca <LL_RCC_GetAHB3Prescaler>
 80034c8:	4603      	mov	r3, r0
 80034ca:	091b      	lsrs	r3, r3, #4
 80034cc:	f003 030f 	and.w	r3, r3, #15
 80034d0:	4a0c      	ldr	r2, [pc, #48]	; (8003504 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80034d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4a09      	ldr	r2, [pc, #36]	; (8003508 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80034e2:	fba2 2303 	umull	r2, r3, r2, r3
 80034e6:	0c9c      	lsrs	r4, r3, #18
 80034e8:	f7fe ff76 	bl	80023d8 <HAL_PWREx_GetVoltageRange>
 80034ec:	4603      	mov	r3, r0
 80034ee:	4619      	mov	r1, r3
 80034f0:	4620      	mov	r0, r4
 80034f2:	f000 f80b 	bl	800350c <RCC_SetFlashLatency>
 80034f6:	4603      	mov	r3, r0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd90      	pop	{r4, r7, pc}
 8003500:	08005bd4 	.word	0x08005bd4
 8003504:	08005b74 	.word	0x08005b74
 8003508:	431bde83 	.word	0x431bde83

0800350c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08e      	sub	sp, #56	; 0x38
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003516:	4a3a      	ldr	r2, [pc, #232]	; (8003600 <RCC_SetFlashLatency+0xf4>)
 8003518:	f107 0320 	add.w	r3, r7, #32
 800351c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003520:	6018      	str	r0, [r3, #0]
 8003522:	3304      	adds	r3, #4
 8003524:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003526:	4a37      	ldr	r2, [pc, #220]	; (8003604 <RCC_SetFlashLatency+0xf8>)
 8003528:	f107 0318 	add.w	r3, r7, #24
 800352c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003530:	6018      	str	r0, [r3, #0]
 8003532:	3304      	adds	r3, #4
 8003534:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003536:	4a34      	ldr	r2, [pc, #208]	; (8003608 <RCC_SetFlashLatency+0xfc>)
 8003538:	f107 030c 	add.w	r3, r7, #12
 800353c:	ca07      	ldmia	r2, {r0, r1, r2}
 800353e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003542:	2300      	movs	r3, #0
 8003544:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800354c:	d11b      	bne.n	8003586 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800354e:	2300      	movs	r3, #0
 8003550:	633b      	str	r3, [r7, #48]	; 0x30
 8003552:	e014      	b.n	800357e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	3338      	adds	r3, #56	; 0x38
 800355a:	443b      	add	r3, r7
 800355c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003560:	461a      	mov	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4293      	cmp	r3, r2
 8003566:	d807      	bhi.n	8003578 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	3338      	adds	r3, #56	; 0x38
 800356e:	443b      	add	r3, r7
 8003570:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003574:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003576:	e021      	b.n	80035bc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800357a:	3301      	adds	r3, #1
 800357c:	633b      	str	r3, [r7, #48]	; 0x30
 800357e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003580:	2b02      	cmp	r3, #2
 8003582:	d9e7      	bls.n	8003554 <RCC_SetFlashLatency+0x48>
 8003584:	e01a      	b.n	80035bc <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003586:	2300      	movs	r3, #0
 8003588:	62fb      	str	r3, [r7, #44]	; 0x2c
 800358a:	e014      	b.n	80035b6 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800358c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	3338      	adds	r3, #56	; 0x38
 8003592:	443b      	add	r3, r7
 8003594:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003598:	461a      	mov	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4293      	cmp	r3, r2
 800359e:	d807      	bhi.n	80035b0 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80035a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	3338      	adds	r3, #56	; 0x38
 80035a6:	443b      	add	r3, r7
 80035a8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80035ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80035ae:	e005      	b.n	80035bc <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80035b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b2:	3301      	adds	r3, #1
 80035b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d9e7      	bls.n	800358c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80035bc:	4b13      	ldr	r3, [pc, #76]	; (800360c <RCC_SetFlashLatency+0x100>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f023 0207 	bic.w	r2, r3, #7
 80035c4:	4911      	ldr	r1, [pc, #68]	; (800360c <RCC_SetFlashLatency+0x100>)
 80035c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035c8:	4313      	orrs	r3, r2
 80035ca:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80035cc:	f7fe fb8c 	bl	8001ce8 <HAL_GetTick>
 80035d0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80035d2:	e008      	b.n	80035e6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80035d4:	f7fe fb88 	bl	8001ce8 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e007      	b.n	80035f6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80035e6:	4b09      	ldr	r3, [pc, #36]	; (800360c <RCC_SetFlashLatency+0x100>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d1ef      	bne.n	80035d4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3738      	adds	r7, #56	; 0x38
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	08005b58 	.word	0x08005b58
 8003604:	08005b60 	.word	0x08005b60
 8003608:	08005b68 	.word	0x08005b68
 800360c:	58004000 	.word	0x58004000

08003610 <LL_RCC_LSE_IsReady>:
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b02      	cmp	r3, #2
 8003622:	d101      	bne.n	8003628 <LL_RCC_LSE_IsReady+0x18>
 8003624:	2301      	movs	r3, #1
 8003626:	e000      	b.n	800362a <LL_RCC_LSE_IsReady+0x1a>
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr

08003632 <LL_RCC_SetUSARTClockSource>:
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800363a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800363e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	0c1b      	lsrs	r3, r3, #16
 8003646:	43db      	mvns	r3, r3
 8003648:	401a      	ands	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	b29b      	uxth	r3, r3
 800364e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003652:	4313      	orrs	r3, r2
 8003654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <LL_RCC_SetI2SClockSource>:
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800366a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800366e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003672:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003676:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	bc80      	pop	{r7}
 800368a:	4770      	bx	lr

0800368c <LL_RCC_SetLPUARTClockSource>:
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003694:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr

080036b6 <LL_RCC_SetI2CClockSource>:
{
 80036b6:	b480      	push	{r7}
 80036b8:	b083      	sub	sp, #12
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80036be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80036ce:	43db      	mvns	r3, r3
 80036d0:	401a      	ands	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80036da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80036de:	4313      	orrs	r3, r2
 80036e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr

080036ee <LL_RCC_SetLPTIMClockSource>:
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80036f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036fa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	0c1b      	lsrs	r3, r3, #16
 8003702:	041b      	lsls	r3, r3, #16
 8003704:	43db      	mvns	r3, r3
 8003706:	401a      	ands	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	041b      	lsls	r3, r3, #16
 800370c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003710:	4313      	orrs	r3, r2
 8003712:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <LL_RCC_SetRNGClockSource>:
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003730:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003734:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr

0800374a <LL_RCC_SetADCClockSource>:
{
 800374a:	b480      	push	{r7}
 800374c:	b083      	sub	sp, #12
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003752:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800375a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800375e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4313      	orrs	r3, r2
 8003766:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr

08003774 <LL_RCC_SetRTCClockSource>:
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800377c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003784:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003788:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr

0800379e <LL_RCC_GetRTCClockSource>:
{
 800379e:	b480      	push	{r7}
 80037a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80037a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bc80      	pop	{r7}
 80037b4:	4770      	bx	lr

080037b6 <LL_RCC_ForceBackupDomainReset>:
{
 80037b6:	b480      	push	{r7}
 80037b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80037ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80037ce:	bf00      	nop
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bc80      	pop	{r7}
 80037d4:	4770      	bx	lr

080037d6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80037d6:	b480      	push	{r7}
 80037d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80037da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80037ee:	bf00      	nop
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr
	...

080037f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003804:	2300      	movs	r3, #0
 8003806:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003808:	2300      	movs	r3, #0
 800380a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d058      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003818:	f7fe fdc2 	bl	80023a0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800381c:	f7fe fa64 	bl	8001ce8 <HAL_GetTick>
 8003820:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003822:	e009      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003824:	f7fe fa60 	bl	8001ce8 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d902      	bls.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	74fb      	strb	r3, [r7, #19]
        break;
 8003836:	e006      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003838:	4b7b      	ldr	r3, [pc, #492]	; (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003840:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003844:	d1ee      	bne.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003846:	7cfb      	ldrb	r3, [r7, #19]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d13c      	bne.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800384c:	f7ff ffa7 	bl	800379e <LL_RCC_GetRTCClockSource>
 8003850:	4602      	mov	r2, r0
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003856:	429a      	cmp	r2, r3
 8003858:	d00f      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800385a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003866:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003868:	f7ff ffa5 	bl	80037b6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800386c:	f7ff ffb3 	bl	80037d6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003870:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d014      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fe fa30 	bl	8001ce8 <HAL_GetTick>
 8003888:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800388a:	e00b      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388c:	f7fe fa2c 	bl	8001ce8 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f241 3288 	movw	r2, #5000	; 0x1388
 800389a:	4293      	cmp	r3, r2
 800389c:	d902      	bls.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	74fb      	strb	r3, [r7, #19]
            break;
 80038a2:	e004      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80038a4:	f7ff feb4 	bl	8003610 <LL_RCC_LSE_IsReady>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d1ee      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80038ae:	7cfb      	ldrb	r3, [r7, #19]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d105      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff ff5b 	bl	8003774 <LL_RCC_SetRTCClockSource>
 80038be:	e004      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038c0:	7cfb      	ldrb	r3, [r7, #19]
 80038c2:	74bb      	strb	r3, [r7, #18]
 80038c4:	e001      	b.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c6:	7cfb      	ldrb	r3, [r7, #19]
 80038c8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff fea9 	bl	8003632 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d004      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff fe9e 	bl	8003632 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0320 	and.w	r3, r3, #32
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d004      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff fec0 	bl	800368c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003914:	2b00      	cmp	r3, #0
 8003916:	d004      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff fee6 	bl	80036ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392a:	2b00      	cmp	r3, #0
 800392c:	d004      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff fedb 	bl	80036ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003940:	2b00      	cmp	r3, #0
 8003942:	d004      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fed0 	bl	80036ee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003956:	2b00      	cmp	r3, #0
 8003958:	d004      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff fea9 	bl	80036b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800396c:	2b00      	cmp	r3, #0
 800396e:	d004      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fe9e 	bl	80036b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003982:	2b00      	cmp	r3, #0
 8003984:	d004      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff fe93 	bl	80036b6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d011      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7ff fe5e 	bl	8003662 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ae:	d107      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80039b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d010      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff fea5 	bl	8003720 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d107      	bne.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80039de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ec:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d011      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff fea3 	bl	800374a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a0c:	d107      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003a1e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3718      	adds	r7, #24
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	58000400 	.word	0x58000400

08003a2c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d071      	beq.n	8003b22 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d106      	bne.n	8003a58 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f7fd ffd8 	bl	8001a08 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003a60:	4b32      	ldr	r3, [pc, #200]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f003 0310 	and.w	r3, r3, #16
 8003a68:	2b10      	cmp	r3, #16
 8003a6a:	d051      	beq.n	8003b10 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a6c:	4b2f      	ldr	r3, [pc, #188]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a6e:	22ca      	movs	r2, #202	; 0xca
 8003a70:	625a      	str	r2, [r3, #36]	; 0x24
 8003a72:	4b2e      	ldr	r3, [pc, #184]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a74:	2253      	movs	r2, #83	; 0x53
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 fbe3 	bl	8004244 <RTC_EnterInitMode>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d13f      	bne.n	8003b08 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8003a88:	4b28      	ldr	r3, [pc, #160]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	4a27      	ldr	r2, [pc, #156]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a8e:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8003a92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a96:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003a98:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003a9a:	699a      	ldr	r2, [r3, #24]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6859      	ldr	r1, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	4319      	orrs	r1, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	430b      	orrs	r3, r1
 8003aac:	491f      	ldr	r1, [pc, #124]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	041b      	lsls	r3, r3, #16
 8003abc:	491b      	ldr	r1, [pc, #108]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad2:	430b      	orrs	r3, r1
 8003ad4:	4915      	ldr	r1, [pc, #84]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fbe6 	bl	80042ac <RTC_ExitInitMode>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10e      	bne.n	8003b08 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8003aea:	4b10      	ldr	r3, [pc, #64]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a19      	ldr	r1, [r3, #32]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	4319      	orrs	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	430b      	orrs	r3, r1
 8003b02:	490a      	ldr	r1, [pc, #40]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b08:	4b08      	ldr	r3, [pc, #32]	; (8003b2c <HAL_RTC_Init+0x100>)
 8003b0a:	22ff      	movs	r2, #255	; 0xff
 8003b0c:	625a      	str	r2, [r3, #36]	; 0x24
 8003b0e:	e001      	b.n	8003b14 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003b14:	7bfb      	ldrb	r3, [r7, #15]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40002800 	.word	0x40002800

08003b30 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b30:	b590      	push	{r4, r7, lr}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d101      	bne.n	8003b4a <HAL_RTC_SetTime+0x1a>
 8003b46:	2302      	movs	r3, #2
 8003b48:	e088      	b.n	8003c5c <HAL_RTC_SetTime+0x12c>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2202      	movs	r2, #2
 8003b56:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b5a:	4b42      	ldr	r3, [pc, #264]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003b5c:	22ca      	movs	r2, #202	; 0xca
 8003b5e:	625a      	str	r2, [r3, #36]	; 0x24
 8003b60:	4b40      	ldr	r3, [pc, #256]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003b62:	2253      	movs	r2, #83	; 0x53
 8003b64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fb6c 	bl	8004244 <RTC_EnterInitMode>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003b70:	7cfb      	ldrb	r3, [r7, #19]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d15e      	bne.n	8003c34 <HAL_RTC_SetTime+0x104>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8003b76:	4b3b      	ldr	r3, [pc, #236]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b82:	d057      	beq.n	8003c34 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d125      	bne.n	8003bd6 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003b8a:	4b36      	ldr	r3, [pc, #216]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d102      	bne.n	8003b9c <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 fbc1 	bl	8004328 <RTC_ByteToBcd2>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	785b      	ldrb	r3, [r3, #1]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 fbba 	bl	8004328 <RTC_ByteToBcd2>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003bb8:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	789b      	ldrb	r3, [r3, #2]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fbb2 	bl	8004328 <RTC_ByteToBcd2>
 8003bc4:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003bc6:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	78db      	ldrb	r3, [r3, #3]
 8003bce:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]
 8003bd4:	e017      	b.n	8003c06 <HAL_RTC_SetTime+0xd6>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003bd6:	4b23      	ldr	r3, [pc, #140]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d102      	bne.n	8003be8 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	2200      	movs	r2, #0
 8003be6:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	785b      	ldrb	r3, [r3, #1]
 8003bf2:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003bf4:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003bfa:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	78db      	ldrb	r3, [r3, #3]
 8003c00:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c02:	4313      	orrs	r3, r2
 8003c04:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8003c06:	4a17      	ldr	r2, [pc, #92]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003c0e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003c12:	6013      	str	r3, [r2, #0]
      
      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8003c14:	4b13      	ldr	r3, [pc, #76]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	4a12      	ldr	r2, [pc, #72]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c1e:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8003c20:	4b10      	ldr	r3, [pc, #64]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c22:	699a      	ldr	r2, [r3, #24]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	68d9      	ldr	r1, [r3, #12]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	490d      	ldr	r1, [pc, #52]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 fb39 	bl	80042ac <RTC_ExitInitMode>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c3e:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <HAL_RTC_SetTime+0x134>)
 8003c40:	22ff      	movs	r2, #255	; 0xff
 8003c42:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003c44:	7cfb      	ldrb	r3, [r7, #19]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d103      	bne.n	8003c52 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8003c5a:	7cfb      	ldrb	r3, [r7, #19]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	371c      	adds	r7, #28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd90      	pop	{r4, r7, pc}
 8003c64:	40002800 	.word	0x40002800

08003c68 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8003c74:	4b2c      	ldr	r3, [pc, #176]	; (8003d28 <HAL_RTC_GetTime+0xc0>)
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8003c7c:	4b2a      	ldr	r3, [pc, #168]	; (8003d28 <HAL_RTC_GetTime+0xc0>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c88:	d049      	beq.n	8003d1e <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8003c8a:	4b27      	ldr	r3, [pc, #156]	; (8003d28 <HAL_RTC_GetTime+0xc0>)
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8003c96:	4b24      	ldr	r3, [pc, #144]	; (8003d28 <HAL_RTC_GetTime+0xc0>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003c9e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003ca2:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	0c1b      	lsrs	r3, r3, #16
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	0a1b      	lsrs	r3, r3, #8
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	0d9b      	lsrs	r3, r3, #22
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d11a      	bne.n	8003d1e <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fb3a 	bl	8004366 <RTC_Bcd2ToByte>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	785b      	ldrb	r3, [r3, #1]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fb31 	bl	8004366 <RTC_Bcd2ToByte>
 8003d04:	4603      	mov	r3, r0
 8003d06:	461a      	mov	r2, r3
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	789b      	ldrb	r3, [r3, #2]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fb28 	bl	8004366 <RTC_Bcd2ToByte>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461a      	mov	r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40002800 	.word	0x40002800

08003d2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d2c:	b590      	push	{r4, r7, lr}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d101      	bne.n	8003d46 <HAL_RTC_SetDate+0x1a>
 8003d42:	2302      	movs	r3, #2
 8003d44:	e071      	b.n	8003e2a <HAL_RTC_SetDate+0xfe>
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10e      	bne.n	8003d7a <HAL_RTC_SetDate+0x4e>
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	785b      	ldrb	r3, [r3, #1]
 8003d60:	f003 0310 	and.w	r3, r3, #16
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	785b      	ldrb	r3, [r3, #1]
 8003d6c:	f023 0310 	bic.w	r3, r3, #16
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	330a      	adds	r3, #10
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d11c      	bne.n	8003dba <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	78db      	ldrb	r3, [r3, #3]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 facf 	bl	8004328 <RTC_ByteToBcd2>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	785b      	ldrb	r3, [r3, #1]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 fac8 	bl	8004328 <RTC_ByteToBcd2>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003d9c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	789b      	ldrb	r3, [r3, #2]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fac0 	bl	8004328 <RTC_ByteToBcd2>
 8003da8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003daa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	e00e      	b.n	8003dd8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	78db      	ldrb	r3, [r3, #3]
 8003dbe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	785b      	ldrb	r3, [r3, #1]
 8003dc4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003dc6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003dcc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dd8:	4b16      	ldr	r3, [pc, #88]	; (8003e34 <HAL_RTC_SetDate+0x108>)
 8003dda:	22ca      	movs	r2, #202	; 0xca
 8003ddc:	625a      	str	r2, [r3, #36]	; 0x24
 8003dde:	4b15      	ldr	r3, [pc, #84]	; (8003e34 <HAL_RTC_SetDate+0x108>)
 8003de0:	2253      	movs	r2, #83	; 0x53
 8003de2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fa2d 	bl	8004244 <RTC_EnterInitMode>
 8003dea:	4603      	mov	r3, r0
 8003dec:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003dee:	7cfb      	ldrb	r3, [r7, #19]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10b      	bne.n	8003e0c <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8003df4:	4a0f      	ldr	r2, [pc, #60]	; (8003e34 <HAL_RTC_SetDate+0x108>)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003dfc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003e00:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 fa52 	bl	80042ac <RTC_ExitInitMode>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e0c:	4b09      	ldr	r3, [pc, #36]	; (8003e34 <HAL_RTC_SetDate+0x108>)
 8003e0e:	22ff      	movs	r2, #255	; 0xff
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003e12:	7cfb      	ldrb	r3, [r7, #19]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d103      	bne.n	8003e20 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8003e28:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	371c      	adds	r7, #28
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd90      	pop	{r4, r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40002800 	.word	0x40002800

08003e38 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b086      	sub	sp, #24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8003e44:	4b22      	ldr	r3, [pc, #136]	; (8003ed0 <HAL_RTC_GetDate+0x98>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003e4c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003e50:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	0c1b      	lsrs	r3, r3, #16
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	0a1b      	lsrs	r3, r3, #8
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f003 031f 	and.w	r3, r3, #31
 8003e66:	b2da      	uxtb	r2, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	0b5b      	lsrs	r3, r3, #13
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d11a      	bne.n	8003ec6 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	78db      	ldrb	r3, [r3, #3]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 fa66 	bl	8004366 <RTC_Bcd2ToByte>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	785b      	ldrb	r3, [r3, #1]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fa5d 	bl	8004366 <RTC_Bcd2ToByte>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	789b      	ldrb	r3, [r3, #2]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 fa54 	bl	8004366 <RTC_Bcd2ToByte>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3718      	adds	r7, #24
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40002800 	.word	0x40002800

08003ed4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003ed4:	b590      	push	{r4, r7, lr}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <HAL_RTC_SetAlarm_IT+0x1e>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	e0f3      	b.n	80040da <HAL_RTC_SetAlarm_IT+0x206>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003f02:	4b78      	ldr	r3, [pc, #480]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f0a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f12:	d06a      	beq.n	8003fea <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d13a      	bne.n	8003f90 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003f1a:	4b72      	ldr	r3, [pc, #456]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003f1c:	699b      	ldr	r3, [r3, #24]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d102      	bne.n	8003f2c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 f9f5 	bl	8004328 <RTC_ByteToBcd2>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	785b      	ldrb	r3, [r3, #1]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 f9ee 	bl	8004328 <RTC_ByteToBcd2>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f50:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	789b      	ldrb	r3, [r3, #2]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f9e6 	bl	8004328 <RTC_ByteToBcd2>
 8003f5c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003f5e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	78db      	ldrb	r3, [r3, #3]
 8003f66:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003f68:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 f9d8 	bl	8004328 <RTC_ByteToBcd2>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003f7c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003f84:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	617b      	str	r3, [r7, #20]
 8003f8e:	e02c      	b.n	8003fea <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8003f98:	d00d      	beq.n	8003fb6 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fa2:	d008      	beq.n	8003fb6 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8003fa4:	4b4f      	ldr	r3, [pc, #316]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d102      	bne.n	8003fb6 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	785b      	ldrb	r3, [r3, #1]
 8003fc0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003fc2:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003fc4:	68ba      	ldr	r2, [r7, #8]
 8003fc6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003fc8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	78db      	ldrb	r3, [r3, #3]
 8003fce:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003fd0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003fd8:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003fda:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003fe0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fea:	4b3e      	ldr	r3, [pc, #248]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003fec:	22ca      	movs	r2, #202	; 0xca
 8003fee:	625a      	str	r2, [r3, #36]	; 0x24
 8003ff0:	4b3c      	ldr	r3, [pc, #240]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8003ff2:	2253      	movs	r2, #83	; 0x53
 8003ff4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ffe:	d12c      	bne.n	800405a <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004000:	4b38      	ldr	r3, [pc, #224]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	4a37      	ldr	r2, [pc, #220]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004006:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800400a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800400c:	4b35      	ldr	r3, [pc, #212]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800400e:	2201      	movs	r2, #1
 8004010:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004018:	d107      	bne.n	800402a <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	699a      	ldr	r2, [r3, #24]
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	4930      	ldr	r1, [pc, #192]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004024:	4313      	orrs	r3, r2
 8004026:	644b      	str	r3, [r1, #68]	; 0x44
 8004028:	e006      	b.n	8004038 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800402a:	4a2e      	ldr	r2, [pc, #184]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8004030:	4a2c      	ldr	r2, [pc, #176]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8004038:	4a2a      	ldr	r2, [pc, #168]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004044:	f043 0201 	orr.w	r2, r3, #1
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800404c:	4b25      	ldr	r3, [pc, #148]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	4a24      	ldr	r2, [pc, #144]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004052:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8004056:	6193      	str	r3, [r2, #24]
 8004058:	e02b      	b.n	80040b2 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800405a:	4b22      	ldr	r3, [pc, #136]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	4a21      	ldr	r2, [pc, #132]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004060:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8004064:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004066:	4b1f      	ldr	r3, [pc, #124]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004068:	2202      	movs	r2, #2
 800406a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004072:	d107      	bne.n	8004084 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	699a      	ldr	r2, [r3, #24]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	4919      	ldr	r1, [pc, #100]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800407e:	4313      	orrs	r3, r2
 8004080:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004082:	e006      	b.n	8004092 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8004084:	4a17      	ldr	r2, [pc, #92]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800408a:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8004092:	4a14      	ldr	r2, [pc, #80]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409e:	f043 0202 	orr.w	r2, r3, #2
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80040a6:	4b0f      	ldr	r3, [pc, #60]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	4a0e      	ldr	r2, [pc, #56]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 80040ac:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 80040b0:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80040b2:	4b0d      	ldr	r3, [pc, #52]	; (80040e8 <HAL_RTC_SetAlarm_IT+0x214>)
 80040b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040b8:	4a0b      	ldr	r2, [pc, #44]	; (80040e8 <HAL_RTC_SetAlarm_IT+0x214>)
 80040ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040be:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040c2:	4b08      	ldr	r3, [pc, #32]	; (80040e4 <HAL_RTC_SetAlarm_IT+0x210>)
 80040c4:	22ff      	movs	r2, #255	; 0xff
 80040c6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd90      	pop	{r4, r7, pc}
 80040e2:	bf00      	nop
 80040e4:	40002800 	.word	0x40002800
 80040e8:	58000800 	.word	0x58000800

080040ec <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d101      	bne.n	8004104 <HAL_RTC_DeactivateAlarm+0x18>
 8004100:	2302      	movs	r3, #2
 8004102:	e048      	b.n	8004196 <HAL_RTC_DeactivateAlarm+0xaa>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004114:	4b22      	ldr	r3, [pc, #136]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004116:	22ca      	movs	r2, #202	; 0xca
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
 800411a:	4b21      	ldr	r3, [pc, #132]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800411c:	2253      	movs	r2, #83	; 0x53
 800411e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004126:	d115      	bne.n	8004154 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8004128:	4b1d      	ldr	r3, [pc, #116]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	4a1c      	ldr	r2, [pc, #112]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800412e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004132:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004138:	4a19      	ldr	r2, [pc, #100]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800413a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800413e:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	f023 0201 	bic.w	r2, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800414c:	4b14      	ldr	r3, [pc, #80]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800414e:	2201      	movs	r2, #1
 8004150:	65da      	str	r2, [r3, #92]	; 0x5c
 8004152:	e014      	b.n	800417e <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8004154:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	4a11      	ldr	r2, [pc, #68]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800415a:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800415e:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8004160:	4b0f      	ldr	r3, [pc, #60]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004164:	4a0e      	ldr	r2, [pc, #56]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004166:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800416a:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	f023 0202 	bic.w	r2, r3, #2
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8004178:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800417a:	2202      	movs	r2, #2
 800417c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800417e:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8004180:	22ff      	movs	r2, #255	; 0xff
 8004182:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	bc80      	pop	{r7}
 800419e:	4770      	bx	lr
 80041a0:	40002800 	.word	0x40002800

080041a4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80041ac:	4b11      	ldr	r3, [pc, #68]	; (80041f4 <HAL_RTC_AlarmIRQHandler+0x50>)
 80041ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b4:	4013      	ands	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d005      	beq.n	80041ce <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80041c2:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <HAL_RTC_AlarmIRQHandler+0x50>)
 80041c4:	2201      	movs	r2, #1
 80041c6:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7fc fffa 	bl	80011c2 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80041d8:	4b06      	ldr	r3, [pc, #24]	; (80041f4 <HAL_RTC_AlarmIRQHandler+0x50>)
 80041da:	2202      	movs	r2, #2
 80041dc:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f8dc 	bl	800439c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80041ec:	bf00      	nop
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40002800 	.word	0x40002800

080041f8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8004200:	4b0f      	ldr	r3, [pc, #60]	; (8004240 <HAL_RTC_WaitForSynchro+0x48>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	4a0e      	ldr	r2, [pc, #56]	; (8004240 <HAL_RTC_WaitForSynchro+0x48>)
 8004206:	f023 0320 	bic.w	r3, r3, #32
 800420a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800420c:	f7fd fd6c 	bl	8001ce8 <HAL_GetTick>
 8004210:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8004212:	e009      	b.n	8004228 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004214:	f7fd fd68 	bl	8001ce8 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004222:	d901      	bls.n	8004228 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e006      	b.n	8004236 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8004228:	4b05      	ldr	r3, [pc, #20]	; (8004240 <HAL_RTC_WaitForSynchro+0x48>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f003 0320 	and.w	r3, r3, #32
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0ef      	beq.n	8004214 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40002800 	.word	0x40002800

08004244 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800424c:	2300      	movs	r3, #0
 800424e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8004250:	4b15      	ldr	r3, [pc, #84]	; (80042a8 <RTC_EnterInitMode+0x64>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004258:	2b00      	cmp	r3, #0
 800425a:	d120      	bne.n	800429e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800425c:	4b12      	ldr	r3, [pc, #72]	; (80042a8 <RTC_EnterInitMode+0x64>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	4a11      	ldr	r2, [pc, #68]	; (80042a8 <RTC_EnterInitMode+0x64>)
 8004262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004266:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8004268:	f7fd fd3e 	bl	8001ce8 <HAL_GetTick>
 800426c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800426e:	e00d      	b.n	800428c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004270:	f7fd fd3a 	bl	8001ce8 <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800427e:	d905      	bls.n	800428c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2203      	movs	r2, #3
 8004288:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800428c:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <RTC_EnterInitMode+0x64>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <RTC_EnterInitMode+0x5a>
 8004298:	7bfb      	ldrb	r3, [r7, #15]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d1e8      	bne.n	8004270 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800429e:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40002800 	.word	0x40002800

080042ac <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80042b8:	4b1a      	ldr	r3, [pc, #104]	; (8004324 <RTC_ExitInitMode+0x78>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	4a19      	ldr	r2, [pc, #100]	; (8004324 <RTC_ExitInitMode+0x78>)
 80042be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042c2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80042c4:	4b17      	ldr	r3, [pc, #92]	; (8004324 <RTC_ExitInitMode+0x78>)
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10c      	bne.n	80042ea <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff ff91 	bl	80041f8 <HAL_RTC_WaitForSynchro>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d01e      	beq.n	800431a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2203      	movs	r2, #3
 80042e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	e017      	b.n	800431a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80042ea:	4b0e      	ldr	r3, [pc, #56]	; (8004324 <RTC_ExitInitMode+0x78>)
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	4a0d      	ldr	r2, [pc, #52]	; (8004324 <RTC_ExitInitMode+0x78>)
 80042f0:	f023 0320 	bic.w	r3, r3, #32
 80042f4:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff ff7e 	bl	80041f8 <HAL_RTC_WaitForSynchro>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2203      	movs	r2, #3
 8004306:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800430e:	4b05      	ldr	r3, [pc, #20]	; (8004324 <RTC_ExitInitMode+0x78>)
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	4a04      	ldr	r2, [pc, #16]	; (8004324 <RTC_ExitInitMode+0x78>)
 8004314:	f043 0320 	orr.w	r3, r3, #32
 8004318:	6193      	str	r3, [r2, #24]
  }

  return status;
 800431a:	7bfb      	ldrb	r3, [r7, #15]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40002800 	.word	0x40002800

08004328 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800433a:	e005      	b.n	8004348 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	3301      	adds	r3, #1
 8004340:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8004342:	7afb      	ldrb	r3, [r7, #11]
 8004344:	3b0a      	subs	r3, #10
 8004346:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8004348:	7afb      	ldrb	r3, [r7, #11]
 800434a:	2b09      	cmp	r3, #9
 800434c:	d8f6      	bhi.n	800433c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	b2db      	uxtb	r3, r3
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	b2da      	uxtb	r2, r3
 8004356:	7afb      	ldrb	r3, [r7, #11]
 8004358:	4313      	orrs	r3, r2
 800435a:	b2db      	uxtb	r3, r3
}
 800435c:	4618      	mov	r0, r3
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr

08004366 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004366:	b480      	push	{r7}
 8004368:	b085      	sub	sp, #20
 800436a:	af00      	add	r7, sp, #0
 800436c:	4603      	mov	r3, r0
 800436e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	091b      	lsrs	r3, r3, #4
 8004374:	b2db      	uxtb	r3, r3
 8004376:	461a      	mov	r2, r3
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	005b      	lsls	r3, r3, #1
 8004380:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	b2da      	uxtb	r2, r3
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	f003 030f 	and.w	r3, r3, #15
 800438c:	b2db      	uxtb	r3, r3
 800438e:	4413      	add	r3, r2
 8004390:	b2db      	uxtb	r3, r3
}
 8004392:	4618      	mov	r0, r3
 8004394:	3714      	adds	r7, #20
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr

0800439c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bc80      	pop	{r7}
 80043ac:	4770      	bx	lr

080043ae <LL_RCC_GetUSARTClockSource>:
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80043b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	401a      	ands	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	041b      	lsls	r3, r3, #16
 80043c6:	4313      	orrs	r3, r2
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr

080043d2 <LL_RCC_GetLPUARTClockSource>:
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80043da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043de:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4013      	ands	r3, r2
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e042      	b.n	8004488 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004408:	2b00      	cmp	r3, #0
 800440a:	d106      	bne.n	800441a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f7fd fb23 	bl	8001a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2224      	movs	r2, #36	; 0x24
 800441e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0201 	bic.w	r2, r2, #1
 8004430:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f976 	bl	8004724 <UART_SetConfig>
 8004438:	4603      	mov	r3, r0
 800443a:	2b01      	cmp	r3, #1
 800443c:	d101      	bne.n	8004442 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e022      	b.n	8004488 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 fbde 	bl	8004c0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800445e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800446e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0201 	orr.w	r2, r2, #1
 800447e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f000 fc64 	bl	8004d4e <UART_CheckIdleState>
 8004486:	4603      	mov	r3, r0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b08a      	sub	sp, #40	; 0x28
 8004494:	af02      	add	r7, sp, #8
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	603b      	str	r3, [r7, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044a6:	2b20      	cmp	r3, #32
 80044a8:	d173      	bne.n	8004592 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d002      	beq.n	80044b6 <HAL_UART_Transmit+0x26>
 80044b0:	88fb      	ldrh	r3, [r7, #6]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e06c      	b.n	8004594 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2221      	movs	r2, #33	; 0x21
 80044c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044ca:	f7fd fc0d 	bl	8001ce8 <HAL_GetTick>
 80044ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	88fa      	ldrh	r2, [r7, #6]
 80044d4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	88fa      	ldrh	r2, [r7, #6]
 80044dc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044e8:	d108      	bne.n	80044fc <HAL_UART_Transmit+0x6c>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d104      	bne.n	80044fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	61bb      	str	r3, [r7, #24]
 80044fa:	e003      	b.n	8004504 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004504:	e02c      	b.n	8004560 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	9300      	str	r3, [sp, #0]
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2200      	movs	r2, #0
 800450e:	2180      	movs	r1, #128	; 0x80
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 fc6a 	bl	8004dea <UART_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800451c:	2303      	movs	r3, #3
 800451e:	e039      	b.n	8004594 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10b      	bne.n	800453e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	461a      	mov	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004534:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	3302      	adds	r3, #2
 800453a:	61bb      	str	r3, [r7, #24]
 800453c:	e007      	b.n	800454e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	3301      	adds	r3, #1
 800454c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004554:	b29b      	uxth	r3, r3
 8004556:	3b01      	subs	r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1cc      	bne.n	8004506 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	2200      	movs	r2, #0
 8004574:	2140      	movs	r1, #64	; 0x40
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 fc37 	bl	8004dea <UART_WaitOnFlagUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e006      	b.n	8004594 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800458e:	2300      	movs	r3, #0
 8004590:	e000      	b.n	8004594 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004592:	2302      	movs	r3, #2
  }
}
 8004594:	4618      	mov	r0, r3
 8004596:	3720      	adds	r7, #32
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08a      	sub	sp, #40	; 0x28
 80045a0:	af02      	add	r7, sp, #8
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	603b      	str	r3, [r7, #0]
 80045a8:	4613      	mov	r3, r2
 80045aa:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	f040 80b1 	bne.w	800471a <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d002      	beq.n	80045c4 <HAL_UART_Receive+0x28>
 80045be:	88fb      	ldrh	r3, [r7, #6]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0a9      	b.n	800471c <HAL_UART_Receive+0x180>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2222      	movs	r2, #34	; 0x22
 80045d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045de:	f7fd fb83 	bl	8001ce8 <HAL_GetTick>
 80045e2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	88fa      	ldrh	r2, [r7, #6]
 80045e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	88fa      	ldrh	r2, [r7, #6]
 80045f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045fc:	d10e      	bne.n	800461c <HAL_UART_Receive+0x80>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d105      	bne.n	8004612 <HAL_UART_Receive+0x76>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f240 12ff 	movw	r2, #511	; 0x1ff
 800460c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004610:	e02d      	b.n	800466e <HAL_UART_Receive+0xd2>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	22ff      	movs	r2, #255	; 0xff
 8004616:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800461a:	e028      	b.n	800466e <HAL_UART_Receive+0xd2>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10d      	bne.n	8004640 <HAL_UART_Receive+0xa4>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d104      	bne.n	8004636 <HAL_UART_Receive+0x9a>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	22ff      	movs	r2, #255	; 0xff
 8004630:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004634:	e01b      	b.n	800466e <HAL_UART_Receive+0xd2>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	227f      	movs	r2, #127	; 0x7f
 800463a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800463e:	e016      	b.n	800466e <HAL_UART_Receive+0xd2>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004648:	d10d      	bne.n	8004666 <HAL_UART_Receive+0xca>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d104      	bne.n	800465c <HAL_UART_Receive+0xc0>
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	227f      	movs	r2, #127	; 0x7f
 8004656:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800465a:	e008      	b.n	800466e <HAL_UART_Receive+0xd2>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	223f      	movs	r2, #63	; 0x3f
 8004660:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004664:	e003      	b.n	800466e <HAL_UART_Receive+0xd2>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004674:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467e:	d108      	bne.n	8004692 <HAL_UART_Receive+0xf6>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d104      	bne.n	8004692 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004688:	2300      	movs	r3, #0
 800468a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	61bb      	str	r3, [r7, #24]
 8004690:	e003      	b.n	800469a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004696:	2300      	movs	r3, #0
 8004698:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800469a:	e032      	b.n	8004702 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	2200      	movs	r2, #0
 80046a4:	2120      	movs	r1, #32
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 fb9f 	bl	8004dea <UART_WaitOnFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e032      	b.n	800471c <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10c      	bne.n	80046d6 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	8a7b      	ldrh	r3, [r7, #18]
 80046c6:	4013      	ands	r3, r2
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	3302      	adds	r3, #2
 80046d2:	61bb      	str	r3, [r7, #24]
 80046d4:	e00c      	b.n	80046f0 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	8a7b      	ldrh	r3, [r7, #18]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	4013      	ands	r3, r2
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	3301      	adds	r3, #1
 80046ee:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004708:	b29b      	uxth	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1c6      	bne.n	800469c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2220      	movs	r2, #32
 8004712:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	e000      	b.n	800471c <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800471a:	2302      	movs	r3, #2
  }
}
 800471c:	4618      	mov	r0, r3
 800471e:	3720      	adds	r7, #32
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004728:	b08c      	sub	sp, #48	; 0x30
 800472a:	af00      	add	r7, sp, #0
 800472c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	431a      	orrs	r2, r3
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	431a      	orrs	r2, r3
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	69db      	ldr	r3, [r3, #28]
 8004748:	4313      	orrs	r3, r2
 800474a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	4b94      	ldr	r3, [pc, #592]	; (80049a4 <UART_SetConfig+0x280>)
 8004754:	4013      	ands	r3, r2
 8004756:	697a      	ldr	r2, [r7, #20]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800475c:	430b      	orrs	r3, r1
 800475e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a89      	ldr	r2, [pc, #548]	; (80049a8 <UART_SetConfig+0x284>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d004      	beq.n	8004790 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	6a1b      	ldr	r3, [r3, #32]
 800478a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800478c:	4313      	orrs	r3, r2
 800478e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800479a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	6812      	ldr	r2, [r2, #0]
 80047a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80047a4:	430b      	orrs	r3, r1
 80047a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	f023 010f 	bic.w	r1, r3, #15
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a7a      	ldr	r2, [pc, #488]	; (80049ac <UART_SetConfig+0x288>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d127      	bne.n	8004818 <UART_SetConfig+0xf4>
 80047c8:	2003      	movs	r0, #3
 80047ca:	f7ff fdf0 	bl	80043ae <LL_RCC_GetUSARTClockSource>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80047d4:	2b03      	cmp	r3, #3
 80047d6:	d81b      	bhi.n	8004810 <UART_SetConfig+0xec>
 80047d8:	a201      	add	r2, pc, #4	; (adr r2, 80047e0 <UART_SetConfig+0xbc>)
 80047da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047de:	bf00      	nop
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	08004801 	.word	0x08004801
 80047e8:	080047f9 	.word	0x080047f9
 80047ec:	08004809 	.word	0x08004809
 80047f0:	2301      	movs	r3, #1
 80047f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047f6:	e080      	b.n	80048fa <UART_SetConfig+0x1d6>
 80047f8:	2302      	movs	r3, #2
 80047fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047fe:	e07c      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004800:	2304      	movs	r3, #4
 8004802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004806:	e078      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004808:	2308      	movs	r3, #8
 800480a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800480e:	e074      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004810:	2310      	movs	r3, #16
 8004812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004816:	e070      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a64      	ldr	r2, [pc, #400]	; (80049b0 <UART_SetConfig+0x28c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d138      	bne.n	8004894 <UART_SetConfig+0x170>
 8004822:	200c      	movs	r0, #12
 8004824:	f7ff fdc3 	bl	80043ae <LL_RCC_GetUSARTClockSource>
 8004828:	4603      	mov	r3, r0
 800482a:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800482e:	2b0c      	cmp	r3, #12
 8004830:	d82c      	bhi.n	800488c <UART_SetConfig+0x168>
 8004832:	a201      	add	r2, pc, #4	; (adr r2, 8004838 <UART_SetConfig+0x114>)
 8004834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004838:	0800486d 	.word	0x0800486d
 800483c:	0800488d 	.word	0x0800488d
 8004840:	0800488d 	.word	0x0800488d
 8004844:	0800488d 	.word	0x0800488d
 8004848:	0800487d 	.word	0x0800487d
 800484c:	0800488d 	.word	0x0800488d
 8004850:	0800488d 	.word	0x0800488d
 8004854:	0800488d 	.word	0x0800488d
 8004858:	08004875 	.word	0x08004875
 800485c:	0800488d 	.word	0x0800488d
 8004860:	0800488d 	.word	0x0800488d
 8004864:	0800488d 	.word	0x0800488d
 8004868:	08004885 	.word	0x08004885
 800486c:	2300      	movs	r3, #0
 800486e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004872:	e042      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004874:	2302      	movs	r3, #2
 8004876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800487a:	e03e      	b.n	80048fa <UART_SetConfig+0x1d6>
 800487c:	2304      	movs	r3, #4
 800487e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004882:	e03a      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004884:	2308      	movs	r3, #8
 8004886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800488a:	e036      	b.n	80048fa <UART_SetConfig+0x1d6>
 800488c:	2310      	movs	r3, #16
 800488e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004892:	e032      	b.n	80048fa <UART_SetConfig+0x1d6>
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a43      	ldr	r2, [pc, #268]	; (80049a8 <UART_SetConfig+0x284>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d12a      	bne.n	80048f4 <UART_SetConfig+0x1d0>
 800489e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80048a2:	f7ff fd96 	bl	80043d2 <LL_RCC_GetLPUARTClockSource>
 80048a6:	4603      	mov	r3, r0
 80048a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048ac:	d01a      	beq.n	80048e4 <UART_SetConfig+0x1c0>
 80048ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048b2:	d81b      	bhi.n	80048ec <UART_SetConfig+0x1c8>
 80048b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b8:	d00c      	beq.n	80048d4 <UART_SetConfig+0x1b0>
 80048ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048be:	d815      	bhi.n	80048ec <UART_SetConfig+0x1c8>
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <UART_SetConfig+0x1a8>
 80048c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c8:	d008      	beq.n	80048dc <UART_SetConfig+0x1b8>
 80048ca:	e00f      	b.n	80048ec <UART_SetConfig+0x1c8>
 80048cc:	2300      	movs	r3, #0
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048d2:	e012      	b.n	80048fa <UART_SetConfig+0x1d6>
 80048d4:	2302      	movs	r3, #2
 80048d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048da:	e00e      	b.n	80048fa <UART_SetConfig+0x1d6>
 80048dc:	2304      	movs	r3, #4
 80048de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048e2:	e00a      	b.n	80048fa <UART_SetConfig+0x1d6>
 80048e4:	2308      	movs	r3, #8
 80048e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048ea:	e006      	b.n	80048fa <UART_SetConfig+0x1d6>
 80048ec:	2310      	movs	r3, #16
 80048ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048f2:	e002      	b.n	80048fa <UART_SetConfig+0x1d6>
 80048f4:	2310      	movs	r3, #16
 80048f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2a      	ldr	r2, [pc, #168]	; (80049a8 <UART_SetConfig+0x284>)
 8004900:	4293      	cmp	r3, r2
 8004902:	f040 80a4 	bne.w	8004a4e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004906:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800490a:	2b08      	cmp	r3, #8
 800490c:	d823      	bhi.n	8004956 <UART_SetConfig+0x232>
 800490e:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <UART_SetConfig+0x1f0>)
 8004910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004914:	08004939 	.word	0x08004939
 8004918:	08004957 	.word	0x08004957
 800491c:	08004941 	.word	0x08004941
 8004920:	08004957 	.word	0x08004957
 8004924:	08004947 	.word	0x08004947
 8004928:	08004957 	.word	0x08004957
 800492c:	08004957 	.word	0x08004957
 8004930:	08004957 	.word	0x08004957
 8004934:	0800494f 	.word	0x0800494f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004938:	f7fe fd94 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 800493c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800493e:	e010      	b.n	8004962 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004940:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <UART_SetConfig+0x290>)
 8004942:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004944:	e00d      	b.n	8004962 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004946:	f7fe fcd9 	bl	80032fc <HAL_RCC_GetSysClockFreq>
 800494a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800494c:	e009      	b.n	8004962 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800494e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004952:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004954:	e005      	b.n	8004962 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004956:	2300      	movs	r3, #0
 8004958:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004960:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 8137 	beq.w	8004bd8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	4a12      	ldr	r2, [pc, #72]	; (80049b8 <UART_SetConfig+0x294>)
 8004970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004974:	461a      	mov	r2, r3
 8004976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004978:	fbb3 f3f2 	udiv	r3, r3, r2
 800497c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	4613      	mov	r3, r2
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	4413      	add	r3, r2
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	429a      	cmp	r2, r3
 800498c:	d305      	bcc.n	800499a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	429a      	cmp	r2, r3
 8004998:	d910      	bls.n	80049bc <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80049a0:	e11a      	b.n	8004bd8 <UART_SetConfig+0x4b4>
 80049a2:	bf00      	nop
 80049a4:	cfff69f3 	.word	0xcfff69f3
 80049a8:	40008000 	.word	0x40008000
 80049ac:	40013800 	.word	0x40013800
 80049b0:	40004400 	.word	0x40004400
 80049b4:	00f42400 	.word	0x00f42400
 80049b8:	08005c14 	.word	0x08005c14
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049be:	2200      	movs	r2, #0
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	60fa      	str	r2, [r7, #12]
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	4a8e      	ldr	r2, [pc, #568]	; (8004c04 <UART_SetConfig+0x4e0>)
 80049ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2200      	movs	r2, #0
 80049d2:	603b      	str	r3, [r7, #0]
 80049d4:	607a      	str	r2, [r7, #4]
 80049d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049de:	f7fb fc1f 	bl	8000220 <__aeabi_uldivmod>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4610      	mov	r0, r2
 80049e8:	4619      	mov	r1, r3
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	020b      	lsls	r3, r1, #8
 80049f4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80049f8:	0202      	lsls	r2, r0, #8
 80049fa:	6979      	ldr	r1, [r7, #20]
 80049fc:	6849      	ldr	r1, [r1, #4]
 80049fe:	0849      	lsrs	r1, r1, #1
 8004a00:	2000      	movs	r0, #0
 8004a02:	460c      	mov	r4, r1
 8004a04:	4605      	mov	r5, r0
 8004a06:	eb12 0804 	adds.w	r8, r2, r4
 8004a0a:	eb43 0905 	adc.w	r9, r3, r5
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	469a      	mov	sl, r3
 8004a16:	4693      	mov	fp, r2
 8004a18:	4652      	mov	r2, sl
 8004a1a:	465b      	mov	r3, fp
 8004a1c:	4640      	mov	r0, r8
 8004a1e:	4649      	mov	r1, r9
 8004a20:	f7fb fbfe 	bl	8000220 <__aeabi_uldivmod>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4613      	mov	r3, r2
 8004a2a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a32:	d308      	bcc.n	8004a46 <UART_SetConfig+0x322>
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a3a:	d204      	bcs.n	8004a46 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	6a3a      	ldr	r2, [r7, #32]
 8004a42:	60da      	str	r2, [r3, #12]
 8004a44:	e0c8      	b.n	8004bd8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a4c:	e0c4      	b.n	8004bd8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a56:	d167      	bne.n	8004b28 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004a58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d828      	bhi.n	8004ab2 <UART_SetConfig+0x38e>
 8004a60:	a201      	add	r2, pc, #4	; (adr r2, 8004a68 <UART_SetConfig+0x344>)
 8004a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a66:	bf00      	nop
 8004a68:	08004a8d 	.word	0x08004a8d
 8004a6c:	08004a95 	.word	0x08004a95
 8004a70:	08004a9d 	.word	0x08004a9d
 8004a74:	08004ab3 	.word	0x08004ab3
 8004a78:	08004aa3 	.word	0x08004aa3
 8004a7c:	08004ab3 	.word	0x08004ab3
 8004a80:	08004ab3 	.word	0x08004ab3
 8004a84:	08004ab3 	.word	0x08004ab3
 8004a88:	08004aab 	.word	0x08004aab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a8c:	f7fe fcea 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 8004a90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a92:	e014      	b.n	8004abe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a94:	f7fe fcf8 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 8004a98:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a9a:	e010      	b.n	8004abe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a9c:	4b5a      	ldr	r3, [pc, #360]	; (8004c08 <UART_SetConfig+0x4e4>)
 8004a9e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004aa0:	e00d      	b.n	8004abe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004aa2:	f7fe fc2b 	bl	80032fc <HAL_RCC_GetSysClockFreq>
 8004aa6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004aa8:	e009      	b.n	8004abe <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aaa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ab0:	e005      	b.n	8004abe <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004abc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8089 	beq.w	8004bd8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	4a4e      	ldr	r2, [pc, #312]	; (8004c04 <UART_SetConfig+0x4e0>)
 8004acc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ad8:	005a      	lsls	r2, r3, #1
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	085b      	lsrs	r3, r3, #1
 8004ae0:	441a      	add	r2, r3
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	2b0f      	cmp	r3, #15
 8004af0:	d916      	bls.n	8004b20 <UART_SetConfig+0x3fc>
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af8:	d212      	bcs.n	8004b20 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	f023 030f 	bic.w	r3, r3, #15
 8004b02:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	085b      	lsrs	r3, r3, #1
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	8bfb      	ldrh	r3, [r7, #30]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	8bfa      	ldrh	r2, [r7, #30]
 8004b1c:	60da      	str	r2, [r3, #12]
 8004b1e:	e05b      	b.n	8004bd8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004b26:	e057      	b.n	8004bd8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	d828      	bhi.n	8004b82 <UART_SetConfig+0x45e>
 8004b30:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <UART_SetConfig+0x414>)
 8004b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b36:	bf00      	nop
 8004b38:	08004b5d 	.word	0x08004b5d
 8004b3c:	08004b65 	.word	0x08004b65
 8004b40:	08004b6d 	.word	0x08004b6d
 8004b44:	08004b83 	.word	0x08004b83
 8004b48:	08004b73 	.word	0x08004b73
 8004b4c:	08004b83 	.word	0x08004b83
 8004b50:	08004b83 	.word	0x08004b83
 8004b54:	08004b83 	.word	0x08004b83
 8004b58:	08004b7b 	.word	0x08004b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b5c:	f7fe fc82 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 8004b60:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b62:	e014      	b.n	8004b8e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b64:	f7fe fc90 	bl	8003488 <HAL_RCC_GetPCLK2Freq>
 8004b68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b6a:	e010      	b.n	8004b8e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b6c:	4b26      	ldr	r3, [pc, #152]	; (8004c08 <UART_SetConfig+0x4e4>)
 8004b6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b70:	e00d      	b.n	8004b8e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b72:	f7fe fbc3 	bl	80032fc <HAL_RCC_GetSysClockFreq>
 8004b76:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004b78:	e009      	b.n	8004b8e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004b80:	e005      	b.n	8004b8e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004b8c:	bf00      	nop
    }

    if (pclk != 0U)
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d021      	beq.n	8004bd8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b98:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <UART_SetConfig+0x4e0>)
 8004b9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba2:	fbb3 f2f2 	udiv	r2, r3, r2
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	085b      	lsrs	r3, r3, #1
 8004bac:	441a      	add	r2, r3
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bb6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	d909      	bls.n	8004bd2 <UART_SetConfig+0x4ae>
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bc4:	d205      	bcs.n	8004bd2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	60da      	str	r2, [r3, #12]
 8004bd0:	e002      	b.n	8004bd8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2200      	movs	r2, #0
 8004bec:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004bf4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3730      	adds	r7, #48	; 0x30
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c02:	bf00      	nop
 8004c04:	08005c14 	.word	0x08005c14
 8004c08:	00f42400 	.word	0x00f42400

08004c0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00a      	beq.n	8004c58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00a      	beq.n	8004c7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00a      	beq.n	8004c9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca0:	f003 0310 	and.w	r3, r3, #16
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00a      	beq.n	8004cbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc2:	f003 0320 	and.w	r3, r3, #32
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00a      	beq.n	8004ce0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01a      	beq.n	8004d22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d0a:	d10a      	bne.n	8004d22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	605a      	str	r2, [r3, #4]
  }
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bc80      	pop	{r7}
 8004d4c:	4770      	bx	lr

08004d4e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d4e:	b580      	push	{r7, lr}
 8004d50:	b086      	sub	sp, #24
 8004d52:	af02      	add	r7, sp, #8
 8004d54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d5e:	f7fc ffc3 	bl	8001ce8 <HAL_GetTick>
 8004d62:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0308 	and.w	r3, r3, #8
 8004d6e:	2b08      	cmp	r3, #8
 8004d70:	d10e      	bne.n	8004d90 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d72:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f832 	bl	8004dea <UART_WaitOnFlagUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e028      	b.n	8004de2 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b04      	cmp	r3, #4
 8004d9c:	d10e      	bne.n	8004dbc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f81c 	bl	8004dea <UART_WaitOnFlagUntilTimeout>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e012      	b.n	8004de2 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2220      	movs	r2, #32
 8004dc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b09c      	sub	sp, #112	; 0x70
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	603b      	str	r3, [r7, #0]
 8004df6:	4613      	mov	r3, r2
 8004df8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dfa:	e0a9      	b.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e02:	f000 80a5 	beq.w	8004f50 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e06:	f7fc ff6f 	bl	8001ce8 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d302      	bcc.n	8004e1c <UART_WaitOnFlagUntilTimeout+0x32>
 8004e16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d140      	bne.n	8004e9e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e24:	e853 3f00 	ldrex	r3, [r3]
 8004e28:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e30:	667b      	str	r3, [r7, #100]	; 0x64
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e3c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e40:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e42:	e841 2300 	strex	r3, r2, [r1]
 8004e46:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1e6      	bne.n	8004e1c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3308      	adds	r3, #8
 8004e54:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e58:	e853 3f00 	ldrex	r3, [r3]
 8004e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e60:	f023 0301 	bic.w	r3, r3, #1
 8004e64:	663b      	str	r3, [r7, #96]	; 0x60
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	3308      	adds	r3, #8
 8004e6c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e6e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e72:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e76:	e841 2300 	strex	r3, r2, [r1]
 8004e7a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1e5      	bne.n	8004e4e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2220      	movs	r2, #32
 8004e86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e069      	b.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d051      	beq.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eb6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eba:	d149      	bne.n	8004f50 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ec4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ece:	e853 3f00 	ldrex	r3, [r3]
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004eda:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ee4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ee6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004eea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004eec:	e841 2300 	strex	r3, r2, [r1]
 8004ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e6      	bne.n	8004ec6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3308      	adds	r3, #8
 8004efe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	e853 3f00 	ldrex	r3, [r3]
 8004f06:	613b      	str	r3, [r7, #16]
   return(result);
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	f023 0301 	bic.w	r3, r3, #1
 8004f0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3308      	adds	r3, #8
 8004f16:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f18:	623a      	str	r2, [r7, #32]
 8004f1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1c:	69f9      	ldr	r1, [r7, #28]
 8004f1e:	6a3a      	ldr	r2, [r7, #32]
 8004f20:	e841 2300 	strex	r3, r2, [r1]
 8004f24:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1e5      	bne.n	8004ef8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e010      	b.n	8004f72 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69da      	ldr	r2, [r3, #28]
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	bf0c      	ite	eq
 8004f60:	2301      	moveq	r3, #1
 8004f62:	2300      	movne	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	461a      	mov	r2, r3
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	f43f af46 	beq.w	8004dfc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3770      	adds	r7, #112	; 0x70
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b085      	sub	sp, #20
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_UARTEx_DisableFifoMode+0x16>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e027      	b.n	8004fe0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2224      	movs	r2, #36	; 0x24
 8004f9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0201 	bic.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004fbe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr

08004fea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b084      	sub	sp, #16
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e02d      	b.n	800505e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2224      	movs	r2, #36	; 0x24
 800500e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 0201 	bic.w	r2, r2, #1
 8005028:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f850 	bl	80050e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2220      	movs	r2, #32
 8005050:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2200      	movs	r2, #0
 8005058:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}

08005066 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b084      	sub	sp, #16
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800507a:	2302      	movs	r3, #2
 800507c:	e02d      	b.n	80050da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2224      	movs	r2, #36	; 0x24
 800508a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f022 0201 	bic.w	r2, r2, #1
 80050a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	430a      	orrs	r2, r1
 80050b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f812 	bl	80050e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
	...

080050e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d108      	bne.n	8005106 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005104:	e031      	b.n	800516a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005106:	2308      	movs	r3, #8
 8005108:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800510a:	2308      	movs	r3, #8
 800510c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	0e5b      	lsrs	r3, r3, #25
 8005116:	b2db      	uxtb	r3, r3
 8005118:	f003 0307 	and.w	r3, r3, #7
 800511c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	0f5b      	lsrs	r3, r3, #29
 8005126:	b2db      	uxtb	r3, r3
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800512e:	7bbb      	ldrb	r3, [r7, #14]
 8005130:	7b3a      	ldrb	r2, [r7, #12]
 8005132:	4910      	ldr	r1, [pc, #64]	; (8005174 <UARTEx_SetNbDataToProcess+0x90>)
 8005134:	5c8a      	ldrb	r2, [r1, r2]
 8005136:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800513a:	7b3a      	ldrb	r2, [r7, #12]
 800513c:	490e      	ldr	r1, [pc, #56]	; (8005178 <UARTEx_SetNbDataToProcess+0x94>)
 800513e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005140:	fb93 f3f2 	sdiv	r3, r3, r2
 8005144:	b29a      	uxth	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	7b7a      	ldrb	r2, [r7, #13]
 8005150:	4908      	ldr	r1, [pc, #32]	; (8005174 <UARTEx_SetNbDataToProcess+0x90>)
 8005152:	5c8a      	ldrb	r2, [r1, r2]
 8005154:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005158:	7b7a      	ldrb	r2, [r7, #13]
 800515a:	4907      	ldr	r1, [pc, #28]	; (8005178 <UARTEx_SetNbDataToProcess+0x94>)
 800515c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800515e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005162:	b29a      	uxth	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800516a:	bf00      	nop
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	bc80      	pop	{r7}
 8005172:	4770      	bx	lr
 8005174:	08005c2c 	.word	0x08005c2c
 8005178:	08005c34 	.word	0x08005c34

0800517c <__errno>:
 800517c:	4b01      	ldr	r3, [pc, #4]	; (8005184 <__errno+0x8>)
 800517e:	6818      	ldr	r0, [r3, #0]
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	20000010 	.word	0x20000010

08005188 <__libc_init_array>:
 8005188:	b570      	push	{r4, r5, r6, lr}
 800518a:	4d0d      	ldr	r5, [pc, #52]	; (80051c0 <__libc_init_array+0x38>)
 800518c:	4c0d      	ldr	r4, [pc, #52]	; (80051c4 <__libc_init_array+0x3c>)
 800518e:	1b64      	subs	r4, r4, r5
 8005190:	10a4      	asrs	r4, r4, #2
 8005192:	2600      	movs	r6, #0
 8005194:	42a6      	cmp	r6, r4
 8005196:	d109      	bne.n	80051ac <__libc_init_array+0x24>
 8005198:	4d0b      	ldr	r5, [pc, #44]	; (80051c8 <__libc_init_array+0x40>)
 800519a:	4c0c      	ldr	r4, [pc, #48]	; (80051cc <__libc_init_array+0x44>)
 800519c:	f000 fcb4 	bl	8005b08 <_init>
 80051a0:	1b64      	subs	r4, r4, r5
 80051a2:	10a4      	asrs	r4, r4, #2
 80051a4:	2600      	movs	r6, #0
 80051a6:	42a6      	cmp	r6, r4
 80051a8:	d105      	bne.n	80051b6 <__libc_init_array+0x2e>
 80051aa:	bd70      	pop	{r4, r5, r6, pc}
 80051ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b0:	4798      	blx	r3
 80051b2:	3601      	adds	r6, #1
 80051b4:	e7ee      	b.n	8005194 <__libc_init_array+0xc>
 80051b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ba:	4798      	blx	r3
 80051bc:	3601      	adds	r6, #1
 80051be:	e7f2      	b.n	80051a6 <__libc_init_array+0x1e>
 80051c0:	08005c78 	.word	0x08005c78
 80051c4:	08005c78 	.word	0x08005c78
 80051c8:	08005c78 	.word	0x08005c78
 80051cc:	08005c7c 	.word	0x08005c7c

080051d0 <memcpy>:
 80051d0:	440a      	add	r2, r1
 80051d2:	4291      	cmp	r1, r2
 80051d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80051d8:	d100      	bne.n	80051dc <memcpy+0xc>
 80051da:	4770      	bx	lr
 80051dc:	b510      	push	{r4, lr}
 80051de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051e6:	4291      	cmp	r1, r2
 80051e8:	d1f9      	bne.n	80051de <memcpy+0xe>
 80051ea:	bd10      	pop	{r4, pc}

080051ec <memset>:
 80051ec:	4402      	add	r2, r0
 80051ee:	4603      	mov	r3, r0
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d100      	bne.n	80051f6 <memset+0xa>
 80051f4:	4770      	bx	lr
 80051f6:	f803 1b01 	strb.w	r1, [r3], #1
 80051fa:	e7f9      	b.n	80051f0 <memset+0x4>

080051fc <sniprintf>:
 80051fc:	b40c      	push	{r2, r3}
 80051fe:	b530      	push	{r4, r5, lr}
 8005200:	4b17      	ldr	r3, [pc, #92]	; (8005260 <sniprintf+0x64>)
 8005202:	1e0c      	subs	r4, r1, #0
 8005204:	681d      	ldr	r5, [r3, #0]
 8005206:	b09d      	sub	sp, #116	; 0x74
 8005208:	da08      	bge.n	800521c <sniprintf+0x20>
 800520a:	238b      	movs	r3, #139	; 0x8b
 800520c:	602b      	str	r3, [r5, #0]
 800520e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005212:	b01d      	add	sp, #116	; 0x74
 8005214:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005218:	b002      	add	sp, #8
 800521a:	4770      	bx	lr
 800521c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005220:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005224:	bf14      	ite	ne
 8005226:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800522a:	4623      	moveq	r3, r4
 800522c:	9304      	str	r3, [sp, #16]
 800522e:	9307      	str	r3, [sp, #28]
 8005230:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005234:	9002      	str	r0, [sp, #8]
 8005236:	9006      	str	r0, [sp, #24]
 8005238:	f8ad 3016 	strh.w	r3, [sp, #22]
 800523c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800523e:	ab21      	add	r3, sp, #132	; 0x84
 8005240:	a902      	add	r1, sp, #8
 8005242:	4628      	mov	r0, r5
 8005244:	9301      	str	r3, [sp, #4]
 8005246:	f000 f87d 	bl	8005344 <_svfiprintf_r>
 800524a:	1c43      	adds	r3, r0, #1
 800524c:	bfbc      	itt	lt
 800524e:	238b      	movlt	r3, #139	; 0x8b
 8005250:	602b      	strlt	r3, [r5, #0]
 8005252:	2c00      	cmp	r4, #0
 8005254:	d0dd      	beq.n	8005212 <sniprintf+0x16>
 8005256:	9b02      	ldr	r3, [sp, #8]
 8005258:	2200      	movs	r2, #0
 800525a:	701a      	strb	r2, [r3, #0]
 800525c:	e7d9      	b.n	8005212 <sniprintf+0x16>
 800525e:	bf00      	nop
 8005260:	20000010 	.word	0x20000010

08005264 <strncmp>:
 8005264:	b510      	push	{r4, lr}
 8005266:	4603      	mov	r3, r0
 8005268:	b172      	cbz	r2, 8005288 <strncmp+0x24>
 800526a:	3901      	subs	r1, #1
 800526c:	1884      	adds	r4, r0, r2
 800526e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005272:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005276:	4290      	cmp	r0, r2
 8005278:	d101      	bne.n	800527e <strncmp+0x1a>
 800527a:	42a3      	cmp	r3, r4
 800527c:	d101      	bne.n	8005282 <strncmp+0x1e>
 800527e:	1a80      	subs	r0, r0, r2
 8005280:	bd10      	pop	{r4, pc}
 8005282:	2800      	cmp	r0, #0
 8005284:	d1f3      	bne.n	800526e <strncmp+0xa>
 8005286:	e7fa      	b.n	800527e <strncmp+0x1a>
 8005288:	4610      	mov	r0, r2
 800528a:	e7f9      	b.n	8005280 <strncmp+0x1c>

0800528c <__ssputs_r>:
 800528c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005290:	688e      	ldr	r6, [r1, #8]
 8005292:	429e      	cmp	r6, r3
 8005294:	4682      	mov	sl, r0
 8005296:	460c      	mov	r4, r1
 8005298:	4690      	mov	r8, r2
 800529a:	461f      	mov	r7, r3
 800529c:	d838      	bhi.n	8005310 <__ssputs_r+0x84>
 800529e:	898a      	ldrh	r2, [r1, #12]
 80052a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80052a4:	d032      	beq.n	800530c <__ssputs_r+0x80>
 80052a6:	6825      	ldr	r5, [r4, #0]
 80052a8:	6909      	ldr	r1, [r1, #16]
 80052aa:	eba5 0901 	sub.w	r9, r5, r1
 80052ae:	6965      	ldr	r5, [r4, #20]
 80052b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80052b8:	3301      	adds	r3, #1
 80052ba:	444b      	add	r3, r9
 80052bc:	106d      	asrs	r5, r5, #1
 80052be:	429d      	cmp	r5, r3
 80052c0:	bf38      	it	cc
 80052c2:	461d      	movcc	r5, r3
 80052c4:	0553      	lsls	r3, r2, #21
 80052c6:	d531      	bpl.n	800532c <__ssputs_r+0xa0>
 80052c8:	4629      	mov	r1, r5
 80052ca:	f000 fb53 	bl	8005974 <_malloc_r>
 80052ce:	4606      	mov	r6, r0
 80052d0:	b950      	cbnz	r0, 80052e8 <__ssputs_r+0x5c>
 80052d2:	230c      	movs	r3, #12
 80052d4:	f8ca 3000 	str.w	r3, [sl]
 80052d8:	89a3      	ldrh	r3, [r4, #12]
 80052da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80052de:	81a3      	strh	r3, [r4, #12]
 80052e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052e8:	6921      	ldr	r1, [r4, #16]
 80052ea:	464a      	mov	r2, r9
 80052ec:	f7ff ff70 	bl	80051d0 <memcpy>
 80052f0:	89a3      	ldrh	r3, [r4, #12]
 80052f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80052f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052fa:	81a3      	strh	r3, [r4, #12]
 80052fc:	6126      	str	r6, [r4, #16]
 80052fe:	6165      	str	r5, [r4, #20]
 8005300:	444e      	add	r6, r9
 8005302:	eba5 0509 	sub.w	r5, r5, r9
 8005306:	6026      	str	r6, [r4, #0]
 8005308:	60a5      	str	r5, [r4, #8]
 800530a:	463e      	mov	r6, r7
 800530c:	42be      	cmp	r6, r7
 800530e:	d900      	bls.n	8005312 <__ssputs_r+0x86>
 8005310:	463e      	mov	r6, r7
 8005312:	6820      	ldr	r0, [r4, #0]
 8005314:	4632      	mov	r2, r6
 8005316:	4641      	mov	r1, r8
 8005318:	f000 faa8 	bl	800586c <memmove>
 800531c:	68a3      	ldr	r3, [r4, #8]
 800531e:	1b9b      	subs	r3, r3, r6
 8005320:	60a3      	str	r3, [r4, #8]
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	4433      	add	r3, r6
 8005326:	6023      	str	r3, [r4, #0]
 8005328:	2000      	movs	r0, #0
 800532a:	e7db      	b.n	80052e4 <__ssputs_r+0x58>
 800532c:	462a      	mov	r2, r5
 800532e:	f000 fb95 	bl	8005a5c <_realloc_r>
 8005332:	4606      	mov	r6, r0
 8005334:	2800      	cmp	r0, #0
 8005336:	d1e1      	bne.n	80052fc <__ssputs_r+0x70>
 8005338:	6921      	ldr	r1, [r4, #16]
 800533a:	4650      	mov	r0, sl
 800533c:	f000 fab0 	bl	80058a0 <_free_r>
 8005340:	e7c7      	b.n	80052d2 <__ssputs_r+0x46>
	...

08005344 <_svfiprintf_r>:
 8005344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005348:	4698      	mov	r8, r3
 800534a:	898b      	ldrh	r3, [r1, #12]
 800534c:	061b      	lsls	r3, r3, #24
 800534e:	b09d      	sub	sp, #116	; 0x74
 8005350:	4607      	mov	r7, r0
 8005352:	460d      	mov	r5, r1
 8005354:	4614      	mov	r4, r2
 8005356:	d50e      	bpl.n	8005376 <_svfiprintf_r+0x32>
 8005358:	690b      	ldr	r3, [r1, #16]
 800535a:	b963      	cbnz	r3, 8005376 <_svfiprintf_r+0x32>
 800535c:	2140      	movs	r1, #64	; 0x40
 800535e:	f000 fb09 	bl	8005974 <_malloc_r>
 8005362:	6028      	str	r0, [r5, #0]
 8005364:	6128      	str	r0, [r5, #16]
 8005366:	b920      	cbnz	r0, 8005372 <_svfiprintf_r+0x2e>
 8005368:	230c      	movs	r3, #12
 800536a:	603b      	str	r3, [r7, #0]
 800536c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005370:	e0d1      	b.n	8005516 <_svfiprintf_r+0x1d2>
 8005372:	2340      	movs	r3, #64	; 0x40
 8005374:	616b      	str	r3, [r5, #20]
 8005376:	2300      	movs	r3, #0
 8005378:	9309      	str	r3, [sp, #36]	; 0x24
 800537a:	2320      	movs	r3, #32
 800537c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005380:	f8cd 800c 	str.w	r8, [sp, #12]
 8005384:	2330      	movs	r3, #48	; 0x30
 8005386:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005530 <_svfiprintf_r+0x1ec>
 800538a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800538e:	f04f 0901 	mov.w	r9, #1
 8005392:	4623      	mov	r3, r4
 8005394:	469a      	mov	sl, r3
 8005396:	f813 2b01 	ldrb.w	r2, [r3], #1
 800539a:	b10a      	cbz	r2, 80053a0 <_svfiprintf_r+0x5c>
 800539c:	2a25      	cmp	r2, #37	; 0x25
 800539e:	d1f9      	bne.n	8005394 <_svfiprintf_r+0x50>
 80053a0:	ebba 0b04 	subs.w	fp, sl, r4
 80053a4:	d00b      	beq.n	80053be <_svfiprintf_r+0x7a>
 80053a6:	465b      	mov	r3, fp
 80053a8:	4622      	mov	r2, r4
 80053aa:	4629      	mov	r1, r5
 80053ac:	4638      	mov	r0, r7
 80053ae:	f7ff ff6d 	bl	800528c <__ssputs_r>
 80053b2:	3001      	adds	r0, #1
 80053b4:	f000 80aa 	beq.w	800550c <_svfiprintf_r+0x1c8>
 80053b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80053ba:	445a      	add	r2, fp
 80053bc:	9209      	str	r2, [sp, #36]	; 0x24
 80053be:	f89a 3000 	ldrb.w	r3, [sl]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f000 80a2 	beq.w	800550c <_svfiprintf_r+0x1c8>
 80053c8:	2300      	movs	r3, #0
 80053ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053d2:	f10a 0a01 	add.w	sl, sl, #1
 80053d6:	9304      	str	r3, [sp, #16]
 80053d8:	9307      	str	r3, [sp, #28]
 80053da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80053de:	931a      	str	r3, [sp, #104]	; 0x68
 80053e0:	4654      	mov	r4, sl
 80053e2:	2205      	movs	r2, #5
 80053e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053e8:	4851      	ldr	r0, [pc, #324]	; (8005530 <_svfiprintf_r+0x1ec>)
 80053ea:	f7fa fec9 	bl	8000180 <memchr>
 80053ee:	9a04      	ldr	r2, [sp, #16]
 80053f0:	b9d8      	cbnz	r0, 800542a <_svfiprintf_r+0xe6>
 80053f2:	06d0      	lsls	r0, r2, #27
 80053f4:	bf44      	itt	mi
 80053f6:	2320      	movmi	r3, #32
 80053f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80053fc:	0711      	lsls	r1, r2, #28
 80053fe:	bf44      	itt	mi
 8005400:	232b      	movmi	r3, #43	; 0x2b
 8005402:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005406:	f89a 3000 	ldrb.w	r3, [sl]
 800540a:	2b2a      	cmp	r3, #42	; 0x2a
 800540c:	d015      	beq.n	800543a <_svfiprintf_r+0xf6>
 800540e:	9a07      	ldr	r2, [sp, #28]
 8005410:	4654      	mov	r4, sl
 8005412:	2000      	movs	r0, #0
 8005414:	f04f 0c0a 	mov.w	ip, #10
 8005418:	4621      	mov	r1, r4
 800541a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800541e:	3b30      	subs	r3, #48	; 0x30
 8005420:	2b09      	cmp	r3, #9
 8005422:	d94e      	bls.n	80054c2 <_svfiprintf_r+0x17e>
 8005424:	b1b0      	cbz	r0, 8005454 <_svfiprintf_r+0x110>
 8005426:	9207      	str	r2, [sp, #28]
 8005428:	e014      	b.n	8005454 <_svfiprintf_r+0x110>
 800542a:	eba0 0308 	sub.w	r3, r0, r8
 800542e:	fa09 f303 	lsl.w	r3, r9, r3
 8005432:	4313      	orrs	r3, r2
 8005434:	9304      	str	r3, [sp, #16]
 8005436:	46a2      	mov	sl, r4
 8005438:	e7d2      	b.n	80053e0 <_svfiprintf_r+0x9c>
 800543a:	9b03      	ldr	r3, [sp, #12]
 800543c:	1d19      	adds	r1, r3, #4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	9103      	str	r1, [sp, #12]
 8005442:	2b00      	cmp	r3, #0
 8005444:	bfbb      	ittet	lt
 8005446:	425b      	neglt	r3, r3
 8005448:	f042 0202 	orrlt.w	r2, r2, #2
 800544c:	9307      	strge	r3, [sp, #28]
 800544e:	9307      	strlt	r3, [sp, #28]
 8005450:	bfb8      	it	lt
 8005452:	9204      	strlt	r2, [sp, #16]
 8005454:	7823      	ldrb	r3, [r4, #0]
 8005456:	2b2e      	cmp	r3, #46	; 0x2e
 8005458:	d10c      	bne.n	8005474 <_svfiprintf_r+0x130>
 800545a:	7863      	ldrb	r3, [r4, #1]
 800545c:	2b2a      	cmp	r3, #42	; 0x2a
 800545e:	d135      	bne.n	80054cc <_svfiprintf_r+0x188>
 8005460:	9b03      	ldr	r3, [sp, #12]
 8005462:	1d1a      	adds	r2, r3, #4
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	9203      	str	r2, [sp, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	bfb8      	it	lt
 800546c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005470:	3402      	adds	r4, #2
 8005472:	9305      	str	r3, [sp, #20]
 8005474:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005534 <_svfiprintf_r+0x1f0>
 8005478:	7821      	ldrb	r1, [r4, #0]
 800547a:	2203      	movs	r2, #3
 800547c:	4650      	mov	r0, sl
 800547e:	f7fa fe7f 	bl	8000180 <memchr>
 8005482:	b140      	cbz	r0, 8005496 <_svfiprintf_r+0x152>
 8005484:	2340      	movs	r3, #64	; 0x40
 8005486:	eba0 000a 	sub.w	r0, r0, sl
 800548a:	fa03 f000 	lsl.w	r0, r3, r0
 800548e:	9b04      	ldr	r3, [sp, #16]
 8005490:	4303      	orrs	r3, r0
 8005492:	3401      	adds	r4, #1
 8005494:	9304      	str	r3, [sp, #16]
 8005496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800549a:	4827      	ldr	r0, [pc, #156]	; (8005538 <_svfiprintf_r+0x1f4>)
 800549c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054a0:	2206      	movs	r2, #6
 80054a2:	f7fa fe6d 	bl	8000180 <memchr>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d038      	beq.n	800551c <_svfiprintf_r+0x1d8>
 80054aa:	4b24      	ldr	r3, [pc, #144]	; (800553c <_svfiprintf_r+0x1f8>)
 80054ac:	bb1b      	cbnz	r3, 80054f6 <_svfiprintf_r+0x1b2>
 80054ae:	9b03      	ldr	r3, [sp, #12]
 80054b0:	3307      	adds	r3, #7
 80054b2:	f023 0307 	bic.w	r3, r3, #7
 80054b6:	3308      	adds	r3, #8
 80054b8:	9303      	str	r3, [sp, #12]
 80054ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054bc:	4433      	add	r3, r6
 80054be:	9309      	str	r3, [sp, #36]	; 0x24
 80054c0:	e767      	b.n	8005392 <_svfiprintf_r+0x4e>
 80054c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80054c6:	460c      	mov	r4, r1
 80054c8:	2001      	movs	r0, #1
 80054ca:	e7a5      	b.n	8005418 <_svfiprintf_r+0xd4>
 80054cc:	2300      	movs	r3, #0
 80054ce:	3401      	adds	r4, #1
 80054d0:	9305      	str	r3, [sp, #20]
 80054d2:	4619      	mov	r1, r3
 80054d4:	f04f 0c0a 	mov.w	ip, #10
 80054d8:	4620      	mov	r0, r4
 80054da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054de:	3a30      	subs	r2, #48	; 0x30
 80054e0:	2a09      	cmp	r2, #9
 80054e2:	d903      	bls.n	80054ec <_svfiprintf_r+0x1a8>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d0c5      	beq.n	8005474 <_svfiprintf_r+0x130>
 80054e8:	9105      	str	r1, [sp, #20]
 80054ea:	e7c3      	b.n	8005474 <_svfiprintf_r+0x130>
 80054ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80054f0:	4604      	mov	r4, r0
 80054f2:	2301      	movs	r3, #1
 80054f4:	e7f0      	b.n	80054d8 <_svfiprintf_r+0x194>
 80054f6:	ab03      	add	r3, sp, #12
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	462a      	mov	r2, r5
 80054fc:	4b10      	ldr	r3, [pc, #64]	; (8005540 <_svfiprintf_r+0x1fc>)
 80054fe:	a904      	add	r1, sp, #16
 8005500:	4638      	mov	r0, r7
 8005502:	f3af 8000 	nop.w
 8005506:	1c42      	adds	r2, r0, #1
 8005508:	4606      	mov	r6, r0
 800550a:	d1d6      	bne.n	80054ba <_svfiprintf_r+0x176>
 800550c:	89ab      	ldrh	r3, [r5, #12]
 800550e:	065b      	lsls	r3, r3, #25
 8005510:	f53f af2c 	bmi.w	800536c <_svfiprintf_r+0x28>
 8005514:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005516:	b01d      	add	sp, #116	; 0x74
 8005518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800551c:	ab03      	add	r3, sp, #12
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	462a      	mov	r2, r5
 8005522:	4b07      	ldr	r3, [pc, #28]	; (8005540 <_svfiprintf_r+0x1fc>)
 8005524:	a904      	add	r1, sp, #16
 8005526:	4638      	mov	r0, r7
 8005528:	f000 f87a 	bl	8005620 <_printf_i>
 800552c:	e7eb      	b.n	8005506 <_svfiprintf_r+0x1c2>
 800552e:	bf00      	nop
 8005530:	08005c3c 	.word	0x08005c3c
 8005534:	08005c42 	.word	0x08005c42
 8005538:	08005c46 	.word	0x08005c46
 800553c:	00000000 	.word	0x00000000
 8005540:	0800528d 	.word	0x0800528d

08005544 <_printf_common>:
 8005544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005548:	4616      	mov	r6, r2
 800554a:	4699      	mov	r9, r3
 800554c:	688a      	ldr	r2, [r1, #8]
 800554e:	690b      	ldr	r3, [r1, #16]
 8005550:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005554:	4293      	cmp	r3, r2
 8005556:	bfb8      	it	lt
 8005558:	4613      	movlt	r3, r2
 800555a:	6033      	str	r3, [r6, #0]
 800555c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005560:	4607      	mov	r7, r0
 8005562:	460c      	mov	r4, r1
 8005564:	b10a      	cbz	r2, 800556a <_printf_common+0x26>
 8005566:	3301      	adds	r3, #1
 8005568:	6033      	str	r3, [r6, #0]
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	0699      	lsls	r1, r3, #26
 800556e:	bf42      	ittt	mi
 8005570:	6833      	ldrmi	r3, [r6, #0]
 8005572:	3302      	addmi	r3, #2
 8005574:	6033      	strmi	r3, [r6, #0]
 8005576:	6825      	ldr	r5, [r4, #0]
 8005578:	f015 0506 	ands.w	r5, r5, #6
 800557c:	d106      	bne.n	800558c <_printf_common+0x48>
 800557e:	f104 0a19 	add.w	sl, r4, #25
 8005582:	68e3      	ldr	r3, [r4, #12]
 8005584:	6832      	ldr	r2, [r6, #0]
 8005586:	1a9b      	subs	r3, r3, r2
 8005588:	42ab      	cmp	r3, r5
 800558a:	dc26      	bgt.n	80055da <_printf_common+0x96>
 800558c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005590:	1e13      	subs	r3, r2, #0
 8005592:	6822      	ldr	r2, [r4, #0]
 8005594:	bf18      	it	ne
 8005596:	2301      	movne	r3, #1
 8005598:	0692      	lsls	r2, r2, #26
 800559a:	d42b      	bmi.n	80055f4 <_printf_common+0xb0>
 800559c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055a0:	4649      	mov	r1, r9
 80055a2:	4638      	mov	r0, r7
 80055a4:	47c0      	blx	r8
 80055a6:	3001      	adds	r0, #1
 80055a8:	d01e      	beq.n	80055e8 <_printf_common+0xa4>
 80055aa:	6823      	ldr	r3, [r4, #0]
 80055ac:	68e5      	ldr	r5, [r4, #12]
 80055ae:	6832      	ldr	r2, [r6, #0]
 80055b0:	f003 0306 	and.w	r3, r3, #6
 80055b4:	2b04      	cmp	r3, #4
 80055b6:	bf08      	it	eq
 80055b8:	1aad      	subeq	r5, r5, r2
 80055ba:	68a3      	ldr	r3, [r4, #8]
 80055bc:	6922      	ldr	r2, [r4, #16]
 80055be:	bf0c      	ite	eq
 80055c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055c4:	2500      	movne	r5, #0
 80055c6:	4293      	cmp	r3, r2
 80055c8:	bfc4      	itt	gt
 80055ca:	1a9b      	subgt	r3, r3, r2
 80055cc:	18ed      	addgt	r5, r5, r3
 80055ce:	2600      	movs	r6, #0
 80055d0:	341a      	adds	r4, #26
 80055d2:	42b5      	cmp	r5, r6
 80055d4:	d11a      	bne.n	800560c <_printf_common+0xc8>
 80055d6:	2000      	movs	r0, #0
 80055d8:	e008      	b.n	80055ec <_printf_common+0xa8>
 80055da:	2301      	movs	r3, #1
 80055dc:	4652      	mov	r2, sl
 80055de:	4649      	mov	r1, r9
 80055e0:	4638      	mov	r0, r7
 80055e2:	47c0      	blx	r8
 80055e4:	3001      	adds	r0, #1
 80055e6:	d103      	bne.n	80055f0 <_printf_common+0xac>
 80055e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f0:	3501      	adds	r5, #1
 80055f2:	e7c6      	b.n	8005582 <_printf_common+0x3e>
 80055f4:	18e1      	adds	r1, r4, r3
 80055f6:	1c5a      	adds	r2, r3, #1
 80055f8:	2030      	movs	r0, #48	; 0x30
 80055fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80055fe:	4422      	add	r2, r4
 8005600:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005604:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005608:	3302      	adds	r3, #2
 800560a:	e7c7      	b.n	800559c <_printf_common+0x58>
 800560c:	2301      	movs	r3, #1
 800560e:	4622      	mov	r2, r4
 8005610:	4649      	mov	r1, r9
 8005612:	4638      	mov	r0, r7
 8005614:	47c0      	blx	r8
 8005616:	3001      	adds	r0, #1
 8005618:	d0e6      	beq.n	80055e8 <_printf_common+0xa4>
 800561a:	3601      	adds	r6, #1
 800561c:	e7d9      	b.n	80055d2 <_printf_common+0x8e>
	...

08005620 <_printf_i>:
 8005620:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005624:	7e0f      	ldrb	r7, [r1, #24]
 8005626:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005628:	2f78      	cmp	r7, #120	; 0x78
 800562a:	4691      	mov	r9, r2
 800562c:	4680      	mov	r8, r0
 800562e:	460c      	mov	r4, r1
 8005630:	469a      	mov	sl, r3
 8005632:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005636:	d807      	bhi.n	8005648 <_printf_i+0x28>
 8005638:	2f62      	cmp	r7, #98	; 0x62
 800563a:	d80a      	bhi.n	8005652 <_printf_i+0x32>
 800563c:	2f00      	cmp	r7, #0
 800563e:	f000 80d8 	beq.w	80057f2 <_printf_i+0x1d2>
 8005642:	2f58      	cmp	r7, #88	; 0x58
 8005644:	f000 80a3 	beq.w	800578e <_printf_i+0x16e>
 8005648:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800564c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005650:	e03a      	b.n	80056c8 <_printf_i+0xa8>
 8005652:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005656:	2b15      	cmp	r3, #21
 8005658:	d8f6      	bhi.n	8005648 <_printf_i+0x28>
 800565a:	a101      	add	r1, pc, #4	; (adr r1, 8005660 <_printf_i+0x40>)
 800565c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005660:	080056b9 	.word	0x080056b9
 8005664:	080056cd 	.word	0x080056cd
 8005668:	08005649 	.word	0x08005649
 800566c:	08005649 	.word	0x08005649
 8005670:	08005649 	.word	0x08005649
 8005674:	08005649 	.word	0x08005649
 8005678:	080056cd 	.word	0x080056cd
 800567c:	08005649 	.word	0x08005649
 8005680:	08005649 	.word	0x08005649
 8005684:	08005649 	.word	0x08005649
 8005688:	08005649 	.word	0x08005649
 800568c:	080057d9 	.word	0x080057d9
 8005690:	080056fd 	.word	0x080056fd
 8005694:	080057bb 	.word	0x080057bb
 8005698:	08005649 	.word	0x08005649
 800569c:	08005649 	.word	0x08005649
 80056a0:	080057fb 	.word	0x080057fb
 80056a4:	08005649 	.word	0x08005649
 80056a8:	080056fd 	.word	0x080056fd
 80056ac:	08005649 	.word	0x08005649
 80056b0:	08005649 	.word	0x08005649
 80056b4:	080057c3 	.word	0x080057c3
 80056b8:	682b      	ldr	r3, [r5, #0]
 80056ba:	1d1a      	adds	r2, r3, #4
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	602a      	str	r2, [r5, #0]
 80056c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056c8:	2301      	movs	r3, #1
 80056ca:	e0a3      	b.n	8005814 <_printf_i+0x1f4>
 80056cc:	6820      	ldr	r0, [r4, #0]
 80056ce:	6829      	ldr	r1, [r5, #0]
 80056d0:	0606      	lsls	r6, r0, #24
 80056d2:	f101 0304 	add.w	r3, r1, #4
 80056d6:	d50a      	bpl.n	80056ee <_printf_i+0xce>
 80056d8:	680e      	ldr	r6, [r1, #0]
 80056da:	602b      	str	r3, [r5, #0]
 80056dc:	2e00      	cmp	r6, #0
 80056de:	da03      	bge.n	80056e8 <_printf_i+0xc8>
 80056e0:	232d      	movs	r3, #45	; 0x2d
 80056e2:	4276      	negs	r6, r6
 80056e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056e8:	485e      	ldr	r0, [pc, #376]	; (8005864 <_printf_i+0x244>)
 80056ea:	230a      	movs	r3, #10
 80056ec:	e019      	b.n	8005722 <_printf_i+0x102>
 80056ee:	680e      	ldr	r6, [r1, #0]
 80056f0:	602b      	str	r3, [r5, #0]
 80056f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80056f6:	bf18      	it	ne
 80056f8:	b236      	sxthne	r6, r6
 80056fa:	e7ef      	b.n	80056dc <_printf_i+0xbc>
 80056fc:	682b      	ldr	r3, [r5, #0]
 80056fe:	6820      	ldr	r0, [r4, #0]
 8005700:	1d19      	adds	r1, r3, #4
 8005702:	6029      	str	r1, [r5, #0]
 8005704:	0601      	lsls	r1, r0, #24
 8005706:	d501      	bpl.n	800570c <_printf_i+0xec>
 8005708:	681e      	ldr	r6, [r3, #0]
 800570a:	e002      	b.n	8005712 <_printf_i+0xf2>
 800570c:	0646      	lsls	r6, r0, #25
 800570e:	d5fb      	bpl.n	8005708 <_printf_i+0xe8>
 8005710:	881e      	ldrh	r6, [r3, #0]
 8005712:	4854      	ldr	r0, [pc, #336]	; (8005864 <_printf_i+0x244>)
 8005714:	2f6f      	cmp	r7, #111	; 0x6f
 8005716:	bf0c      	ite	eq
 8005718:	2308      	moveq	r3, #8
 800571a:	230a      	movne	r3, #10
 800571c:	2100      	movs	r1, #0
 800571e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005722:	6865      	ldr	r5, [r4, #4]
 8005724:	60a5      	str	r5, [r4, #8]
 8005726:	2d00      	cmp	r5, #0
 8005728:	bfa2      	ittt	ge
 800572a:	6821      	ldrge	r1, [r4, #0]
 800572c:	f021 0104 	bicge.w	r1, r1, #4
 8005730:	6021      	strge	r1, [r4, #0]
 8005732:	b90e      	cbnz	r6, 8005738 <_printf_i+0x118>
 8005734:	2d00      	cmp	r5, #0
 8005736:	d04d      	beq.n	80057d4 <_printf_i+0x1b4>
 8005738:	4615      	mov	r5, r2
 800573a:	fbb6 f1f3 	udiv	r1, r6, r3
 800573e:	fb03 6711 	mls	r7, r3, r1, r6
 8005742:	5dc7      	ldrb	r7, [r0, r7]
 8005744:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005748:	4637      	mov	r7, r6
 800574a:	42bb      	cmp	r3, r7
 800574c:	460e      	mov	r6, r1
 800574e:	d9f4      	bls.n	800573a <_printf_i+0x11a>
 8005750:	2b08      	cmp	r3, #8
 8005752:	d10b      	bne.n	800576c <_printf_i+0x14c>
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	07de      	lsls	r6, r3, #31
 8005758:	d508      	bpl.n	800576c <_printf_i+0x14c>
 800575a:	6923      	ldr	r3, [r4, #16]
 800575c:	6861      	ldr	r1, [r4, #4]
 800575e:	4299      	cmp	r1, r3
 8005760:	bfde      	ittt	le
 8005762:	2330      	movle	r3, #48	; 0x30
 8005764:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005768:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800576c:	1b52      	subs	r2, r2, r5
 800576e:	6122      	str	r2, [r4, #16]
 8005770:	f8cd a000 	str.w	sl, [sp]
 8005774:	464b      	mov	r3, r9
 8005776:	aa03      	add	r2, sp, #12
 8005778:	4621      	mov	r1, r4
 800577a:	4640      	mov	r0, r8
 800577c:	f7ff fee2 	bl	8005544 <_printf_common>
 8005780:	3001      	adds	r0, #1
 8005782:	d14c      	bne.n	800581e <_printf_i+0x1fe>
 8005784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005788:	b004      	add	sp, #16
 800578a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800578e:	4835      	ldr	r0, [pc, #212]	; (8005864 <_printf_i+0x244>)
 8005790:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005794:	6829      	ldr	r1, [r5, #0]
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	f851 6b04 	ldr.w	r6, [r1], #4
 800579c:	6029      	str	r1, [r5, #0]
 800579e:	061d      	lsls	r5, r3, #24
 80057a0:	d514      	bpl.n	80057cc <_printf_i+0x1ac>
 80057a2:	07df      	lsls	r7, r3, #31
 80057a4:	bf44      	itt	mi
 80057a6:	f043 0320 	orrmi.w	r3, r3, #32
 80057aa:	6023      	strmi	r3, [r4, #0]
 80057ac:	b91e      	cbnz	r6, 80057b6 <_printf_i+0x196>
 80057ae:	6823      	ldr	r3, [r4, #0]
 80057b0:	f023 0320 	bic.w	r3, r3, #32
 80057b4:	6023      	str	r3, [r4, #0]
 80057b6:	2310      	movs	r3, #16
 80057b8:	e7b0      	b.n	800571c <_printf_i+0xfc>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	f043 0320 	orr.w	r3, r3, #32
 80057c0:	6023      	str	r3, [r4, #0]
 80057c2:	2378      	movs	r3, #120	; 0x78
 80057c4:	4828      	ldr	r0, [pc, #160]	; (8005868 <_printf_i+0x248>)
 80057c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057ca:	e7e3      	b.n	8005794 <_printf_i+0x174>
 80057cc:	0659      	lsls	r1, r3, #25
 80057ce:	bf48      	it	mi
 80057d0:	b2b6      	uxthmi	r6, r6
 80057d2:	e7e6      	b.n	80057a2 <_printf_i+0x182>
 80057d4:	4615      	mov	r5, r2
 80057d6:	e7bb      	b.n	8005750 <_printf_i+0x130>
 80057d8:	682b      	ldr	r3, [r5, #0]
 80057da:	6826      	ldr	r6, [r4, #0]
 80057dc:	6961      	ldr	r1, [r4, #20]
 80057de:	1d18      	adds	r0, r3, #4
 80057e0:	6028      	str	r0, [r5, #0]
 80057e2:	0635      	lsls	r5, r6, #24
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	d501      	bpl.n	80057ec <_printf_i+0x1cc>
 80057e8:	6019      	str	r1, [r3, #0]
 80057ea:	e002      	b.n	80057f2 <_printf_i+0x1d2>
 80057ec:	0670      	lsls	r0, r6, #25
 80057ee:	d5fb      	bpl.n	80057e8 <_printf_i+0x1c8>
 80057f0:	8019      	strh	r1, [r3, #0]
 80057f2:	2300      	movs	r3, #0
 80057f4:	6123      	str	r3, [r4, #16]
 80057f6:	4615      	mov	r5, r2
 80057f8:	e7ba      	b.n	8005770 <_printf_i+0x150>
 80057fa:	682b      	ldr	r3, [r5, #0]
 80057fc:	1d1a      	adds	r2, r3, #4
 80057fe:	602a      	str	r2, [r5, #0]
 8005800:	681d      	ldr	r5, [r3, #0]
 8005802:	6862      	ldr	r2, [r4, #4]
 8005804:	2100      	movs	r1, #0
 8005806:	4628      	mov	r0, r5
 8005808:	f7fa fcba 	bl	8000180 <memchr>
 800580c:	b108      	cbz	r0, 8005812 <_printf_i+0x1f2>
 800580e:	1b40      	subs	r0, r0, r5
 8005810:	6060      	str	r0, [r4, #4]
 8005812:	6863      	ldr	r3, [r4, #4]
 8005814:	6123      	str	r3, [r4, #16]
 8005816:	2300      	movs	r3, #0
 8005818:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800581c:	e7a8      	b.n	8005770 <_printf_i+0x150>
 800581e:	6923      	ldr	r3, [r4, #16]
 8005820:	462a      	mov	r2, r5
 8005822:	4649      	mov	r1, r9
 8005824:	4640      	mov	r0, r8
 8005826:	47d0      	blx	sl
 8005828:	3001      	adds	r0, #1
 800582a:	d0ab      	beq.n	8005784 <_printf_i+0x164>
 800582c:	6823      	ldr	r3, [r4, #0]
 800582e:	079b      	lsls	r3, r3, #30
 8005830:	d413      	bmi.n	800585a <_printf_i+0x23a>
 8005832:	68e0      	ldr	r0, [r4, #12]
 8005834:	9b03      	ldr	r3, [sp, #12]
 8005836:	4298      	cmp	r0, r3
 8005838:	bfb8      	it	lt
 800583a:	4618      	movlt	r0, r3
 800583c:	e7a4      	b.n	8005788 <_printf_i+0x168>
 800583e:	2301      	movs	r3, #1
 8005840:	4632      	mov	r2, r6
 8005842:	4649      	mov	r1, r9
 8005844:	4640      	mov	r0, r8
 8005846:	47d0      	blx	sl
 8005848:	3001      	adds	r0, #1
 800584a:	d09b      	beq.n	8005784 <_printf_i+0x164>
 800584c:	3501      	adds	r5, #1
 800584e:	68e3      	ldr	r3, [r4, #12]
 8005850:	9903      	ldr	r1, [sp, #12]
 8005852:	1a5b      	subs	r3, r3, r1
 8005854:	42ab      	cmp	r3, r5
 8005856:	dcf2      	bgt.n	800583e <_printf_i+0x21e>
 8005858:	e7eb      	b.n	8005832 <_printf_i+0x212>
 800585a:	2500      	movs	r5, #0
 800585c:	f104 0619 	add.w	r6, r4, #25
 8005860:	e7f5      	b.n	800584e <_printf_i+0x22e>
 8005862:	bf00      	nop
 8005864:	08005c4d 	.word	0x08005c4d
 8005868:	08005c5e 	.word	0x08005c5e

0800586c <memmove>:
 800586c:	4288      	cmp	r0, r1
 800586e:	b510      	push	{r4, lr}
 8005870:	eb01 0402 	add.w	r4, r1, r2
 8005874:	d902      	bls.n	800587c <memmove+0x10>
 8005876:	4284      	cmp	r4, r0
 8005878:	4623      	mov	r3, r4
 800587a:	d807      	bhi.n	800588c <memmove+0x20>
 800587c:	1e43      	subs	r3, r0, #1
 800587e:	42a1      	cmp	r1, r4
 8005880:	d008      	beq.n	8005894 <memmove+0x28>
 8005882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005886:	f803 2f01 	strb.w	r2, [r3, #1]!
 800588a:	e7f8      	b.n	800587e <memmove+0x12>
 800588c:	4402      	add	r2, r0
 800588e:	4601      	mov	r1, r0
 8005890:	428a      	cmp	r2, r1
 8005892:	d100      	bne.n	8005896 <memmove+0x2a>
 8005894:	bd10      	pop	{r4, pc}
 8005896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800589a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800589e:	e7f7      	b.n	8005890 <memmove+0x24>

080058a0 <_free_r>:
 80058a0:	b538      	push	{r3, r4, r5, lr}
 80058a2:	4605      	mov	r5, r0
 80058a4:	2900      	cmp	r1, #0
 80058a6:	d041      	beq.n	800592c <_free_r+0x8c>
 80058a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ac:	1f0c      	subs	r4, r1, #4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	bfb8      	it	lt
 80058b2:	18e4      	addlt	r4, r4, r3
 80058b4:	f000 f912 	bl	8005adc <__malloc_lock>
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <_free_r+0x90>)
 80058ba:	6813      	ldr	r3, [r2, #0]
 80058bc:	b933      	cbnz	r3, 80058cc <_free_r+0x2c>
 80058be:	6063      	str	r3, [r4, #4]
 80058c0:	6014      	str	r4, [r2, #0]
 80058c2:	4628      	mov	r0, r5
 80058c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058c8:	f000 b90e 	b.w	8005ae8 <__malloc_unlock>
 80058cc:	42a3      	cmp	r3, r4
 80058ce:	d908      	bls.n	80058e2 <_free_r+0x42>
 80058d0:	6820      	ldr	r0, [r4, #0]
 80058d2:	1821      	adds	r1, r4, r0
 80058d4:	428b      	cmp	r3, r1
 80058d6:	bf01      	itttt	eq
 80058d8:	6819      	ldreq	r1, [r3, #0]
 80058da:	685b      	ldreq	r3, [r3, #4]
 80058dc:	1809      	addeq	r1, r1, r0
 80058de:	6021      	streq	r1, [r4, #0]
 80058e0:	e7ed      	b.n	80058be <_free_r+0x1e>
 80058e2:	461a      	mov	r2, r3
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	b10b      	cbz	r3, 80058ec <_free_r+0x4c>
 80058e8:	42a3      	cmp	r3, r4
 80058ea:	d9fa      	bls.n	80058e2 <_free_r+0x42>
 80058ec:	6811      	ldr	r1, [r2, #0]
 80058ee:	1850      	adds	r0, r2, r1
 80058f0:	42a0      	cmp	r0, r4
 80058f2:	d10b      	bne.n	800590c <_free_r+0x6c>
 80058f4:	6820      	ldr	r0, [r4, #0]
 80058f6:	4401      	add	r1, r0
 80058f8:	1850      	adds	r0, r2, r1
 80058fa:	4283      	cmp	r3, r0
 80058fc:	6011      	str	r1, [r2, #0]
 80058fe:	d1e0      	bne.n	80058c2 <_free_r+0x22>
 8005900:	6818      	ldr	r0, [r3, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	6053      	str	r3, [r2, #4]
 8005906:	4401      	add	r1, r0
 8005908:	6011      	str	r1, [r2, #0]
 800590a:	e7da      	b.n	80058c2 <_free_r+0x22>
 800590c:	d902      	bls.n	8005914 <_free_r+0x74>
 800590e:	230c      	movs	r3, #12
 8005910:	602b      	str	r3, [r5, #0]
 8005912:	e7d6      	b.n	80058c2 <_free_r+0x22>
 8005914:	6820      	ldr	r0, [r4, #0]
 8005916:	1821      	adds	r1, r4, r0
 8005918:	428b      	cmp	r3, r1
 800591a:	bf04      	itt	eq
 800591c:	6819      	ldreq	r1, [r3, #0]
 800591e:	685b      	ldreq	r3, [r3, #4]
 8005920:	6063      	str	r3, [r4, #4]
 8005922:	bf04      	itt	eq
 8005924:	1809      	addeq	r1, r1, r0
 8005926:	6021      	streq	r1, [r4, #0]
 8005928:	6054      	str	r4, [r2, #4]
 800592a:	e7ca      	b.n	80058c2 <_free_r+0x22>
 800592c:	bd38      	pop	{r3, r4, r5, pc}
 800592e:	bf00      	nop
 8005930:	200002b4 	.word	0x200002b4

08005934 <sbrk_aligned>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	4e0e      	ldr	r6, [pc, #56]	; (8005970 <sbrk_aligned+0x3c>)
 8005938:	460c      	mov	r4, r1
 800593a:	6831      	ldr	r1, [r6, #0]
 800593c:	4605      	mov	r5, r0
 800593e:	b911      	cbnz	r1, 8005946 <sbrk_aligned+0x12>
 8005940:	f000 f8bc 	bl	8005abc <_sbrk_r>
 8005944:	6030      	str	r0, [r6, #0]
 8005946:	4621      	mov	r1, r4
 8005948:	4628      	mov	r0, r5
 800594a:	f000 f8b7 	bl	8005abc <_sbrk_r>
 800594e:	1c43      	adds	r3, r0, #1
 8005950:	d00a      	beq.n	8005968 <sbrk_aligned+0x34>
 8005952:	1cc4      	adds	r4, r0, #3
 8005954:	f024 0403 	bic.w	r4, r4, #3
 8005958:	42a0      	cmp	r0, r4
 800595a:	d007      	beq.n	800596c <sbrk_aligned+0x38>
 800595c:	1a21      	subs	r1, r4, r0
 800595e:	4628      	mov	r0, r5
 8005960:	f000 f8ac 	bl	8005abc <_sbrk_r>
 8005964:	3001      	adds	r0, #1
 8005966:	d101      	bne.n	800596c <sbrk_aligned+0x38>
 8005968:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800596c:	4620      	mov	r0, r4
 800596e:	bd70      	pop	{r4, r5, r6, pc}
 8005970:	200002b8 	.word	0x200002b8

08005974 <_malloc_r>:
 8005974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005978:	1ccd      	adds	r5, r1, #3
 800597a:	f025 0503 	bic.w	r5, r5, #3
 800597e:	3508      	adds	r5, #8
 8005980:	2d0c      	cmp	r5, #12
 8005982:	bf38      	it	cc
 8005984:	250c      	movcc	r5, #12
 8005986:	2d00      	cmp	r5, #0
 8005988:	4607      	mov	r7, r0
 800598a:	db01      	blt.n	8005990 <_malloc_r+0x1c>
 800598c:	42a9      	cmp	r1, r5
 800598e:	d905      	bls.n	800599c <_malloc_r+0x28>
 8005990:	230c      	movs	r3, #12
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	2600      	movs	r6, #0
 8005996:	4630      	mov	r0, r6
 8005998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800599c:	4e2e      	ldr	r6, [pc, #184]	; (8005a58 <_malloc_r+0xe4>)
 800599e:	f000 f89d 	bl	8005adc <__malloc_lock>
 80059a2:	6833      	ldr	r3, [r6, #0]
 80059a4:	461c      	mov	r4, r3
 80059a6:	bb34      	cbnz	r4, 80059f6 <_malloc_r+0x82>
 80059a8:	4629      	mov	r1, r5
 80059aa:	4638      	mov	r0, r7
 80059ac:	f7ff ffc2 	bl	8005934 <sbrk_aligned>
 80059b0:	1c43      	adds	r3, r0, #1
 80059b2:	4604      	mov	r4, r0
 80059b4:	d14d      	bne.n	8005a52 <_malloc_r+0xde>
 80059b6:	6834      	ldr	r4, [r6, #0]
 80059b8:	4626      	mov	r6, r4
 80059ba:	2e00      	cmp	r6, #0
 80059bc:	d140      	bne.n	8005a40 <_malloc_r+0xcc>
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	4631      	mov	r1, r6
 80059c2:	4638      	mov	r0, r7
 80059c4:	eb04 0803 	add.w	r8, r4, r3
 80059c8:	f000 f878 	bl	8005abc <_sbrk_r>
 80059cc:	4580      	cmp	r8, r0
 80059ce:	d13a      	bne.n	8005a46 <_malloc_r+0xd2>
 80059d0:	6821      	ldr	r1, [r4, #0]
 80059d2:	3503      	adds	r5, #3
 80059d4:	1a6d      	subs	r5, r5, r1
 80059d6:	f025 0503 	bic.w	r5, r5, #3
 80059da:	3508      	adds	r5, #8
 80059dc:	2d0c      	cmp	r5, #12
 80059de:	bf38      	it	cc
 80059e0:	250c      	movcc	r5, #12
 80059e2:	4629      	mov	r1, r5
 80059e4:	4638      	mov	r0, r7
 80059e6:	f7ff ffa5 	bl	8005934 <sbrk_aligned>
 80059ea:	3001      	adds	r0, #1
 80059ec:	d02b      	beq.n	8005a46 <_malloc_r+0xd2>
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	442b      	add	r3, r5
 80059f2:	6023      	str	r3, [r4, #0]
 80059f4:	e00e      	b.n	8005a14 <_malloc_r+0xa0>
 80059f6:	6822      	ldr	r2, [r4, #0]
 80059f8:	1b52      	subs	r2, r2, r5
 80059fa:	d41e      	bmi.n	8005a3a <_malloc_r+0xc6>
 80059fc:	2a0b      	cmp	r2, #11
 80059fe:	d916      	bls.n	8005a2e <_malloc_r+0xba>
 8005a00:	1961      	adds	r1, r4, r5
 8005a02:	42a3      	cmp	r3, r4
 8005a04:	6025      	str	r5, [r4, #0]
 8005a06:	bf18      	it	ne
 8005a08:	6059      	strne	r1, [r3, #4]
 8005a0a:	6863      	ldr	r3, [r4, #4]
 8005a0c:	bf08      	it	eq
 8005a0e:	6031      	streq	r1, [r6, #0]
 8005a10:	5162      	str	r2, [r4, r5]
 8005a12:	604b      	str	r3, [r1, #4]
 8005a14:	4638      	mov	r0, r7
 8005a16:	f104 060b 	add.w	r6, r4, #11
 8005a1a:	f000 f865 	bl	8005ae8 <__malloc_unlock>
 8005a1e:	f026 0607 	bic.w	r6, r6, #7
 8005a22:	1d23      	adds	r3, r4, #4
 8005a24:	1af2      	subs	r2, r6, r3
 8005a26:	d0b6      	beq.n	8005996 <_malloc_r+0x22>
 8005a28:	1b9b      	subs	r3, r3, r6
 8005a2a:	50a3      	str	r3, [r4, r2]
 8005a2c:	e7b3      	b.n	8005996 <_malloc_r+0x22>
 8005a2e:	6862      	ldr	r2, [r4, #4]
 8005a30:	42a3      	cmp	r3, r4
 8005a32:	bf0c      	ite	eq
 8005a34:	6032      	streq	r2, [r6, #0]
 8005a36:	605a      	strne	r2, [r3, #4]
 8005a38:	e7ec      	b.n	8005a14 <_malloc_r+0xa0>
 8005a3a:	4623      	mov	r3, r4
 8005a3c:	6864      	ldr	r4, [r4, #4]
 8005a3e:	e7b2      	b.n	80059a6 <_malloc_r+0x32>
 8005a40:	4634      	mov	r4, r6
 8005a42:	6876      	ldr	r6, [r6, #4]
 8005a44:	e7b9      	b.n	80059ba <_malloc_r+0x46>
 8005a46:	230c      	movs	r3, #12
 8005a48:	603b      	str	r3, [r7, #0]
 8005a4a:	4638      	mov	r0, r7
 8005a4c:	f000 f84c 	bl	8005ae8 <__malloc_unlock>
 8005a50:	e7a1      	b.n	8005996 <_malloc_r+0x22>
 8005a52:	6025      	str	r5, [r4, #0]
 8005a54:	e7de      	b.n	8005a14 <_malloc_r+0xa0>
 8005a56:	bf00      	nop
 8005a58:	200002b4 	.word	0x200002b4

08005a5c <_realloc_r>:
 8005a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a60:	4680      	mov	r8, r0
 8005a62:	4614      	mov	r4, r2
 8005a64:	460e      	mov	r6, r1
 8005a66:	b921      	cbnz	r1, 8005a72 <_realloc_r+0x16>
 8005a68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a6c:	4611      	mov	r1, r2
 8005a6e:	f7ff bf81 	b.w	8005974 <_malloc_r>
 8005a72:	b92a      	cbnz	r2, 8005a80 <_realloc_r+0x24>
 8005a74:	f7ff ff14 	bl	80058a0 <_free_r>
 8005a78:	4625      	mov	r5, r4
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a80:	f000 f838 	bl	8005af4 <_malloc_usable_size_r>
 8005a84:	4284      	cmp	r4, r0
 8005a86:	4607      	mov	r7, r0
 8005a88:	d802      	bhi.n	8005a90 <_realloc_r+0x34>
 8005a8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a8e:	d812      	bhi.n	8005ab6 <_realloc_r+0x5a>
 8005a90:	4621      	mov	r1, r4
 8005a92:	4640      	mov	r0, r8
 8005a94:	f7ff ff6e 	bl	8005974 <_malloc_r>
 8005a98:	4605      	mov	r5, r0
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d0ed      	beq.n	8005a7a <_realloc_r+0x1e>
 8005a9e:	42bc      	cmp	r4, r7
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	bf28      	it	cs
 8005aa6:	463a      	movcs	r2, r7
 8005aa8:	f7ff fb92 	bl	80051d0 <memcpy>
 8005aac:	4631      	mov	r1, r6
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f7ff fef6 	bl	80058a0 <_free_r>
 8005ab4:	e7e1      	b.n	8005a7a <_realloc_r+0x1e>
 8005ab6:	4635      	mov	r5, r6
 8005ab8:	e7df      	b.n	8005a7a <_realloc_r+0x1e>
	...

08005abc <_sbrk_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	4d06      	ldr	r5, [pc, #24]	; (8005ad8 <_sbrk_r+0x1c>)
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	4604      	mov	r4, r0
 8005ac4:	4608      	mov	r0, r1
 8005ac6:	602b      	str	r3, [r5, #0]
 8005ac8:	f7fc f842 	bl	8001b50 <_sbrk>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d102      	bne.n	8005ad6 <_sbrk_r+0x1a>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	b103      	cbz	r3, 8005ad6 <_sbrk_r+0x1a>
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	200002bc 	.word	0x200002bc

08005adc <__malloc_lock>:
 8005adc:	4801      	ldr	r0, [pc, #4]	; (8005ae4 <__malloc_lock+0x8>)
 8005ade:	f000 b811 	b.w	8005b04 <__retarget_lock_acquire_recursive>
 8005ae2:	bf00      	nop
 8005ae4:	200002c0 	.word	0x200002c0

08005ae8 <__malloc_unlock>:
 8005ae8:	4801      	ldr	r0, [pc, #4]	; (8005af0 <__malloc_unlock+0x8>)
 8005aea:	f000 b80c 	b.w	8005b06 <__retarget_lock_release_recursive>
 8005aee:	bf00      	nop
 8005af0:	200002c0 	.word	0x200002c0

08005af4 <_malloc_usable_size_r>:
 8005af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005af8:	1f18      	subs	r0, r3, #4
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	bfbc      	itt	lt
 8005afe:	580b      	ldrlt	r3, [r1, r0]
 8005b00:	18c0      	addlt	r0, r0, r3
 8005b02:	4770      	bx	lr

08005b04 <__retarget_lock_acquire_recursive>:
 8005b04:	4770      	bx	lr

08005b06 <__retarget_lock_release_recursive>:
 8005b06:	4770      	bx	lr

08005b08 <_init>:
 8005b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0a:	bf00      	nop
 8005b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b0e:	bc08      	pop	{r3}
 8005b10:	469e      	mov	lr, r3
 8005b12:	4770      	bx	lr

08005b14 <_fini>:
 8005b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b16:	bf00      	nop
 8005b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b1a:	bc08      	pop	{r3}
 8005b1c:	469e      	mov	lr, r3
 8005b1e:	4770      	bx	lr
