{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666551904606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666551904607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 23 14:05:04 2022 " "Processing started: Sun Oct 23 14:05:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666551904607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551904607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contador -c Contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contador -c Contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551904607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666551905019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666551905019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-contar " "Found design unit 1: Contador-contar" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_F-func " "Found design unit 1: Contador_F-func" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_F " "Found entity 1: Contador_F" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Deco-decodificar " "Found design unit 1: Deco-decodificar" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Deco.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Deco.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xs3_alg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xs3_alg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XS3_alg-algoritmo " "Found design unit 1: XS3_alg-algoritmo" {  } { { "XS3_alg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/XS3_alg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914100 ""} { "Info" "ISGN_ENTITY_NAME" "1 XS3_alg " "Found entity 1: XS3_alg" {  } { { "XS3_alg.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/XS3_alg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/anti_rebote.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914101 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/anti_rebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/div_frec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914102 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector-seleccion " "Found design unit 1: Selector-seleccion" {  } { { "selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/selector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "selector.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/selector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexor-seleccion " "Found design unit 1: Multiplexor-seleccion" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Multiplexor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Multiplexor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666551914105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Contador_F " "Elaborating entity \"Contador_F\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666551914134 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7 Contador_F.vhd(11) " "VHDL Signal Declaration warning at Contador_F.vhd(11): used implicit default value for signal \"seg7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666551914134 "|Contador_F"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gnd_i Contador_F.vhd(12) " "VHDL Signal Declaration warning at Contador_F.vhd(12): used implicit default value for signal \"gnd_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666551914135 "|Contador_F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_Sel Contador_F.vhd(18) " "Verilog HDL or VHDL warning at Contador_F.vhd(18): object \"clk_Sel\" assigned a value but never read" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666551914135 "|Contador_F"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclos_Cont Contador_F.vhd(19) " "VHDL Signal Declaration warning at Contador_F.vhd(19): used explicit default value for signal \"ciclos_Cont\" because signal was never assigned a value" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666551914135 "|Contador_F"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ciclos_Sel Contador_F.vhd(20) " "VHDL Signal Declaration warning at Contador_F.vhd(20): used explicit default value for signal \"ciclos_Sel\" because signal was never assigned a value" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666551914135 "|Contador_F"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_BCD Contador_F.vhd(23) " "Verilog HDL or VHDL warning at Contador_F.vhd(23): object \"sig_BCD\" assigned a value but never read" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666551914135 "|Contador_F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:frec_Cont " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:frec_Cont\"" {  } { { "Contador_F.vhd" "frec_Cont" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666551914143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:ent_cont " "Elaborating entity \"Contador\" for hierarchy \"Contador:ent_cont\"" {  } { { "Contador_F.vhd" "ent_cont" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666551914144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XS3_alg XS3_alg:ent_alg " "Elaborating entity \"XS3_alg\" for hierarchy \"XS3_alg:ent_alg\"" {  } { { "Contador_F.vhd" "ent_alg" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666551914151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] GND " "Pin \"seg7\[6\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_i\[0\] GND " "Pin \"gnd_i\[0\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|gnd_i[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_i\[1\] GND " "Pin \"gnd_i\[1\]\" is stuck at GND" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666551914485 "|Contador_F|gnd_i[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666551914485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666551914648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666551914648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Contador_F.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Contador/Contador_F.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666551914684 "|Contador_F|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666551914684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666551914684 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666551914684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666551914684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666551914699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 14:05:14 2022 " "Processing ended: Sun Oct 23 14:05:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666551914699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666551914699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666551914699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666551914699 ""}
