20:03:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
20:03:15 INFO  : XSCT server has started successfully.
20:03:15 INFO  : Successfully done setting XSCT server connection channel  
20:03:15 INFO  : plnx-install-location is set to ''
20:03:15 INFO  : Successfully done setting workspace for the tool. 
20:03:31 INFO  : Platform repository initialization has completed.
20:03:31 INFO  : Registering command handlers for Vitis TCF services
20:03:36 INFO  : Successfully done query RDI_DATADIR 
20:04:34 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
20:04:34 INFO  : Result from executing command 'getPlatforms': 
20:04:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:04:34 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
20:04:45 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
20:05:35 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
20:05:35 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
20:05:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:05:45 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:06:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:06:34 INFO  : 'jtag frequency' command is executed.
20:06:34 INFO  : Context for 'APU' is selected.
20:06:34 INFO  : System reset is completed.
20:06:37 INFO  : 'after 3000' command is executed.
20:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:06:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:06:40 INFO  : Context for 'APU' is selected.
20:06:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:40 INFO  : Context for 'APU' is selected.
20:06:40 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:06:41 INFO  : 'ps7_init' command is executed.
20:06:41 INFO  : 'ps7_post_config' command is executed.
20:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:41 INFO  : 'con' command is executed.
20:06:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:41 INFO  : Disconnected from the channel tcfchan#3.
20:13:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:13:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:14:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:21 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:37 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:16:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:17:06 INFO  : 'jtag frequency' command is executed.
20:17:06 INFO  : Context for 'APU' is selected.
20:17:06 INFO  : System reset is completed.
20:17:09 INFO  : 'after 3000' command is executed.
20:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:17:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:17:12 INFO  : Context for 'APU' is selected.
20:17:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:17:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:12 INFO  : Context for 'APU' is selected.
20:17:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:17:12 INFO  : 'ps7_init' command is executed.
20:17:13 INFO  : 'ps7_post_config' command is executed.
20:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:13 INFO  : 'con' command is executed.
20:17:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:13 INFO  : Disconnected from the channel tcfchan#5.
20:19:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:19:15 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:19:37 INFO  : 'jtag frequency' command is executed.
20:19:37 INFO  : Context for 'APU' is selected.
20:19:37 INFO  : System reset is completed.
20:19:40 INFO  : 'after 3000' command is executed.
20:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:19:43 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:19:43 INFO  : Context for 'APU' is selected.
20:19:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:43 INFO  : Context for 'APU' is selected.
20:19:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:19:44 INFO  : 'ps7_init' command is executed.
20:19:44 INFO  : 'ps7_post_config' command is executed.
20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:44 INFO  : 'con' command is executed.
20:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:44 INFO  : Disconnected from the channel tcfchan#7.
20:21:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:21:18 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:21:31 INFO  : 'jtag frequency' command is executed.
20:21:31 INFO  : Context for 'APU' is selected.
20:21:31 INFO  : System reset is completed.
20:21:34 INFO  : 'after 3000' command is executed.
20:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:21:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:21:37 INFO  : 'ps7_init' command is executed.
20:21:37 INFO  : 'ps7_post_config' command is executed.
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:38 INFO  : 'con' command is executed.
20:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:21:38 INFO  : Disconnected from the channel tcfchan#9.
20:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:23:17 INFO  : 'jtag frequency' command is executed.
20:23:17 INFO  : Context for 'APU' is selected.
20:23:18 INFO  : System reset is completed.
20:23:21 INFO  : 'after 3000' command is executed.
20:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:23:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:23 INFO  : Context for 'APU' is selected.
20:23:23 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:23:24 INFO  : 'ps7_init' command is executed.
20:23:24 INFO  : 'ps7_post_config' command is executed.
20:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:24 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:25 INFO  : 'con' command is executed.
20:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:25 INFO  : Disconnected from the channel tcfchan#10.
20:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:24:15 INFO  : 'jtag frequency' command is executed.
20:24:15 INFO  : Context for 'APU' is selected.
20:24:15 INFO  : System reset is completed.
20:24:18 INFO  : 'after 3000' command is executed.
20:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:24:21 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:21 INFO  : Context for 'APU' is selected.
20:24:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:24:22 INFO  : 'ps7_init' command is executed.
20:24:22 INFO  : 'ps7_post_config' command is executed.
20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:22 INFO  : 'con' command is executed.
20:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:22 INFO  : Disconnected from the channel tcfchan#11.
20:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:25:40 INFO  : 'jtag frequency' command is executed.
20:25:40 INFO  : Context for 'APU' is selected.
20:25:40 INFO  : System reset is completed.
20:25:43 INFO  : 'after 3000' command is executed.
20:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:25:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:25:46 INFO  : Context for 'APU' is selected.
20:25:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:46 INFO  : Context for 'APU' is selected.
20:25:46 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:25:47 INFO  : 'ps7_init' command is executed.
20:25:47 INFO  : 'ps7_post_config' command is executed.
20:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:47 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:48 INFO  : 'con' command is executed.
20:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:25:48 INFO  : Disconnected from the channel tcfchan#12.
20:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:26:41 INFO  : 'jtag frequency' command is executed.
20:26:41 INFO  : Context for 'APU' is selected.
20:26:41 INFO  : System reset is completed.
20:26:44 INFO  : 'after 3000' command is executed.
20:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:26:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:26:46 INFO  : Context for 'APU' is selected.
20:26:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:47 INFO  : Context for 'APU' is selected.
20:26:47 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:26:47 INFO  : 'ps7_init' command is executed.
20:26:47 INFO  : 'ps7_post_config' command is executed.
20:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:48 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:48 INFO  : 'con' command is executed.
20:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:48 INFO  : Disconnected from the channel tcfchan#13.
20:27:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:28:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:28:21 INFO  : 'jtag frequency' command is executed.
20:28:21 INFO  : Context for 'APU' is selected.
20:28:21 INFO  : System reset is completed.
20:28:24 INFO  : 'after 3000' command is executed.
20:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:28:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:28:26 INFO  : Context for 'APU' is selected.
20:28:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:26 INFO  : Context for 'APU' is selected.
20:28:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:28:27 INFO  : 'ps7_init' command is executed.
20:28:27 INFO  : 'ps7_post_config' command is executed.
20:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : 'con' command is executed.
20:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:28 INFO  : Disconnected from the channel tcfchan#15.
20:33:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:33:57 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
20:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
20:34:13 INFO  : 'jtag frequency' command is executed.
20:34:13 INFO  : Context for 'APU' is selected.
20:34:13 INFO  : System reset is completed.
20:34:16 INFO  : 'after 3000' command is executed.
20:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
20:34:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
20:34:19 INFO  : Context for 'APU' is selected.
20:34:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
20:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:19 INFO  : Context for 'APU' is selected.
20:34:19 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
20:34:20 INFO  : 'ps7_init' command is executed.
20:34:20 INFO  : 'ps7_post_config' command is executed.
20:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:20 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:20 INFO  : 'con' command is executed.
20:34:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:20 INFO  : Disconnected from the channel tcfchan#17.
10:07:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
10:07:48 INFO  : XSCT server has started successfully.
10:07:49 INFO  : Platform repository initialization has completed.
10:07:49 INFO  : Registering command handlers for Vitis TCF services
10:07:49 INFO  : plnx-install-location is set to ''
10:07:49 INFO  : Successfully done setting XSCT server connection channel  
10:07:49 INFO  : Successfully done query RDI_DATADIR 
10:07:49 INFO  : Successfully done setting workspace for the tool. 
20:44:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
20:44:47 INFO  : XSCT server has started successfully.
20:44:48 INFO  : plnx-install-location is set to ''
20:44:48 INFO  : Successfully done setting XSCT server connection channel  
20:44:48 INFO  : Successfully done setting workspace for the tool. 
20:45:08 INFO  : Registering command handlers for Vitis TCF services
20:45:09 INFO  : Platform repository initialization has completed.
20:45:12 INFO  : Successfully done query RDI_DATADIR 
21:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:48:27 ERROR : 'fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit' is cancelled.
21:55:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
21:56:02 INFO  : XSCT server has started successfully.
21:56:02 INFO  : plnx-install-location is set to ''
21:56:02 INFO  : Successfully done setting XSCT server connection channel  
21:56:02 INFO  : Successfully done setting workspace for the tool. 
21:56:22 INFO  : Registering command handlers for Vitis TCF services
21:56:23 INFO  : Platform repository initialization has completed.
21:56:27 INFO  : Successfully done query RDI_DATADIR 
21:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:56:43 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:57:12 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
21:57:12 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
21:57:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
21:57:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
21:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:57:36 INFO  : 'jtag frequency' command is executed.
21:57:36 INFO  : Context for 'APU' is selected.
21:57:36 INFO  : System reset is completed.
21:57:39 INFO  : 'after 3000' command is executed.
21:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:57:41 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:57:41 INFO  : Context for 'APU' is selected.
21:57:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:57:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:41 INFO  : Context for 'APU' is selected.
21:57:41 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:57:42 INFO  : 'ps7_init' command is executed.
21:57:42 INFO  : 'ps7_post_config' command is executed.
21:57:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:42 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:43 INFO  : 'con' command is executed.
21:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:43 INFO  : Disconnected from the channel tcfchan#1.
21:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:58:43 INFO  : 'jtag frequency' command is executed.
21:58:43 INFO  : Context for 'APU' is selected.
21:58:43 INFO  : System reset is completed.
21:58:46 INFO  : 'after 3000' command is executed.
21:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:58:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:58:49 INFO  : Context for 'APU' is selected.
21:58:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:58:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:51 INFO  : Context for 'APU' is selected.
21:58:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:58:52 INFO  : 'ps7_init' command is executed.
21:58:52 INFO  : 'ps7_post_config' command is executed.
21:58:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:53 INFO  : 'con' command is executed.
21:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:53 INFO  : Disconnected from the channel tcfchan#5.
22:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:01:28 INFO  : 'jtag frequency' command is executed.
22:01:28 INFO  : Context for 'APU' is selected.
22:01:28 INFO  : System reset is completed.
22:01:31 INFO  : 'after 3000' command is executed.
22:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:01:34 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:01:34 INFO  : Context for 'APU' is selected.
22:01:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:34 INFO  : Context for 'APU' is selected.
22:01:34 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:01:34 INFO  : 'ps7_init' command is executed.
22:01:34 INFO  : 'ps7_post_config' command is executed.
22:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:35 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:35 INFO  : 'con' command is executed.
22:01:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:35 INFO  : Disconnected from the channel tcfchan#6.
22:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:01:51 INFO  : 'jtag frequency' command is executed.
22:01:51 INFO  : Context for 'APU' is selected.
22:01:51 INFO  : System reset is completed.
22:01:54 INFO  : 'after 3000' command is executed.
22:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:01:57 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:01:57 INFO  : Context for 'APU' is selected.
22:01:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:01:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:57 INFO  : Context for 'APU' is selected.
22:01:57 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:01:58 INFO  : 'ps7_init' command is executed.
22:01:58 INFO  : 'ps7_post_config' command is executed.
22:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:58 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:58 INFO  : 'con' command is executed.
22:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:58 INFO  : Disconnected from the channel tcfchan#7.
22:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:04:17 INFO  : 'jtag frequency' command is executed.
22:04:17 INFO  : Context for 'APU' is selected.
22:04:17 INFO  : System reset is completed.
22:04:20 INFO  : 'after 3000' command is executed.
22:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:04:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:04:23 INFO  : Context for 'APU' is selected.
22:04:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:04:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:23 INFO  : Context for 'APU' is selected.
22:04:23 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:04:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:04:24 INFO  : 'ps7_init' command is executed.
22:04:24 INFO  : 'jtag frequency' command is executed.
22:04:24 INFO  : 'ps7_post_config' command is executed.
22:04:24 INFO  : Context for 'APU' is selected.
22:04:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:24 INFO  : System reset is completed.
22:04:24 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
22:04:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
----------------End of Script----------------

22:04:24 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
22:04:27 INFO  : 'after 3000' command is executed.
22:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:04:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:04:30 INFO  : Context for 'APU' is selected.
22:04:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:30 INFO  : Context for 'APU' is selected.
22:04:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:04:30 INFO  : 'ps7_init' command is executed.
22:04:30 INFO  : 'ps7_post_config' command is executed.
22:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:31 INFO  : 'con' command is executed.
22:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:31 INFO  : Disconnected from the channel tcfchan#8.
22:04:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:04:46 INFO  : 'jtag frequency' command is executed.
22:04:46 INFO  : Context for 'APU' is selected.
22:04:46 INFO  : System reset is completed.
22:04:49 INFO  : 'after 3000' command is executed.
22:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:04:51 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:04:51 INFO  : Context for 'APU' is selected.
22:04:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:51 INFO  : Context for 'APU' is selected.
22:04:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:04:52 INFO  : 'ps7_init' command is executed.
22:04:52 INFO  : 'ps7_post_config' command is executed.
22:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:52 INFO  : 'con' command is executed.
22:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:52 INFO  : Disconnected from the channel tcfchan#9.
22:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:05:25 INFO  : 'jtag frequency' command is executed.
22:05:25 INFO  : Context for 'APU' is selected.
22:05:25 INFO  : System reset is completed.
22:05:28 INFO  : 'after 3000' command is executed.
22:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:05:31 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:05:31 INFO  : Context for 'APU' is selected.
22:05:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:31 INFO  : Context for 'APU' is selected.
22:05:31 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:05:31 INFO  : 'ps7_init' command is executed.
22:05:31 INFO  : 'ps7_post_config' command is executed.
22:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:32 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:32 INFO  : 'con' command is executed.
22:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:32 INFO  : Disconnected from the channel tcfchan#10.
22:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:05:47 INFO  : 'jtag frequency' command is executed.
22:05:47 INFO  : Context for 'APU' is selected.
22:05:47 INFO  : System reset is completed.
22:05:50 INFO  : 'after 3000' command is executed.
22:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:05:52 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
22:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
22:05:53 INFO  : 'ps7_init' command is executed.
22:05:53 INFO  : 'ps7_post_config' command is executed.
22:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:54 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:54 INFO  : 'con' command is executed.
22:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:54 INFO  : Disconnected from the channel tcfchan#11.
14:20:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
14:20:52 INFO  : Registering command handlers for Vitis TCF services
14:20:52 INFO  : Platform repository initialization has completed.
14:20:53 INFO  : XSCT server has started successfully.
14:20:53 INFO  : Successfully done setting XSCT server connection channel  
14:20:53 INFO  : plnx-install-location is set to ''
14:20:57 INFO  : Successfully done setting workspace for the tool. 
14:20:57 INFO  : Successfully done query RDI_DATADIR 
14:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:25:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:26:13 INFO  : 'jtag frequency' command is executed.
14:26:13 INFO  : Context for 'APU' is selected.
14:26:13 INFO  : System reset is completed.
14:26:16 INFO  : 'after 3000' command is executed.
14:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:26:19 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
14:26:19 INFO  : Context for 'APU' is selected.
14:26:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
14:26:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:19 INFO  : Context for 'APU' is selected.
14:26:19 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
14:26:19 INFO  : 'ps7_init' command is executed.
14:26:19 INFO  : 'ps7_post_config' command is executed.
14:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:20 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:20 INFO  : 'con' command is executed.
14:26:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
14:26:41 INFO  : Disconnected from the channel tcfchan#1.
14:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:26:42 INFO  : 'jtag frequency' command is executed.
14:26:43 INFO  : Context for 'APU' is selected.
14:26:43 INFO  : System reset is completed.
14:26:46 INFO  : 'after 3000' command is executed.
14:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:26:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
14:26:49 INFO  : Context for 'APU' is selected.
14:26:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
14:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:51 INFO  : Context for 'APU' is selected.
14:26:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
14:26:51 INFO  : 'ps7_init' command is executed.
14:26:52 INFO  : 'ps7_post_config' command is executed.
14:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:52 INFO  : 'con' command is executed.
14:26:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:26:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
14:27:23 INFO  : Disconnected from the channel tcfchan#2.
14:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
14:27:24 INFO  : 'jtag frequency' command is executed.
14:27:26 INFO  : Context for 'APU' is selected.
14:27:26 INFO  : System reset is completed.
14:27:29 INFO  : 'after 3000' command is executed.
14:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
14:27:32 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
14:27:32 INFO  : Context for 'APU' is selected.
14:27:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
14:27:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:34 INFO  : Context for 'APU' is selected.
14:27:34 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
14:27:34 INFO  : 'ps7_init' command is executed.
14:27:35 INFO  : 'ps7_post_config' command is executed.
14:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:35 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:35 INFO  : 'con' command is executed.
14:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:35 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
14:39:25 INFO  : Disconnected from the channel tcfchan#3.
21:33:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
21:33:29 INFO  : XSCT server has started successfully.
21:33:29 INFO  : plnx-install-location is set to ''
21:33:29 INFO  : Successfully done setting XSCT server connection channel  
21:33:29 INFO  : Successfully done setting workspace for the tool. 
21:33:41 ERROR : Hardware specification file is not configured properly in the launch configuration 'Debugger_application_project_GSR-Default'. 
Make sure that the application 'application_project_GSR' is built properly for configuration 'Debug' before launching.
21:33:50 INFO  : Registering command handlers for Vitis TCF services
21:33:50 INFO  : Platform repository initialization has completed.
21:33:53 INFO  : Successfully done query RDI_DATADIR 
21:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:34:21 INFO  : 'jtag frequency' command is executed.
21:34:21 INFO  : Context for 'APU' is selected.
21:34:21 INFO  : System reset is completed.
21:34:24 INFO  : 'after 3000' command is executed.
21:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:34:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:34:27 INFO  : 'ps7_init' command is executed.
21:34:27 INFO  : 'ps7_post_config' command is executed.
21:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : 'con' command is executed.
21:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:27 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
21:37:51 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
21:37:51 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
21:37:51 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
21:37:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
21:38:22 INFO  : Disconnected from the channel tcfchan#1.
21:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:38:23 INFO  : 'jtag frequency' command is executed.
21:38:23 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : System reset is completed.
21:38:26 INFO  : 'after 3000' command is executed.
21:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:38:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:38:29 INFO  : Context for 'APU' is selected.
21:38:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:38:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:31 INFO  : Context for 'APU' is selected.
21:38:31 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:38:31 INFO  : 'ps7_init' command is executed.
21:38:31 INFO  : 'ps7_post_config' command is executed.
21:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:32 INFO  : 'con' command is executed.
21:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:38:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
21:40:55 INFO  : Disconnected from the channel tcfchan#5.
21:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:40:56 INFO  : 'jtag frequency' command is executed.
21:40:57 INFO  : Context for 'APU' is selected.
21:40:57 INFO  : System reset is completed.
21:41:00 INFO  : 'after 3000' command is executed.
21:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:41:03 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:41:03 INFO  : Context for 'APU' is selected.
21:41:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:03 INFO  : Context for 'APU' is selected.
21:41:03 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:41:03 INFO  : 'ps7_init' command is executed.
21:41:03 INFO  : 'ps7_post_config' command is executed.
21:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:03 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:04 INFO  : 'con' command is executed.
21:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:04 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
21:47:01 INFO  : Disconnected from the channel tcfchan#6.
21:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:47:02 INFO  : 'jtag frequency' command is executed.
21:47:03 INFO  : Context for 'APU' is selected.
21:47:03 INFO  : System reset is completed.
21:47:06 INFO  : 'after 3000' command is executed.
21:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:47:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
21:47:09 INFO  : Context for 'APU' is selected.
21:47:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
21:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:09 INFO  : Context for 'APU' is selected.
21:47:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
21:47:09 INFO  : 'ps7_init' command is executed.
21:47:09 INFO  : 'ps7_post_config' command is executed.
21:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:09 INFO  : 'con' command is executed.
21:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:47:09 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
21:48:45 INFO  : Disconnected from the channel tcfchan#7.
12:47:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
12:47:57 INFO  : Registering command handlers for Vitis TCF services
12:47:58 INFO  : Platform repository initialization has completed.
12:47:59 INFO  : XSCT server has started successfully.
12:47:59 INFO  : Successfully done setting XSCT server connection channel  
12:47:59 INFO  : plnx-install-location is set to ''
12:48:04 INFO  : Successfully done setting workspace for the tool. 
12:48:04 INFO  : Successfully done query RDI_DATADIR 
12:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
12:55:33 INFO  : 'jtag frequency' command is executed.
12:55:33 INFO  : Context for 'APU' is selected.
12:55:33 INFO  : System reset is completed.
12:55:36 INFO  : 'after 3000' command is executed.
12:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
12:55:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
12:55:39 INFO  : Context for 'APU' is selected.
12:55:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
12:55:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:39 INFO  : Context for 'APU' is selected.
12:55:39 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
12:55:40 INFO  : 'ps7_init' command is executed.
12:55:40 INFO  : 'ps7_post_config' command is executed.
12:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:40 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:40 INFO  : 'con' command is executed.
12:55:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:40 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
13:38:25 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
13:38:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

13:46:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
13:46:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

13:46:19 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
13:46:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

13:46:43 INFO  : Disconnected from the channel tcfchan#1.
13:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:46:44 INFO  : 'jtag frequency' command is executed.
13:46:46 INFO  : Context for 'APU' is selected.
13:46:46 INFO  : System reset is completed.
13:46:49 INFO  : 'after 3000' command is executed.
13:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:46:52 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
13:46:52 INFO  : Context for 'APU' is selected.
13:46:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
13:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:54 INFO  : Context for 'APU' is selected.
13:46:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
13:46:55 INFO  : 'ps7_init' command is executed.
13:46:55 INFO  : 'ps7_post_config' command is executed.
13:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:55 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:55 INFO  : 'con' command is executed.
13:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:55 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
13:49:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
13:49:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

13:49:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
13:49:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

13:49:19 INFO  : Disconnected from the channel tcfchan#5.
13:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
13:49:20 INFO  : 'jtag frequency' command is executed.
13:49:20 INFO  : Context for 'APU' is selected.
13:49:20 INFO  : System reset is completed.
13:49:23 INFO  : 'after 3000' command is executed.
13:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
13:49:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
13:49:26 INFO  : Context for 'APU' is selected.
13:49:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
13:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:28 INFO  : Context for 'APU' is selected.
13:49:28 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
13:49:29 INFO  : 'ps7_init' command is executed.
13:49:29 INFO  : 'ps7_post_config' command is executed.
13:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:29 INFO  : 'con' command is executed.
13:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:13:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:13:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:14:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:14:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:14:29 INFO  : Disconnected from the channel tcfchan#8.
15:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:14:31 ERROR : port closed
15:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:14:31 ERROR : port closed
15:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:14:36 INFO  : 'jtag frequency' command is executed.
15:14:36 INFO  : Context for 'APU' is selected.
15:14:36 INFO  : System reset is completed.
15:14:39 INFO  : 'after 3000' command is executed.
15:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:14:41 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:14:41 INFO  : Context for 'APU' is selected.
15:14:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:14:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:43 INFO  : Context for 'APU' is selected.
15:14:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:14:44 INFO  : 'ps7_init' command is executed.
15:14:44 INFO  : 'ps7_post_config' command is executed.
15:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:45 INFO  : 'con' command is executed.
15:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:15:26 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:15:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:16:09 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:16:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:16:26 INFO  : Disconnected from the channel tcfchan#11.
15:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:16:28 INFO  : 'jtag frequency' command is executed.
15:16:28 INFO  : Context for 'APU' is selected.
15:16:28 INFO  : System reset is completed.
15:16:31 INFO  : 'after 3000' command is executed.
15:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:16:33 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:16:33 INFO  : Context for 'APU' is selected.
15:16:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:36 INFO  : Context for 'APU' is selected.
15:16:36 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:16:37 INFO  : 'ps7_init' command is executed.
15:16:37 INFO  : 'ps7_post_config' command is executed.
15:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:37 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:37 INFO  : 'con' command is executed.
15:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:37 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:26:01 INFO  : Disconnected from the channel tcfchan#14.
15:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:26:02 INFO  : 'jtag frequency' command is executed.
15:26:04 INFO  : Context for 'APU' is selected.
15:26:04 INFO  : System reset is completed.
15:26:07 INFO  : 'after 3000' command is executed.
15:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:26:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:26:10 INFO  : Context for 'APU' is selected.
15:26:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:12 INFO  : Context for 'APU' is selected.
15:26:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:26:13 INFO  : 'ps7_init' command is executed.
15:26:13 INFO  : 'ps7_post_config' command is executed.
15:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:13 INFO  : 'con' command is executed.
15:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:13 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:37:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:37:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:37:30 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:37:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:37:45 INFO  : Disconnected from the channel tcfchan#15.
15:37:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:37:46 INFO  : 'jtag frequency' command is executed.
15:37:46 INFO  : Context for 'APU' is selected.
15:37:46 INFO  : System reset is completed.
15:37:49 INFO  : 'after 3000' command is executed.
15:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:37:51 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:37:51 INFO  : Context for 'APU' is selected.
15:37:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:54 INFO  : Context for 'APU' is selected.
15:37:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:37:54 INFO  : 'ps7_init' command is executed.
15:37:54 INFO  : 'ps7_post_config' command is executed.
15:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:55 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:55 INFO  : 'con' command is executed.
15:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:37:55 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:40:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:40:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:40:57 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:40:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:41:09 INFO  : Disconnected from the channel tcfchan#18.
15:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:41:10 INFO  : 'jtag frequency' command is executed.
15:41:10 INFO  : Context for 'APU' is selected.
15:41:10 INFO  : System reset is completed.
15:41:13 INFO  : 'after 3000' command is executed.
15:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:41:16 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:41:16 INFO  : Context for 'APU' is selected.
15:41:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:19 INFO  : Context for 'APU' is selected.
15:41:19 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:41:19 INFO  : 'ps7_init' command is executed.
15:41:19 INFO  : 'ps7_post_config' command is executed.
15:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:19 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:20 INFO  : 'con' command is executed.
15:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:41:20 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:43:59 INFO  : Disconnected from the channel tcfchan#21.
15:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:44:00 INFO  : 'jtag frequency' command is executed.
15:44:02 INFO  : Context for 'APU' is selected.
15:44:02 INFO  : System reset is completed.
15:44:05 INFO  : 'after 3000' command is executed.
15:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:44:08 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:44:08 INFO  : Context for 'APU' is selected.
15:44:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:10 INFO  : Context for 'APU' is selected.
15:44:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:44:11 INFO  : 'ps7_init' command is executed.
15:44:11 INFO  : 'ps7_post_config' command is executed.
15:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:11 INFO  : 'con' command is executed.
15:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:49:06 INFO  : Disconnected from the channel tcfchan#22.
15:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:49:07 INFO  : 'jtag frequency' command is executed.
15:49:07 INFO  : Context for 'APU' is selected.
15:49:07 INFO  : System reset is completed.
15:49:10 INFO  : 'after 3000' command is executed.
15:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:49:13 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:49:13 INFO  : Context for 'APU' is selected.
15:49:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:15 INFO  : Context for 'APU' is selected.
15:49:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:49:16 INFO  : 'ps7_init' command is executed.
15:49:16 INFO  : 'ps7_post_config' command is executed.
15:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:16 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:17 INFO  : 'con' command is executed.
15:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:17 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:53:57 INFO  : Disconnected from the channel tcfchan#23.
15:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:53:58 INFO  : 'jtag frequency' command is executed.
15:54:00 INFO  : Context for 'APU' is selected.
15:54:00 INFO  : System reset is completed.
15:54:03 INFO  : 'after 3000' command is executed.
15:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:54:06 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:54:06 INFO  : Context for 'APU' is selected.
15:54:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:08 INFO  : Context for 'APU' is selected.
15:54:08 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:54:09 INFO  : 'ps7_init' command is executed.
15:54:09 INFO  : 'ps7_post_config' command is executed.
15:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:09 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:10 INFO  : 'con' command is executed.
15:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:54:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
15:56:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:56:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:57:04 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
15:57:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

15:57:17 INFO  : Disconnected from the channel tcfchan#24.
15:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
15:57:19 INFO  : 'jtag frequency' command is executed.
15:57:20 INFO  : Context for 'APU' is selected.
15:57:21 INFO  : System reset is completed.
15:57:24 INFO  : 'after 3000' command is executed.
15:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
15:57:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
15:57:26 INFO  : Context for 'APU' is selected.
15:57:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
15:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:29 INFO  : Context for 'APU' is selected.
15:57:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
15:57:29 INFO  : 'ps7_init' command is executed.
15:57:29 INFO  : 'ps7_post_config' command is executed.
15:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 INFO  : 'con' command is executed.
15:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:02:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:02:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:03:06 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:03:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:03:17 INFO  : Disconnected from the channel tcfchan#27.
16:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:03:18 INFO  : 'jtag frequency' command is executed.
16:03:18 INFO  : Context for 'APU' is selected.
16:03:18 INFO  : System reset is completed.
16:03:21 INFO  : 'after 3000' command is executed.
16:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:03:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:03:23 INFO  : Context for 'APU' is selected.
16:03:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:26 INFO  : Context for 'APU' is selected.
16:03:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:03:27 INFO  : 'ps7_init' command is executed.
16:03:27 INFO  : 'ps7_post_config' command is executed.
16:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:27 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:27 INFO  : 'con' command is executed.
16:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:03:27 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:05:03 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:05:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:05:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:05:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:05:19 INFO  : Disconnected from the channel tcfchan#30.
16:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:05:21 INFO  : 'jtag frequency' command is executed.
16:05:21 INFO  : Context for 'APU' is selected.
16:05:21 INFO  : System reset is completed.
16:05:24 INFO  : 'after 3000' command is executed.
16:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:05:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:05:26 INFO  : Context for 'APU' is selected.
16:05:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:29 INFO  : Context for 'APU' is selected.
16:05:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:05:29 INFO  : 'ps7_init' command is executed.
16:05:29 INFO  : 'ps7_post_config' command is executed.
16:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:30 INFO  : 'con' command is executed.
16:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:10:31 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:10:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:10:38 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:10:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:10:48 INFO  : Disconnected from the channel tcfchan#33.
16:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:10:49 INFO  : 'jtag frequency' command is executed.
16:10:49 INFO  : Context for 'APU' is selected.
16:10:49 INFO  : System reset is completed.
16:10:52 INFO  : 'after 3000' command is executed.
16:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:10:55 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:10:55 INFO  : Context for 'APU' is selected.
16:10:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:57 INFO  : Context for 'APU' is selected.
16:10:57 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:10:58 INFO  : 'ps7_init' command is executed.
16:10:58 INFO  : 'ps7_post_config' command is executed.
16:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:58 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:59 INFO  : 'con' command is executed.
16:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:59 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:20:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:20:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:20:30 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:20:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:20:41 INFO  : Disconnected from the channel tcfchan#36.
16:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:20:42 INFO  : 'jtag frequency' command is executed.
16:20:45 INFO  : Context for 'APU' is selected.
16:20:45 INFO  : System reset is completed.
16:20:48 INFO  : 'after 3000' command is executed.
16:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:20:50 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:20:50 INFO  : Context for 'APU' is selected.
16:20:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:53 INFO  : Context for 'APU' is selected.
16:20:53 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:20:53 INFO  : 'ps7_init' command is executed.
16:20:53 INFO  : 'ps7_post_config' command is executed.
16:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:54 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:54 INFO  : 'con' command is executed.
16:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:20:54 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:22:33 INFO  : Disconnected from the channel tcfchan#39.
16:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:22:34 INFO  : 'jtag frequency' command is executed.
16:22:37 INFO  : Context for 'APU' is selected.
16:22:37 INFO  : System reset is completed.
16:22:40 INFO  : 'after 3000' command is executed.
16:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:22:42 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:22:42 INFO  : Context for 'APU' is selected.
16:22:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:45 INFO  : Context for 'APU' is selected.
16:22:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:22:45 INFO  : 'ps7_init' command is executed.
16:22:45 INFO  : 'ps7_post_config' command is executed.
16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : 'con' command is executed.
16:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:24:28 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:24:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:24:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:24:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:24:49 INFO  : Disconnected from the channel tcfchan#40.
16:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:25:05 INFO  : 'jtag frequency' command is executed.
16:25:05 INFO  : Context for 'APU' is selected.
16:25:05 INFO  : System reset is completed.
16:25:08 INFO  : 'after 3000' command is executed.
16:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:25:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:25:10 INFO  : Context for 'APU' is selected.
16:25:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:13 INFO  : Context for 'APU' is selected.
16:25:13 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:25:13 INFO  : 'ps7_init' command is executed.
16:25:13 INFO  : 'ps7_post_config' command is executed.
16:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:14 INFO  : 'con' command is executed.
16:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:14 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:27:39 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:27:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:28:44 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:28:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:28:56 INFO  : Disconnected from the channel tcfchan#43.
16:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:28:57 INFO  : 'jtag frequency' command is executed.
16:28:57 INFO  : Context for 'APU' is selected.
16:28:57 INFO  : System reset is completed.
16:29:00 INFO  : 'after 3000' command is executed.
16:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:29:03 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:29:03 INFO  : Context for 'APU' is selected.
16:29:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:05 INFO  : Context for 'APU' is selected.
16:29:05 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:29:06 INFO  : 'ps7_init' command is executed.
16:29:06 INFO  : 'ps7_post_config' command is executed.
16:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:06 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:06 INFO  : 'con' command is executed.
16:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:29:06 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:32:46 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:32:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:33:03 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:33:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:34:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:34:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:34:21 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
16:34:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:34:37 INFO  : Disconnected from the channel tcfchan#46.
16:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:34:38 INFO  : 'jtag frequency' command is executed.
16:34:38 INFO  : Context for 'APU' is selected.
16:34:39 INFO  : System reset is completed.
16:34:42 INFO  : 'after 3000' command is executed.
16:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:34:44 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:34:44 INFO  : Context for 'APU' is selected.
16:34:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:46 INFO  : Context for 'APU' is selected.
16:34:46 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
16:34:47 INFO  : 'ps7_init' command is executed.
16:34:47 INFO  : 'ps7_post_config' command is executed.
16:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:47 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:48 INFO  : 'con' command is executed.
16:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:48 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
16:36:38 INFO  : Disconnected from the channel tcfchan#51.
23:19:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
23:19:21 INFO  : XSCT server has started successfully.
23:19:21 INFO  : Successfully done setting XSCT server connection channel  
23:19:21 INFO  : plnx-install-location is set to ''
23:19:21 INFO  : Successfully done setting workspace for the tool. 
23:19:45 INFO  : Registering command handlers for Vitis TCF services
23:19:45 INFO  : Successfully done query RDI_DATADIR 
23:19:45 INFO  : Platform repository initialization has completed.
01:12:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
01:12:18 INFO  : XSCT server has started successfully.
01:12:18 INFO  : plnx-install-location is set to ''
01:12:18 INFO  : Successfully done setting XSCT server connection channel  
01:12:18 INFO  : Successfully done setting workspace for the tool. 
01:12:40 INFO  : Registering command handlers for Vitis TCF services
01:12:40 INFO  : Platform repository initialization has completed.
01:12:40 INFO  : Successfully done query RDI_DATADIR 
20:34:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
20:34:34 INFO  : XSCT server has started successfully.
20:34:34 INFO  : plnx-install-location is set to ''
20:34:34 INFO  : Successfully done setting XSCT server connection channel  
20:34:34 INFO  : Successfully done setting workspace for the tool. 
20:34:55 INFO  : Registering command handlers for Vitis TCF services
20:34:55 INFO  : Platform repository initialization has completed.
20:34:55 INFO  : Successfully done query RDI_DATADIR 
23:40:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
23:40:41 INFO  : XSCT server has started successfully.
23:40:41 INFO  : plnx-install-location is set to ''
23:40:41 INFO  : Successfully done setting XSCT server connection channel  
23:40:41 INFO  : Successfully done setting workspace for the tool. 
23:41:02 INFO  : Registering command handlers for Vitis TCF services
23:41:02 INFO  : Platform repository initialization has completed.
23:41:03 INFO  : Successfully done query RDI_DATADIR 
23:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:41:10 INFO  : 'jtag frequency' command is executed.
23:41:10 INFO  : Context for 'APU' is selected.
23:41:10 INFO  : System reset is completed.
23:41:13 INFO  : 'after 3000' command is executed.
23:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:41:16 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
23:41:16 INFO  : Context for 'APU' is selected.
23:41:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
23:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:16 INFO  : Context for 'APU' is selected.
23:41:16 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
23:41:17 INFO  : 'ps7_init' command is executed.
23:41:17 INFO  : 'ps7_post_config' command is executed.
23:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:17 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:18 INFO  : 'con' command is executed.
23:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
23:41:55 INFO  : Disconnected from the channel tcfchan#1.
23:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:41:56 INFO  : 'jtag frequency' command is executed.
23:41:58 INFO  : Context for 'APU' is selected.
23:41:58 INFO  : System reset is completed.
23:42:01 INFO  : 'after 3000' command is executed.
23:42:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:42:03 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
23:42:03 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
23:42:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:06 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
23:42:07 INFO  : 'ps7_init' command is executed.
23:42:07 INFO  : 'ps7_post_config' command is executed.
23:42:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:07 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:08 INFO  : 'con' command is executed.
23:42:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:42:08 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
23:52:41 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
23:52:41 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
23:52:42 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
23:52:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_GSR'...
23:53:10 INFO  : Disconnected from the channel tcfchan#2.
23:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:53:11 INFO  : 'jtag frequency' command is executed.
23:53:13 INFO  : Context for 'APU' is selected.
23:53:13 INFO  : System reset is completed.
23:53:16 INFO  : 'after 3000' command is executed.
23:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:53:18 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
23:53:18 INFO  : Context for 'APU' is selected.
23:53:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
23:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:21 INFO  : Context for 'APU' is selected.
23:53:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
23:53:21 INFO  : 'ps7_init' command is executed.
23:53:21 INFO  : 'ps7_post_config' command is executed.
23:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:22 INFO  : 'con' command is executed.
23:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:22 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
00:14:38 INFO  : Disconnected from the channel tcfchan#6.
00:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:14:39 INFO  : 'jtag frequency' command is executed.
00:14:40 INFO  : Context for 'APU' is selected.
00:14:40 INFO  : System reset is completed.
00:14:43 INFO  : 'after 3000' command is executed.
00:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:14:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
00:14:45 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
00:14:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:45 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
00:14:46 INFO  : 'ps7_init' command is executed.
00:14:46 INFO  : 'ps7_post_config' command is executed.
00:14:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:46 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:47 INFO  : 'con' command is executed.
00:14:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
00:49:42 INFO  : Disconnected from the channel tcfchan#7.
19:32:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
19:32:35 INFO  : Registering command handlers for Vitis TCF services
19:32:35 INFO  : Platform repository initialization has completed.
19:32:36 INFO  : XSCT server has started successfully.
19:32:36 INFO  : Successfully done setting XSCT server connection channel  
19:32:42 INFO  : plnx-install-location is set to ''
19:32:42 INFO  : Successfully done setting workspace for the tool. 
19:32:42 INFO  : Successfully done query RDI_DATADIR 
11:32:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
11:32:49 INFO  : Registering command handlers for Vitis TCF services
11:32:49 INFO  : Platform repository initialization has completed.
11:32:51 INFO  : XSCT server has started successfully.
11:32:51 INFO  : Successfully done setting XSCT server connection channel  
11:32:55 INFO  : plnx-install-location is set to ''
11:32:55 INFO  : Successfully done setting workspace for the tool. 
11:32:55 INFO  : Successfully done query RDI_DATADIR 
00:06:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
00:06:57 INFO  : XSCT server has started successfully.
00:06:57 INFO  : plnx-install-location is set to ''
00:06:57 INFO  : Successfully done setting XSCT server connection channel  
00:06:57 INFO  : Successfully done setting workspace for the tool. 
00:07:18 INFO  : Registering command handlers for Vitis TCF services
00:07:18 INFO  : Platform repository initialization has completed.
00:07:23 INFO  : Successfully done query RDI_DATADIR 
00:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:10:09 INFO  : 'jtag frequency' command is executed.
00:10:09 INFO  : Context for 'APU' is selected.
00:10:09 INFO  : System reset is completed.
00:10:12 INFO  : 'after 3000' command is executed.
00:10:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:10:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit"
00:10:15 INFO  : Context for 'APU' is selected.
00:10:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
00:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:15 INFO  : Context for 'APU' is selected.
00:10:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl' is done.
00:10:15 INFO  : 'ps7_init' command is executed.
00:10:15 INFO  : 'ps7_post_config' command is executed.
00:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:16 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/GSR/application_project_GSR/Debug/application_project_GSR.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:16 INFO  : 'con' command is executed.
00:10:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:10:16 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\application_project_GSR_system\_ide\scripts\debugger_application_project_gsr-default.tcl'
00:28:32 INFO  : Disconnected from the channel tcfchan#1.
00:38:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\GSR\temp_xsdb_launch_script.tcl
00:38:14 INFO  : XSCT server has started successfully.
00:38:14 INFO  : Successfully done setting XSCT server connection channel  
00:38:14 INFO  : plnx-install-location is set to ''
00:38:14 INFO  : Successfully done setting workspace for the tool. 
00:38:35 INFO  : Registering command handlers for Vitis TCF services
00:38:35 INFO  : Platform repository initialization has completed.
00:38:35 INFO  : Successfully done query RDI_DATADIR 
