{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701300189933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701300189933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:23:09 2023 " "Processing started: Wed Nov 29 15:23:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701300189933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300189933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300189933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701300190671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701300190671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turncounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file turncounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 turnCounter " "Found entity 1: turnCounter" {  } { { "turnCounter.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/turnCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701300200649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300200649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/ADDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701300200649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300200649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701300200665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300200665 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "diceroll.bdf " "Can't analyze file -- file diceroll.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701300200665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701300200712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "roll.bdf 1 1 " "Using design file roll.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 roll " "Found entity 1: roll" {  } { { "roll.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/roll.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701300200760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701300200760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roll roll:inst7 " "Elaborating entity \"roll\" for hierarchy \"roll:inst7\"" {  } { { "lab6.bdf" "inst7" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/lab6.bdf" { { 312 304 472 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 roll:inst7\|7447:inst12 " "Elaborating entity \"7447\" for hierarchy \"roll:inst7\|7447:inst12\"" {  } { { "roll.bdf" "inst12" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/roll.bdf" { { 392 1520 1640 552 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "roll:inst7\|7447:inst12 " "Elaborated megafunction instantiation \"roll:inst7\|7447:inst12\"" {  } { { "roll.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/roll.bdf" { { 392 1520 1640 552 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turnCounter turnCounter:inst " "Elaborating entity \"turnCounter\" for hierarchy \"turnCounter:inst\"" {  } { { "lab6.bdf" "inst" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/lab6.bdf" { { 128 296 448 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 turnCounter:inst\|74190:inst " "Elaborating entity \"74190\" for hierarchy \"turnCounter:inst\|74190:inst\"" {  } { { "turnCounter.bdf" "inst" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/turnCounter.bdf" { { 80 512 632 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "turnCounter:inst\|74190:inst " "Elaborated megafunction instantiation \"turnCounter:inst\|74190:inst\"" {  } { { "turnCounter.bdf" "" { Schematic "C:/Users/sdkeck/Documents/EEC18/lab6/turnCounter.bdf" { { 80 512 632 240 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300200855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701300201534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701300202197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701300202197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701300202323 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701300202323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701300202323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701300202323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701300202339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:23:22 2023 " "Processing ended: Wed Nov 29 15:23:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701300202339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701300202339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701300202339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701300202339 ""}
