`timescale 1ns/1ps

module tb;

parameter DATA_WIDTH = 8;
parameter PTR_WIDTH  = 3;          // Đặt PTR_WIDTH = 3 tương ứng DEPTH = 8
parameter DEPTH      = 1 << PTR_WIDTH;

reg wclk;
reg rclk;
reg wrst;
reg rrst;

reg w_en;
reg r_en;

reg [DATA_WIDTH-1:0] data_in;

wire [DATA_WIDTH-1:0] data_out;
wire full;
wire empty;
wire almost_full;
wire almost_empty;

reg [DATA_WIDTH-1:0] expected_mem [0:255];

integer wr_idx;
integer rd_idx;

integer pass;
integer fail;

reg [DATA_WIDTH-1:0] expected_data;

// Khởi tạo DUT (Design Under Test)
asynchronous_fifo #(
    .DATA_WIDTH(DATA_WIDTH),
    .PTR_WIDTH(PTR_WIDTH)
)
dut(
    .wclk(wclk),
    .wrst(wrst),
    .w_en(w_en),
    .data_in(data_in),
    .full(full),
    .almost_full(almost_full),

    .rclk(rclk),
    .rrst(rrst),
    .r_en(r_en),
    .data_out(data_out),
    .empty(empty),
    .almost_empty(almost_empty)
);

// Write clock (20ns period -> 50 MHz)
initial begin
    wclk = 0;
    forever #10 wclk = ~wclk;
end

// Read clock (70ns period -> ~14.28 MHz)
initial begin
    rclk = 0;
    forever #35 rclk = ~rclk;
end

// Reset (Active-high: wrst = 1, rrst = 1 lúc đầu)
initial begin
    wrst = 1;
    rrst = 1;

    w_en = 0;
    r_en = 0;

    data_in = 0;

    wr_idx = 0;
    rd_idx = 0;

    pass = 0;
    fail = 0;

    #100;

    wrst = 0;
    rrst = 0;
end

// Write Task
task fifo_write;
input [DATA_WIDTH-1:0] data;
begin
    @(negedge wclk);
    if(!full) begin
        data_in = data;
        w_en = 1;
    end

    @(posedge wclk);
    expected_mem[wr_idx] = data;
    wr_idx = wr_idx + 1;

    @(negedge wclk);
    w_en = 0;
end
endtask

// Read Task
task fifo_read;
begin
    @(negedge rclk);
    if(!empty)
        r_en = 1;

    @(posedge rclk);
    @(negedge rclk);
    r_en = 0;

    // Chờ dữ liệu từ RAM đồng bộ ra đầu ra
    @(posedge rclk);

    expected_data = expected_mem[rd_idx];
    rd_idx = rd_idx + 1;

    #1;

    if(data_out == expected_data) begin
        $display("[%0t] PASS Expected=%0h Received=%0h",
                 $time, expected_data, data_out);
        pass = pass + 1;
    end else begin
        $display("[%0t] FAIL Expected=%0h Received=%0h",
                 $time, expected_data, data_out);
        fail = fail + 1;
    end
end
endtask

// Test Sequence
integer i;

initial begin
    // Chờ nhả reset (wrst chuyển về 0)
    wait(!wrst);
    #50;

    // Ghi 8 giá trị vào FIFO
    for(i=0; i<8; i=i+1)
        fifo_write(i + 8'h10);

    #200;

    // Đọc 8 giá trị ra khỏi FIFO
    for(i=0; i<8; i=i+1)
        fifo_read();

    #500;

    // Tổng kết kết quả
    $display("");
    $display("==============================");
    $display("PASS = %0d", pass);
    $display("FAIL = %0d", fail);
    $display("==============================");

    $finish;
end

initial begin
    $monitor("T=%0t W_EN=%b R_EN=%b FULL=%b EMPTY=%b DIN=%h DOUT=%h",
              $time, w_en, r_en, full, empty, data_in, data_out);
end

endmodule