{
  "design": {
    "design_info": {
      "boundary_crc": "0xDD7C4927EB60AD3D",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": ""
    },
    "interface_ports": {
      "GPIO_0_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.2",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_10_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_11_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_12_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_13_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_14_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_15_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_16_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_17_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_1_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_20_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_21_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_22_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_23_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_24_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_25_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_26_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_29_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_30_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_31_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_33_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_34_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_35_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_36_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_37_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_39_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_3_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_40_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_41_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_42_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_43_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_44_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_45_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_46_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_47_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_48_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_49_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_4_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_50_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_51_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_5_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_6_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_7_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_8_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_9_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "##################UART 0#UART 0##########################################################"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "##################rxd#txd##########################################################"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "799.992004"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "399.996002"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "999.989990"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "96.968727"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "8"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "8"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "zynq_ultra_ps_e_0_GPIO_0": {
        "interface_ports": [
          "GPIO_0_0",
          "zynq_ultra_ps_e_0/GPIO_0"
        ]
      }
    }
  }
}