DESIGN impl_1
PART xczu3eg-sbva484-1-e

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_0_bram_0
  TILE BRAM_X2Y45
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y9
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_0_bram_1
  TILE BRAM_X2Y50
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y10
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_0_bram_2
  TILE BRAM_X2Y55
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y11
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_1_bram_0
  TILE BRAM_X8Y45
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y9
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_1_bram_1
  TILE BRAM_X8Y50
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y10
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_1_bram_2
  TILE BRAM_X8Y55
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y11
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_2_bram_0
  TILE BRAM_X8Y75
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y15
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_2_bram_1
  TILE BRAM_X8Y80
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y16
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_2_bram_2
  TILE BRAM_X8Y85
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y17
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_3_bram_0
  TILE BRAM_X2Y75
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y15
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_3_bram_1
  TILE BRAM_X2Y80
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y16
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem_reg_3_bram_2
  TILE BRAM_X2Y85
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y17
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_in_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_0_bram_0
  TILE BRAM_X2Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_0_bram_1
  TILE BRAM_X2Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y7
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_0_bram_2
  TILE BRAM_X2Y40
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y8
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_1_bram_0
  TILE BRAM_X8Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_1_bram_1
  TILE BRAM_X8Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y7
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_1_bram_2
  TILE BRAM_X8Y40
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y8
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_2_bram_0
  TILE BRAM_X8Y60
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y12
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_2_bram_1
  TILE BRAM_X8Y65
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y13
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_2_bram_2
  TILE BRAM_X8Y70
  CELLTYPE RAMB36E2
  LOC RAMB36_X1Y14
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_3_bram_0
  TILE BRAM_X2Y60
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y12
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_3_bram_1
  TILE BRAM_X2Y65
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y13
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem_reg_3_bram_2
  TILE BRAM_X2Y70
  CELLTYPE RAMB36E2
  LOC RAMB36_X0Y14
  MEM.PORTA.DATA_BIT_LAYOUT p0_d8
  RTL_RAM_NAME inst/BERT_Example_control_s_axi_U/int_out_r/gen_write[1].mem
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 9
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 9
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 7
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 7
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_0
  TILE BRAM_X12Y0
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y0
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 2047
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 2047
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_1
  TILE BRAM_X12Y5
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y1
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 2048
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 2048
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_10
  TILE BRAM_X12Y35
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y7
  MEM.PORTA.DATA_BIT_LAYOUT p0_d4
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 4
  READ_WIDTH_B 0
  WRITE_WIDTH_A 4
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 16383
  BRAM_SLICE_BEGIN 27
  BRAM_SLICE_END 30
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 16383
  RAM_SLICE_BEGIN 27
  RAM_SLICE_END 30
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_11
  TILE BRAM_X12Y55
  CELLTYPE RAMB18E2
  LOC RAMB18_X2Y22
  MEM.PORTA.DATA_BIT_LAYOUT p0_d1
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 1
  READ_WIDTH_B 0
  WRITE_WIDTH_A 1
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 16383
  BRAM_SLICE_BEGIN 31
  BRAM_SLICE_END 31
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 16383
  RAM_SLICE_BEGIN 31
  RAM_SLICE_END 31
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_2
  TILE BRAM_X12Y10
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y2
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 6143
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 6143
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_3
  TILE BRAM_X12Y15
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y3
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 6144
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 6144
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_4
  TILE BRAM_X12Y20
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y4
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 10239
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 10239
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_5
  TILE BRAM_X12Y25
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y5
  MEM.PORTA.DATA_BIT_LAYOUT p2_d16
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 18
  READ_WIDTH_B 0
  WRITE_WIDTH_A 18
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 10240
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 17
  RAM_ADDR_BEGIN 10240
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 0
  RAM_SLICE_END 17
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_6
  TILE BRAM_X12Y40
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y8
  MEM.PORTA.DATA_BIT_LAYOUT p1_d8
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 0
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 4095
  BRAM_SLICE_BEGIN 18
  BRAM_SLICE_END 26
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 4095
  RAM_SLICE_BEGIN 18
  RAM_SLICE_END 26
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_7
  TILE BRAM_X12Y45
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y9
  MEM.PORTA.DATA_BIT_LAYOUT p1_d8
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 0
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 4096
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 18
  BRAM_SLICE_END 26
  RAM_ADDR_BEGIN 4096
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 18
  RAM_SLICE_END 26
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_8
  TILE BRAM_X12Y50
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y10
  MEM.PORTA.DATA_BIT_LAYOUT p1_d8
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 9
  READ_WIDTH_B 0
  WRITE_WIDTH_A 9
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 8192
  BRAM_ADDR_END 12287
  BRAM_SLICE_BEGIN 18
  BRAM_SLICE_END 26
  RAM_ADDR_BEGIN 8192
  RAM_ADDR_END 12287
  RAM_SLICE_BEGIN 18
  RAM_SLICE_END 26
ENDCELL

CELL design_1_i/BERT_Example_0/inst/temp_U/BERT_Example_temp_ram_U/ram_reg_bram_9
  TILE BRAM_X12Y30
  CELLTYPE RAMB36E2
  LOC RAMB36_X2Y6
  MEM.PORTA.DATA_BIT_LAYOUT p0_d4
  RTL_RAM_NAME inst/temp_U/BERT_Example_temp_ram_U/ram
  RAM_EXTENSION_A NONE
  RAM_MODE NONE
  READ_WIDTH_A 4
  READ_WIDTH_B 0
  WRITE_WIDTH_A 4
  WRITE_WIDTH_B 0
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 8191
  BRAM_SLICE_BEGIN 27
  BRAM_SLICE_END 30
  RAM_ADDR_BEGIN 0
  RAM_ADDR_END 8191
  RAM_SLICE_BEGIN 27
  RAM_SLICE_END 30
ENDCELL
