// Seed: 4174288548
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16,
    output uwire id_17
);
  wire id_19, id_20 = id_20;
endmodule
module module_1 (
    input wand  id_0,
    input logic id_1
);
  logic id_3;
  always id_3 <= 1;
  logic id_4 = id_1;
  always id_4 = 1;
  assign id_4 = id_1;
  assign id_4 = id_3;
  tri0 id_5 = 1, id_6, id_7;
  assign id_5 = id_0;
  if (1 & id_0) assign id_6 = id_5;
  else wire id_8, id_9;
  wire id_10;
  always begin : LABEL_0
    id_4 = 1'b0;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_7,
      id_5,
      id_6,
      id_7,
      id_5,
      id_0,
      id_7,
      id_0,
      id_5,
      id_6,
      id_0,
      id_5,
      id_7,
      id_6,
      id_6
  );
  assign modCall_1.id_14 = 0;
endmodule
