<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='142' c='_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1602' c='_ZNK4llvm15TargetInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1612' c='_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<def f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='31' ll='205'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='125'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='262' c='_ZNK4llvm17ScheduleDAGInstrs13getSchedModelEv'/>
<size>280</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='30'>/// Provide an instruction scheduling machine model to CodeGen passes.</doc>
<mbr r='llvm::TargetSchedModel::SchedModel' o='0' t='llvm::MCSchedModel'/>
<mbr r='llvm::TargetSchedModel::InstrItins' o='576' t='llvm::InstrItineraryData'/>
<mbr r='llvm::TargetSchedModel::STI' o='1408' t='const llvm::TargetSubtargetInfo *'/>
<mbr r='llvm::TargetSchedModel::TII' o='1472' t='const llvm::TargetInstrInfo *'/>
<mbr r='llvm::TargetSchedModel::ResourceFactors' o='1536' t='SmallVector&lt;unsigned int, 16&gt;'/>
<mbr r='llvm::TargetSchedModel::MicroOpFactor' o='2176' t='unsigned int'/>
<mbr r='llvm::TargetSchedModel::ResourceLCM' o='2208' t='unsigned int'/>
<fun r='_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_16MCSchedClassDescE'/>
<fun r='_ZN4llvm16TargetSchedModelC1Ev'/>
<fun r='_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE'/>
<fun r='_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16TargetSchedModel16getSubtargetInfoEv'/>
<fun r='_ZNK4llvm16TargetSchedModel12getInstrInfoEv'/>
<fun r='_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv'/>
<fun r='_ZNK4llvm16TargetSchedModel15getMCSchedModelEv'/>
<fun r='_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv'/>
<fun r='_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv'/>
<fun r='_ZNK4llvm16TargetSchedModel31hasInstrSchedModelOrItinerariesEv'/>
<fun r='_ZNK4llvm16TargetSchedModel14getProcessorIDEv'/>
<fun r='_ZNK4llvm16TargetSchedModel13getIssueWidthEv'/>
<fun r='_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm16TargetSchedModel23getNumProcResourceKindsEv'/>
<fun r='_ZNK4llvm16TargetSchedModel15getProcResourceEj'/>
<fun r='_ZNK4llvm16TargetSchedModel20getWriteProcResBeginEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm16TargetSchedModel18getWriteProcResEndEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm16TargetSchedModel17getResourceFactorEj'/>
<fun r='_ZNK4llvm16TargetSchedModel16getMicroOpFactorEv'/>
<fun r='_ZNK4llvm16TargetSchedModel16getLatencyFactorEv'/>
<fun r='_ZNK4llvm16TargetSchedModel20getMicroOpBufferSizeEv'/>
<fun r='_ZNK4llvm16TargetSchedModel21getResourceBufferSizeEj'/>
<fun r='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<fun r='_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb'/>
<fun r='_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_6MCInstE'/>
<fun r='_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj'/>
<fun r='_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_'/>
<fun r='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEPKNS_12MachineInstrE'/>
<fun r='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputERKNS_6MCInstE'/>
<fun r='_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineTraceMetrics.h' l='93'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='1032'/>
<size>280</size>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='192'/>
<size>280</size>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='78'/>
<size>280</size>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='125'/>
<size>280</size>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='601' c='_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='617'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='695' c='_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='892' c='_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='897'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2021' c='_ZN4llvm14SchedRemainder4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2041' c='_ZN4llvm13SchedBoundary4initEPNS_13ScheduleDAGMIEPKNS_16TargetSchedModelEPNS_14SchedRemainderE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2586' c='_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE'/>
<size>280</size>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='894' c='_ZL21updatePhysDepsUpwardsRKN4llvm12MachineInstrEjRNS_9SparseSetINS_11LiveRegUnitENS_8identityIjEEhEERKNS_16TargetSchedModelEPKNS_15TargetInstrInfoEPK13369886'/>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='955' c='_ZL13pushDepHeightRKN12_GLOBAL__N_17DataDepERKN4llvm12MachineInstrEjRNS3_8DenseMapIPS5_jNS3_12DenseMapInfoIS8_EENS3_6detail12DenseMapPairIS8_jEEEERKNS1438809'/>
<size>280</size>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1165' c='_ZNK4llvm15TargetInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='71'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StorePairSuppress.cpp' l='34'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='42'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc' l='837' c='_ZNK4llvm22AMDGPUGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenSubtargetInfo.inc' l='310' c='_ZNK4llvm20R600GenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='916' c='_ZN12_GLOBAL__N_122FillMFMAShadowMutation5applyEPN4llvm17ScheduleDAGInstrsE'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h' l='50'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='458' c='_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='463' c='_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenSubtargetInfo.inc' l='23652' c='_ZNK4llvm19ARMGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4773' c='_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4794' c='_ZNK4llvm16ARMBaseInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<size>280</size>
<use f='llvm/build/lib/Target/AVR/AVRGenSubtargetInfo.inc' l='550' c='_ZNK4llvm19AVRGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='41'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='51' c='_ZN4llvm17VLIWResourceModelC1ERKNS_19TargetSubtargetInfoEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='135'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='165' c='_ZN4llvm23ConvergingVLIWScheduler17VLIWSchedBoundary4initEPNS_20VLIWMachineSchedulerEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.h' l='218'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='326' c='_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetTransformInfo.cpp' l='715' c='_ZN4llvm10PPCTTIImpl24isHardwareLoopProfitableEPNS_4LoopERNS_15ScalarEvolutionERNS_15AssumptionCacheEPNS_17TargetLibraryInfoERNS_16HardwareLoopInfoE'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZHazardRecognizer.h' l='48'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZHazardRecognizer.h' l='111' c='_ZN4llvm23SystemZHazardRecognizerC1EPKNS_16SystemZInstrInfoEPKNS_16TargetSchedModelE'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZMachineScheduler.h' l='38'/>
<size>280</size>
<use f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenSubtargetInfo.inc' l='184' c='_ZNK4llvm27WebAssemblyGenSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='487' c='_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='118'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='124'/>
<size>280</size>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8030' c='_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<use f='llvm/llvm/lib/Target/X86/X86PadShortFunction.cpp' l='94'/>
<size>280</size>
