// Seed: 4069147754
module module_0 (
    input id_0,
    output logic id_1
);
  assign id_1 = 1;
  logic id_2;
  assign (strong0, pull1) id_2 = 1;
  logic id_3 = 1;
  logic id_4;
  type_9(
      id_0, id_0, id_0
  );
  initial id_1 = 1'd0;
endmodule
