
*** Running vivado
    with args -log FPU_IP_Slave_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FPU_IP_Slave_v1_0.tcl -notrace



****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FPU_IP_Slave_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/ip_repo/FPU_IP_Slave_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/{d:/materiale pentru facultate/anul 4/semestrul 1/p3/fpu/fpu.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.cache/ip} 
Command: link_design -top FPU_IP_Slave_v1_0 -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1287.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/ip_repo/FPU_IP_Slave_1.0/Constraints_FPU_IP_Slave.xdc]
Finished Parsing XDC File [d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/ip_repo/FPU_IP_Slave_1.0/Constraints_FPU_IP_Slave.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1287.785 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1b06e2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.188 ; gain = 5.402

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e_reg[0]_i_1 into driver instance FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_reg[1]_i_3, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[23]_i_4 into driver instance FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/i_m_reg[22]_i_10, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[23]_i_34 into driver instance FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_i_31, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/o_mantissa_reg[23]_i_6 into driver instance FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_mantissa_reg[23]_i_15, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11867076f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11867076f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7a3aba11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_2_n_2_BUFG_inst to drive 31 load(s) on clock net FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_2_n_2_BUFG
INFO: [Opt 31-194] Inserted BUFG FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_1__0_n_2_BUFG_inst to drive 30 load(s) on clock net FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_1__0_n_2_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: e0e03aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e0e03aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e0e03aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1604.605 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f43ce0cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1604.605 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f43ce0cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1604.605 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f43ce0cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1604.605 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1604.605 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f43ce0cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1604.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.605 ; gain = 316.820
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FPU_IP_Slave_v1_0_drc_opted.rpt -pb FPU_IP_Slave_v1_0_drc_opted.pb -rpx FPU_IP_Slave_v1_0_drc_opted.rpx
Command: report_drc -file FPU_IP_Slave_v1_0_drc_opted.rpt -pb FPU_IP_Slave_v1_0_drc_opted.pb -rpx FPU_IP_Slave_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 88ba4fbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1647.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb0ffbed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.875 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b46d1a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b46d1a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b46d1a15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 189fae9d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 139b5e961

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 139b5e961

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 0 LUT, combined 16 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.852 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b7126c88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1c7739ebd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c7739ebd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c7813b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237a3e5c0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24b53128c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e94420eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fb494fe9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ae538701

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 214429060

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 214429060

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f3ae7a35

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=20.898 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ccbe1c99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1647.852 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11efc1e7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f3ae7a35

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=20.898. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13c1b1fb8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13c1b1fb8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13c1b1fb8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13c1b1fb8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13c1b1fb8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.852 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0868b3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
Ending Placer Task | Checksum: 147e4f8ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.852 ; gain = 0.449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1647.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file FPU_IP_Slave_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1647.852 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FPU_IP_Slave_v1_0_utilization_placed.rpt -pb FPU_IP_Slave_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FPU_IP_Slave_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1647.852 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1654.555 ; gain = 6.703
INFO: [Common 17-1381] The checkpoint 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9272eeac ConstDB: 0 ShapeSum: b5720a43 RouteDB: 0
Post Restoration Checksum: NetGraph: a17c3e2d NumContArr: baf56c42 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15c71aa6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1731.590 ; gain = 67.895

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15c71aa6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1737.594 ; gain = 73.898

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15c71aa6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1737.594 ; gain = 73.898
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1853b743a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1744.227 ; gain = 80.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=22.933 | TNS=0.000  | WHS=-0.138 | THS=-2.656 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.135693 %
  Global Horizontal Routing Utilization  = 0.177251 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2442
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2324
  Number of Partially Routed Nets     = 118
  Number of Node Overlaps             = 1117

Phase 2 Router Initialization | Checksum: 18149b953

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18149b953

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.293 ; gain = 91.598
Phase 3 Initial Routing | Checksum: 1a1782b27

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.830 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 235dedd75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598
Phase 4 Rip-up And Reroute | Checksum: 235dedd75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 235dedd75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 235dedd75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598
Phase 5 Delay and Skew Optimization | Checksum: 235dedd75

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21e7576a8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.909 | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 195e26056

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598
Phase 6 Post Hold Fix | Checksum: 195e26056

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01738 %
  Global Horizontal Routing Utilization  = 1.22749 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20b44223d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.293 ; gain = 91.598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20b44223d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.988 ; gain = 92.293

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ddc01738

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.988 ; gain = 92.293

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=16.909 | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ddc01738

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.988 ; gain = 92.293
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.988 ; gain = 92.293

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.988 ; gain = 101.434
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1768.762 ; gain = 12.773
INFO: [Common 17-1381] The checkpoint 'd:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file FPU_IP_Slave_v1_0_drc_routed.rpt -pb FPU_IP_Slave_v1_0_drc_routed.pb -rpx FPU_IP_Slave_v1_0_drc_routed.rpx
Command: report_drc -file FPU_IP_Slave_v1_0_drc_routed.rpt -pb FPU_IP_Slave_v1_0_drc_routed.pb -rpx FPU_IP_Slave_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FPU_IP_Slave_v1_0_methodology_drc_routed.rpt -pb FPU_IP_Slave_v1_0_methodology_drc_routed.pb -rpx FPU_IP_Slave_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file FPU_IP_Slave_v1_0_methodology_drc_routed.rpt -pb FPU_IP_Slave_v1_0_methodology_drc_routed.pb -rpx FPU_IP_Slave_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file d:/Materiale pentru facultate/Anul 4/Semestrul 1/P3/FPU/FPU.tmp/fpu_ip_slave_v1_0_project/FPU_IP_Slave_v1_0_project.runs/impl_1/FPU_IP_Slave_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file FPU_IP_Slave_v1_0_power_routed.rpt -pb FPU_IP_Slave_v1_0_power_summary_routed.pb -rpx FPU_IP_Slave_v1_0_power_routed.rpx
Command: report_power -file FPU_IP_Slave_v1_0_power_routed.rpt -pb FPU_IP_Slave_v1_0_power_summary_routed.pb -rpx FPU_IP_Slave_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file FPU_IP_Slave_v1_0_route_status.rpt -pb FPU_IP_Slave_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FPU_IP_Slave_v1_0_timing_summary_routed.rpt -pb FPU_IP_Slave_v1_0_timing_summary_routed.pb -rpx FPU_IP_Slave_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file FPU_IP_Slave_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FPU_IP_Slave_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FPU_IP_Slave_v1_0_bus_skew_routed.rpt -pb FPU_IP_Slave_v1_0_bus_skew_routed.pb -rpx FPU_IP_Slave_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 04:54:10 2023...
