
STM32F405RGTx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009534  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  080096c4  080096c4  000196c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ab0  08009ab0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08009ab0  08009ab0  00019ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ab8  08009ab8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ab8  08009ab8  00019ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009abc  08009abc  00019abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c00  20000074  08009b34  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c74  08009b34  00024c74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000277b7  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047a4  00000000  00000000  0004785b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a50  00000000  00000000  0004c000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018a8  00000000  00000000  0004da50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025572  00000000  00000000  0004f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d30f  00000000  00000000  0007486a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcfbf  00000000  00000000  00091b79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016eb38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077d4  00000000  00000000  0016eb8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080096ac 	.word	0x080096ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080096ac 	.word	0x080096ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <__io_putchar>:
#if BMS_DEBUG
#include "bms_tests.h"
#endif

// override __io_putchar from the STL to enable UART printing
void __io_putchar(uint8_t ch) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 500);
 8000572:	1df9      	adds	r1, r7, #7
 8000574:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000578:	2201      	movs	r2, #1
 800057a:	4803      	ldr	r0, [pc, #12]	; (8000588 <__io_putchar+0x20>)
 800057c:	f004 fe8d 	bl	800529a <HAL_UART_Transmit>
}
 8000580:	bf00      	nop
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20004a80 	.word	0x20004a80

0800058c <bms_entry>:

int bms_entry() {	
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	printf("starting timers...\r\n");
 8000590:	4810      	ldr	r0, [pc, #64]	; (80005d4 <bms_entry+0x48>)
 8000592:	f007 ff81 	bl	8008498 <puts>
	start_timers();
 8000596:	f001 f9f9 	bl	800198c <start_timers>

	printf("initializing RTOS kernel...\r\n");
 800059a:	480f      	ldr	r0, [pc, #60]	; (80005d8 <bms_entry+0x4c>)
 800059c:	f007 ff7c 	bl	8008498 <puts>
	osKernelInitialize();
 80005a0:	f005 f964 	bl	800586c <osKernelInitialize>

	printf("starting RTOS threads...\r\n");
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <bms_entry+0x50>)
 80005a6:	f007 ff77 	bl	8008498 <puts>
	osThreadNew(ext_led_blink_thread_fn, NULL, &ext_led_blink_thread_attrs);
 80005aa:	4a0d      	ldr	r2, [pc, #52]	; (80005e0 <bms_entry+0x54>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	480d      	ldr	r0, [pc, #52]	; (80005e4 <bms_entry+0x58>)
 80005b0:	f005 f9a6 	bl	8005900 <osThreadNew>
	// osThreadNew(rtos_heartbeat_logger_thread_fn, NULL, &rtos_heartbeat_logger_thread_attrs);
	osThreadNew(measurements_thread_fn, NULL, &measurements_thread_attrs);
 80005b4:	4a0c      	ldr	r2, [pc, #48]	; (80005e8 <bms_entry+0x5c>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	480c      	ldr	r0, [pc, #48]	; (80005ec <bms_entry+0x60>)
 80005ba:	f005 f9a1 	bl	8005900 <osThreadNew>

	printf("starting RTOS scheduler...\r\n");
 80005be:	480c      	ldr	r0, [pc, #48]	; (80005f0 <bms_entry+0x64>)
 80005c0:	f007 ff6a 	bl	8008498 <puts>
	osKernelStart();
 80005c4:	f005 f976 	bl	80058b4 <osKernelStart>

	// should never reach this point, since we have handed execution over to the RTOS
	Error_Handler();
 80005c8:	f000 fe7c 	bl	80012c4 <Error_Handler>

	return 0;
 80005cc:	2300      	movs	r3, #0
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	080096c4 	.word	0x080096c4
 80005d8:	080096d8 	.word	0x080096d8
 80005dc:	080096f8 	.word	0x080096f8
 80005e0:	080099d0 	.word	0x080099d0
 80005e4:	080019d5 	.word	0x080019d5
 80005e8:	080099f4 	.word	0x080099f4
 80005ec:	080019f5 	.word	0x080019f5
 80005f0:	08009714 	.word	0x08009714

080005f4 <Buffer_init>:
	0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
};

/////////////////////////////////////////////////////////////////////////////////////////////////////
// Buffer methods
Buffer Buffer_init() {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b09c      	sub	sp, #112	; 0x70
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
	Buffer buffer = {};
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	2265      	movs	r2, #101	; 0x65
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f007 feb9 	bl	800837c <memset>
	buffer.len = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	723b      	strb	r3, [r7, #8]
	return buffer;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	4618      	mov	r0, r3
 8000612:	f107 0308 	add.w	r3, r7, #8
 8000616:	2265      	movs	r2, #101	; 0x65
 8000618:	4619      	mov	r1, r3
 800061a:	f007 fea1 	bl	8008360 <memcpy>
}
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	3770      	adds	r7, #112	; 0x70
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <Buffer_append>:

void Buffer_append(Buffer* self, uint8_t val) {
 8000626:	b480      	push	{r7}
 8000628:	b085      	sub	sp, #20
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	460b      	mov	r3, r1
 8000630:	70fb      	strb	r3, [r7, #3]
	uint8_t indx = self->len;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	73fb      	strb	r3, [r7, #15]
	self->data[indx] = val;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	4413      	add	r3, r2
 800063e:	78fa      	ldrb	r2, [r7, #3]
 8000640:	705a      	strb	r2, [r3, #1]
	self->len += 1;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	3301      	adds	r3, #1
 8000648:	b2da      	uxtb	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	701a      	strb	r2, [r3, #0]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <Buffer_index>:

uint8_t Buffer_index(Buffer* self, uint8_t indx) {
 800065a:	b580      	push	{r7, lr}
 800065c:	b082      	sub	sp, #8
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
 8000662:	460b      	mov	r3, r1
 8000664:	70fb      	strb	r3, [r7, #3]
	if (indx >= self->len) { Error_Handler(); }
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	78fa      	ldrb	r2, [r7, #3]
 800066c:	429a      	cmp	r2, r3
 800066e:	d301      	bcc.n	8000674 <Buffer_index+0x1a>
 8000670:	f000 fe28 	bl	80012c4 <Error_Handler>
	return self->data[indx];
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	4413      	add	r3, r2
 800067a:	785b      	ldrb	r3, [r3, #1]
}
 800067c:	4618      	mov	r0, r3
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <Buffer_set_index>:
void Buffer_set_index(Buffer* self, uint8_t indx, uint8_t val) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
 8000690:	4613      	mov	r3, r2
 8000692:	70bb      	strb	r3, [r7, #2]
	if (indx >= self->len) { Error_Handler(); }
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	429a      	cmp	r2, r3
 800069c:	d301      	bcc.n	80006a2 <Buffer_set_index+0x1e>
 800069e:	f000 fe11 	bl	80012c4 <Error_Handler>
	self->data[indx] = val;
 80006a2:	78fb      	ldrb	r3, [r7, #3]
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	4413      	add	r3, r2
 80006a8:	78ba      	ldrb	r2, [r7, #2]
 80006aa:	705a      	strb	r2, [r3, #1]
}
 80006ac:	bf00      	nop
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <Buffer_add_pec>:

void Buffer_add_pec(Buffer* self) {
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	uint16_t remainder = 16;
 80006bc:	2310      	movs	r3, #16
 80006be:	81fb      	strh	r3, [r7, #14]
	uint16_t addr = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	817b      	strh	r3, [r7, #10]
	for (uint8_t i = 0; i < self->len; i++) {
 80006c4:	2300      	movs	r3, #0
 80006c6:	737b      	strb	r3, [r7, #13]
 80006c8:	e01b      	b.n	8000702 <Buffer_add_pec+0x4e>
		addr = ( (remainder >> 7)^Buffer_index(self, i) ) & 0xff;
 80006ca:	89fb      	ldrh	r3, [r7, #14]
 80006cc:	09db      	lsrs	r3, r3, #7
 80006ce:	b29c      	uxth	r4, r3
 80006d0:	7b7b      	ldrb	r3, [r7, #13]
 80006d2:	4619      	mov	r1, r3
 80006d4:	6878      	ldr	r0, [r7, #4]
 80006d6:	f7ff ffc0 	bl	800065a <Buffer_index>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29b      	uxth	r3, r3
 80006de:	4063      	eors	r3, r4
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8)^_CRC15_LUT[addr];
 80006e6:	89fb      	ldrh	r3, [r7, #14]
 80006e8:	021b      	lsls	r3, r3, #8
 80006ea:	b21a      	sxth	r2, r3
 80006ec:	897b      	ldrh	r3, [r7, #10]
 80006ee:	4912      	ldr	r1, [pc, #72]	; (8000738 <Buffer_add_pec+0x84>)
 80006f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80006f4:	b21b      	sxth	r3, r3
 80006f6:	4053      	eors	r3, r2
 80006f8:	b21b      	sxth	r3, r3
 80006fa:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < self->len; i++) {
 80006fc:	7b7b      	ldrb	r3, [r7, #13]
 80006fe:	3301      	adds	r3, #1
 8000700:	737b      	strb	r3, [r7, #13]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	7b7a      	ldrb	r2, [r7, #13]
 8000708:	429a      	cmp	r2, r3
 800070a:	d3de      	bcc.n	80006ca <Buffer_add_pec+0x16>
	}
	uint16_t pec = remainder*2;
 800070c:	89fb      	ldrh	r3, [r7, #14]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	813b      	strh	r3, [r7, #8]
	Buffer_append(self, (pec >> 8) & 0xff);
 8000712:	893b      	ldrh	r3, [r7, #8]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	b29b      	uxth	r3, r3
 8000718:	b2db      	uxtb	r3, r3
 800071a:	4619      	mov	r1, r3
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff ff82 	bl	8000626 <Buffer_append>
	Buffer_append(self, pec & 0xff);
 8000722:	893b      	ldrh	r3, [r7, #8]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	4619      	mov	r1, r3
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f7ff ff7c 	bl	8000626 <Buffer_append>
}
 800072e:	bf00      	nop
 8000730:	3714      	adds	r7, #20
 8000732:	46bd      	mov	sp, r7
 8000734:	bd90      	pop	{r4, r7, pc}
 8000736:	bf00      	nop
 8000738:	080097b8 	.word	0x080097b8

0800073c <Buffer_check_pec>:

uint8_t Buffer_check_pec(Buffer* self) {
 800073c:	b590      	push	{r4, r7, lr}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	uint16_t remainder = 16;
 8000744:	2310      	movs	r3, #16
 8000746:	82fb      	strh	r3, [r7, #22]
	uint16_t addr = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	827b      	strh	r3, [r7, #18]
	for (uint8_t i = 0; i < self->len - 2; i++) {
 800074c:	2300      	movs	r3, #0
 800074e:	757b      	strb	r3, [r7, #21]
 8000750:	e01b      	b.n	800078a <Buffer_check_pec+0x4e>
		addr = ( (remainder >> 7)^Buffer_index(self, i) ) & 0xff;
 8000752:	8afb      	ldrh	r3, [r7, #22]
 8000754:	09db      	lsrs	r3, r3, #7
 8000756:	b29c      	uxth	r4, r3
 8000758:	7d7b      	ldrb	r3, [r7, #21]
 800075a:	4619      	mov	r1, r3
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f7ff ff7c 	bl	800065a <Buffer_index>
 8000762:	4603      	mov	r3, r0
 8000764:	b29b      	uxth	r3, r3
 8000766:	4063      	eors	r3, r4
 8000768:	b29b      	uxth	r3, r3
 800076a:	b2db      	uxtb	r3, r3
 800076c:	827b      	strh	r3, [r7, #18]
		remainder = (remainder << 8)^_CRC15_LUT[addr];
 800076e:	8afb      	ldrh	r3, [r7, #22]
 8000770:	021b      	lsls	r3, r3, #8
 8000772:	b21a      	sxth	r2, r3
 8000774:	8a7b      	ldrh	r3, [r7, #18]
 8000776:	491b      	ldr	r1, [pc, #108]	; (80007e4 <Buffer_check_pec+0xa8>)
 8000778:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800077c:	b21b      	sxth	r3, r3
 800077e:	4053      	eors	r3, r2
 8000780:	b21b      	sxth	r3, r3
 8000782:	82fb      	strh	r3, [r7, #22]
	for (uint8_t i = 0; i < self->len - 2; i++) {
 8000784:	7d7b      	ldrb	r3, [r7, #21]
 8000786:	3301      	adds	r3, #1
 8000788:	757b      	strb	r3, [r7, #21]
 800078a:	7d7a      	ldrb	r2, [r7, #21]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	3b02      	subs	r3, #2
 8000792:	429a      	cmp	r2, r3
 8000794:	dbdd      	blt.n	8000752 <Buffer_check_pec+0x16>
	}
	uint16_t calc_pec = remainder*2;
 8000796:	8afb      	ldrh	r3, [r7, #22]
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	823b      	strh	r3, [r7, #16]
	uint16_t act_pec = ((uint16_t)Buffer_index(self, self->len - 2) << 8) | Buffer_index(self, self->len - 1);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	3b02      	subs	r3, #2
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4619      	mov	r1, r3
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff ff57 	bl	800065a <Buffer_index>
 80007ac:	4603      	mov	r3, r0
 80007ae:	021b      	lsls	r3, r3, #8
 80007b0:	b21c      	sxth	r4, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4619      	mov	r1, r3
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff ff4c 	bl	800065a <Buffer_index>
 80007c2:	4603      	mov	r3, r0
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4323      	orrs	r3, r4
 80007c8:	b21b      	sxth	r3, r3
 80007ca:	81fb      	strh	r3, [r7, #14]
	return calc_pec == act_pec;
 80007cc:	8a3a      	ldrh	r2, [r7, #16]
 80007ce:	89fb      	ldrh	r3, [r7, #14]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	bf0c      	ite	eq
 80007d4:	2301      	moveq	r3, #1
 80007d6:	2300      	movne	r3, #0
 80007d8:	b2db      	uxtb	r3, r3
}
 80007da:	4618      	mov	r0, r3
 80007dc:	371c      	adds	r7, #28
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd90      	pop	{r4, r7, pc}
 80007e2:	bf00      	nop
 80007e4:	080097b8 	.word	0x080097b8

080007e8 <Buffer_print>:

void Buffer_print(Buffer* self) {
 80007e8:	b590      	push	{r4, r7, lr}
 80007ea:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	6018      	str	r0, [r3, #0]
	char str[500];
	for (uint8_t i = 0; i < self->len; i++) {
 80007f4:	2300      	movs	r3, #0
 80007f6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
 80007fa:	e019      	b.n	8000830 <Buffer_print+0x48>
		sprintf(str, "pkt byte %d: %d\r\n", i, Buffer_index(self, i));
 80007fc:	f897 41ff 	ldrb.w	r4, [r7, #511]	; 0x1ff
 8000800:	f897 21ff 	ldrb.w	r2, [r7, #511]	; 0x1ff
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	4611      	mov	r1, r2
 8000808:	6818      	ldr	r0, [r3, #0]
 800080a:	f7ff ff26 	bl	800065a <Buffer_index>
 800080e:	4603      	mov	r3, r0
 8000810:	f107 0008 	add.w	r0, r7, #8
 8000814:	4622      	mov	r2, r4
 8000816:	490e      	ldr	r1, [pc, #56]	; (8000850 <Buffer_print+0x68>)
 8000818:	f007 fe46 	bl	80084a8 <siprintf>
		printf(str);
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4618      	mov	r0, r3
 8000822:	f007 fdb3 	bl	800838c <iprintf>
	for (uint8_t i = 0; i < self->len; i++) {
 8000826:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800082a:	3301      	adds	r3, #1
 800082c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	f897 21ff 	ldrb.w	r2, [r7, #511]	; 0x1ff
 800083a:	429a      	cmp	r2, r3
 800083c:	d3de      	bcc.n	80007fc <Buffer_print+0x14>
	}
	printf("\r\n");
 800083e:	4805      	ldr	r0, [pc, #20]	; (8000854 <Buffer_print+0x6c>)
 8000840:	f007 fe2a 	bl	8008498 <puts>
}
 8000844:	bf00      	nop
 8000846:	f507 7701 	add.w	r7, r7, #516	; 0x204
 800084a:	46bd      	mov	sp, r7
 800084c:	bd90      	pop	{r4, r7, pc}
 800084e:	bf00      	nop
 8000850:	08009730 	.word	0x08009730
 8000854:	08009744 	.word	0x08009744

08000858 <Buffer_clear>:

void Buffer_clear(Buffer* self) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	while (self->len > 0) {
 8000860:	e00e      	b.n	8000880 <Buffer_clear+0x28>
		Buffer_set_index(self, self->len - 1, 0);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	3b01      	subs	r3, #1
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2200      	movs	r2, #0
 800086c:	4619      	mov	r1, r3
 800086e:	6878      	ldr	r0, [r7, #4]
 8000870:	f7ff ff08 	bl	8000684 <Buffer_set_index>
		self->len = self->len - 1;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	3b01      	subs	r3, #1
 800087a:	b2da      	uxtb	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	701a      	strb	r2, [r3, #0]
	while (self->len > 0) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d1ec      	bne.n	8000862 <Buffer_clear+0xa>
	}
}
 8000888:	bf00      	nop
 800088a:	bf00      	nop
 800088c:	3708      	adds	r7, #8
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <Ltc6813_init>:
/////////////////////////////////////////////////////////////////////////////////////////////////////

/////////////////////////////////////////////////////////////////////////////////////////////////////
// Ltc6813 methods
Ltc6813 Ltc6813_init(SPI_HandleTypeDef spi, GPIO_TypeDef* cs_gpio_port, uint8_t cs_pin_num) {
 8000892:	b084      	sub	sp, #16
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 800089a:	af00      	add	r7, sp, #0
 800089c:	f107 046c 	add.w	r4, r7, #108	; 0x6c
 80008a0:	6020      	str	r0, [r4, #0]
 80008a2:	f507 7005 	add.w	r0, r7, #532	; 0x214
 80008a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	Ltc6813 slave_device = {};
 80008aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008ae:	4618      	mov	r0, r3
 80008b0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80008b4:	461a      	mov	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f007 fd60 	bl	800837c <memset>
	slave_device._spi_interface = spi;
 80008bc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008c0:	4618      	mov	r0, r3
 80008c2:	f507 7305 	add.w	r3, r7, #532	; 0x214
 80008c6:	2258      	movs	r2, #88	; 0x58
 80008c8:	4619      	mov	r1, r3
 80008ca:	f007 fd49 	bl	8008360 <memcpy>

	// config CS pin as GPIO output
	cs_gpio_port->MODER &= ~(0b11u << (cs_pin_num*2));
 80008ce:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	f897 3270 	ldrb.w	r3, [r7, #624]	; 0x270
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	2103      	movs	r1, #3
 80008dc:	fa01 f303 	lsl.w	r3, r1, r3
 80008e0:	43db      	mvns	r3, r3
 80008e2:	401a      	ands	r2, r3
 80008e4:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 80008e8:	601a      	str	r2, [r3, #0]
	cs_gpio_port->MODER |= (0b01u << (cs_pin_num*2));
 80008ea:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f897 3270 	ldrb.w	r3, [r7, #624]	; 0x270
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	2101      	movs	r1, #1
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	431a      	orrs	r2, r3
 80008fe:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000902:	601a      	str	r2, [r3, #0]

	slave_device._cs_gpio_port = cs_gpio_port;
 8000904:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000908:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 800090c:	659a      	str	r2, [r3, #88]	; 0x58
	slave_device._cs_pin_num = cs_pin_num;
 800090e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000912:	f897 2270 	ldrb.w	r2, [r7, #624]	; 0x270
 8000916:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

	slave_device.cmd_bfr = Buffer_init();
 800091a:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800091e:	463b      	mov	r3, r7
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fe67 	bl	80005f4 <Buffer_init>
 8000926:	463a      	mov	r2, r7
 8000928:	f104 035d 	add.w	r3, r4, #93	; 0x5d
 800092c:	4611      	mov	r1, r2
 800092e:	2265      	movs	r2, #101	; 0x65
 8000930:	4618      	mov	r0, r3
 8000932:	f007 fd15 	bl	8008360 <memcpy>

	slave_device.cfga_bfr = Buffer_init();
 8000936:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800093a:	463b      	mov	r3, r7
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fe59 	bl	80005f4 <Buffer_init>
 8000942:	463a      	mov	r2, r7
 8000944:	f104 03c2 	add.w	r3, r4, #194	; 0xc2
 8000948:	4611      	mov	r1, r2
 800094a:	2265      	movs	r2, #101	; 0x65
 800094c:	4618      	mov	r0, r3
 800094e:	f007 fd07 	bl	8008360 <memcpy>
	slave_device.cfgb_bfr = Buffer_init();
 8000952:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000956:	463b      	mov	r3, r7
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe4b 	bl	80005f4 <Buffer_init>
 800095e:	463a      	mov	r2, r7
 8000960:	f204 1327 	addw	r3, r4, #295	; 0x127
 8000964:	4611      	mov	r1, r2
 8000966:	2265      	movs	r2, #101	; 0x65
 8000968:	4618      	mov	r0, r3
 800096a:	f007 fcf9 	bl	8008360 <memcpy>

	slave_device.timeout = 10000;
 800096e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000972:	f242 7210 	movw	r2, #10000	; 0x2710
 8000976:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

	Ltc6813_cs_high(&slave_device);
 800097a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800097e:	4618      	mov	r0, r3
 8000980:	f000 f82b 	bl	80009da <Ltc6813_cs_high>

	return slave_device;
 8000984:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000996:	461a      	mov	r2, r3
 8000998:	f007 fce2 	bl	8008360 <memcpy>
}
 800099c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009a0:	6818      	ldr	r0, [r3, #0]
 80009a2:	f507 7701 	add.w	r7, r7, #516	; 0x204
 80009a6:	46bd      	mov	sp, r7
 80009a8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80009ac:	b004      	add	sp, #16
 80009ae:	4770      	bx	lr

080009b0 <Ltc6813_cs_low>:

void Ltc6813_cs_low(Ltc6813* self) { HAL_GPIO_WritePin(self->_cs_gpio_port, (1u << self->_cs_pin_num), 0); }
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80009c2:	461a      	mov	r2, r3
 80009c4:	2301      	movs	r3, #1
 80009c6:	4093      	lsls	r3, r2
 80009c8:	b29b      	uxth	r3, r3
 80009ca:	2200      	movs	r2, #0
 80009cc:	4619      	mov	r1, r3
 80009ce:	f001 fecf 	bl	8002770 <HAL_GPIO_WritePin>
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <Ltc6813_cs_high>:
void Ltc6813_cs_high(Ltc6813* self) { HAL_GPIO_WritePin(self->_cs_gpio_port, (1u << self->_cs_pin_num), 1); }
 80009da:	b580      	push	{r7, lr}
 80009dc:	b082      	sub	sp, #8
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80009ec:	461a      	mov	r2, r3
 80009ee:	2301      	movs	r3, #1
 80009f0:	4093      	lsls	r3, r2
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	2201      	movs	r2, #1
 80009f6:	4619      	mov	r1, r3
 80009f8:	f001 feba 	bl	8002770 <HAL_GPIO_WritePin>
 80009fc:	bf00      	nop
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <Ltc6813_wakeup_sleep>:

// WAKEUP FUNCTIONS:
// setting CS low will send a long isoSPI pulse (reference: page 18 of LTC6820 datasheet)
void Ltc6813_wakeup_sleep(Ltc6813* self) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
	Ltc6813_cs_low(self);
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff ffcf 	bl	80009b0 <Ltc6813_cs_low>
	delay_us(410);		// according to datasheet, t_wake = 400us
 8000a12:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8000a16:	f000 ffc3 	bl	80019a0 <delay_us>
	Ltc6813_cs_high(self);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffdd 	bl	80009da <Ltc6813_cs_high>
	delay_us(30);
 8000a20:	201e      	movs	r0, #30
 8000a22:	f000 ffbd 	bl	80019a0 <delay_us>
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <Ltc6813_send_cmd>:
	Ltc6813_cs_high(self);
}

// READ COMMAND FUNCTIONS:
// commands to send read commands and receive data back (page 60 of LTC6813 datasheet)
void Ltc6813_send_cmd(Ltc6813* self, uint16_t cmd) {
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	460b      	mov	r3, r1
 8000a38:	807b      	strh	r3, [r7, #2]
	Buffer_clear(&self->cmd_bfr);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	335d      	adds	r3, #93	; 0x5d
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ff0a 	bl	8000858 <Buffer_clear>

	Buffer_append(&self->cmd_bfr, (cmd >> 8) & 0xff);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f103 025d 	add.w	r2, r3, #93	; 0x5d
 8000a4a:	887b      	ldrh	r3, [r7, #2]
 8000a4c:	0a1b      	lsrs	r3, r3, #8
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	4619      	mov	r1, r3
 8000a54:	4610      	mov	r0, r2
 8000a56:	f7ff fde6 	bl	8000626 <Buffer_append>
	Buffer_append(&self->cmd_bfr, cmd & 0xff);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	335d      	adds	r3, #93	; 0x5d
 8000a5e:	887a      	ldrh	r2, [r7, #2]
 8000a60:	b2d2      	uxtb	r2, r2
 8000a62:	4611      	mov	r1, r2
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fdde 	bl	8000626 <Buffer_append>

	Buffer_add_pec(&self->cmd_bfr);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	335d      	adds	r3, #93	; 0x5d
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fe20 	bl	80006b4 <Buffer_add_pec>

	HAL_SPI_Transmit(&self->_spi_interface, self->cmd_bfr.data, self->cmd_bfr.len, self->timeout);
 8000a74:	6878      	ldr	r0, [r7, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f103 015e 	add.w	r1, r3, #94	; 0x5e
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000a8a:	f002 fbd2 	bl	8003232 <HAL_SPI_Transmit>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <Ltc6813_read_cfga>:

uint8_t Ltc6813_read_cfga(Ltc6813* self) {
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b084      	sub	sp, #16
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
	Buffer_clear(&self->cfga_bfr);
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	33c2      	adds	r3, #194	; 0xc2
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff fed8 	bl	8000858 <Buffer_clear>

	self->cfga_bfr.len = 8;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2208      	movs	r2, #8
 8000aac:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2

	Ltc6813_cs_low(self);
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f7ff ff7d 	bl	80009b0 <Ltc6813_cs_low>

	Ltc6813_send_cmd(self, RDCFGA);
 8000ab6:	2102      	movs	r1, #2
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff ffb8 	bl	8000a2e <Ltc6813_send_cmd>
	HAL_SPI_Receive(&self->_spi_interface, self->cfga_bfr.data, self->cfga_bfr.len, self->timeout);
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f103 01c3 	add.w	r1, r3, #195	; 0xc3
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000ad4:	f002 fce9 	bl	80034aa <HAL_SPI_Receive>

	Ltc6813_cs_high(self);
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f7ff ff7e 	bl	80009da <Ltc6813_cs_high>

	uint8_t pec_success = Buffer_check_pec(&self->cfga_bfr);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	33c2      	adds	r3, #194	; 0xc2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fe2a 	bl	800073c <Buffer_check_pec>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	73fb      	strb	r3, [r7, #15]
	self->cfga_bfr.len = 6;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2206      	movs	r2, #6
 8000af0:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2

	return pec_success;
 8000af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <Ltc6813_read_cfgb>:

uint8_t Ltc6813_read_cfgb(Ltc6813* self) {
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b084      	sub	sp, #16
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
	Buffer_clear(&self->cfgb_bfr);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f203 1327 	addw	r3, r3, #295	; 0x127
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff fea3 	bl	8000858 <Buffer_clear>

	self->cfgb_bfr.len = 8;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2208      	movs	r2, #8
 8000b16:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127

	Ltc6813_cs_low(self);
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f7ff ff48 	bl	80009b0 <Ltc6813_cs_low>

	Ltc6813_send_cmd(self, RDCFGB);
 8000b20:	2126      	movs	r1, #38	; 0x26
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ff83 	bl	8000a2e <Ltc6813_send_cmd>
	HAL_SPI_Receive(&self->_spi_interface, self->cfgb_bfr.data, self->cfgb_bfr.len, self->timeout);
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f893 3127 	ldrb.w	r3, [r3, #295]	; 0x127
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000b3e:	f002 fcb4 	bl	80034aa <HAL_SPI_Receive>

	Ltc6813_cs_high(self);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f7ff ff49 	bl	80009da <Ltc6813_cs_high>

	uint8_t pec_success = Buffer_check_pec(&self->cfgb_bfr);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f203 1327 	addw	r3, r3, #295	; 0x127
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fdf4 	bl	800073c <Buffer_check_pec>
 8000b54:	4603      	mov	r3, r0
 8000b56:	73fb      	strb	r3, [r7, #15]
	self->cfgb_bfr.len = 6;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2206      	movs	r2, #6
 8000b5c:	f883 2127 	strb.w	r2, [r3, #295]	; 0x127

	return pec_success;
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6e:	f000 ffe1 	bl	8001b34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b72:	f000 f815 	bl	8000ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b76:	f000 fae3 	bl	8001140 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b7a:	f000 f9fb 	bl	8000f74 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000b7e:	f000 f879 	bl	8000c74 <MX_ADC1_Init>
  MX_SPI1_Init();
 8000b82:	f000 f8ff 	bl	8000d84 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000b86:	f000 f933 	bl	8000df0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000b8a:	f000 fa3f 	bl	800100c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000b8e:	f000 faad 	bl	80010ec <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8000b92:	f000 f8c1 	bl	8000d18 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  return bms_entry();
 8000b96:	f7ff fcf9 	bl	800058c <bms_entry>
 8000b9a:	4603      	mov	r3, r0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b094      	sub	sp, #80	; 0x50
 8000ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ba6:	f107 0320 	add.w	r3, r7, #32
 8000baa:	2230      	movs	r2, #48	; 0x30
 8000bac:	2100      	movs	r1, #0
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f007 fbe4 	bl	800837c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bb4:	f107 030c 	add.w	r3, r7, #12
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60bb      	str	r3, [r7, #8]
 8000bc8:	4b28      	ldr	r3, [pc, #160]	; (8000c6c <SystemClock_Config+0xcc>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	4a27      	ldr	r2, [pc, #156]	; (8000c6c <SystemClock_Config+0xcc>)
 8000bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd4:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <SystemClock_Config+0xcc>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be0:	2300      	movs	r3, #0
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	4b22      	ldr	r3, [pc, #136]	; (8000c70 <SystemClock_Config+0xd0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a21      	ldr	r2, [pc, #132]	; (8000c70 <SystemClock_Config+0xd0>)
 8000bea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	4b1f      	ldr	r3, [pc, #124]	; (8000c70 <SystemClock_Config+0xd0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf8:	607b      	str	r3, [r7, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c06:	2302      	movs	r3, #2
 8000c08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c0a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c10:	2308      	movs	r3, #8
 8000c12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000c14:	23a0      	movs	r3, #160	; 0xa0
 8000c16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c20:	f107 0320 	add.w	r3, r7, #32
 8000c24:	4618      	mov	r0, r3
 8000c26:	f001 fdd7 	bl	80027d8 <HAL_RCC_OscConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c30:	f000 fb48 	bl	80012c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c34:	230f      	movs	r3, #15
 8000c36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c4c:	f107 030c 	add.w	r3, r7, #12
 8000c50:	2105      	movs	r1, #5
 8000c52:	4618      	mov	r0, r3
 8000c54:	f002 f838 	bl	8002cc8 <HAL_RCC_ClockConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000c5e:	f000 fb31 	bl	80012c4 <Error_Handler>
  }
}
 8000c62:	bf00      	nop
 8000c64:	3750      	adds	r7, #80	; 0x50
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40007000 	.word	0x40007000

08000c74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c86:	4b21      	ldr	r3, [pc, #132]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000c88:	4a21      	ldr	r2, [pc, #132]	; (8000d10 <MX_ADC1_Init+0x9c>)
 8000c8a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000c8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c92:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c94:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c9a:	4b1c      	ldr	r3, [pc, #112]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cae:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cb4:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cb6:	4a17      	ldr	r2, [pc, #92]	; (8000d14 <MX_ADC1_Init+0xa0>)
 8000cb8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cba:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cc6:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cd4:	480d      	ldr	r0, [pc, #52]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cd6:	f000 ff6f 	bl	8001bb8 <HAL_ADC_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ce0:	f000 faf0 	bl	80012c4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4805      	ldr	r0, [pc, #20]	; (8000d0c <MX_ADC1_Init+0x98>)
 8000cf6:	f000 ffa3 	bl	8001c40 <HAL_ADC_ConfigChannel>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d00:	f000 fae0 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20004a38 	.word	0x20004a38
 8000d10:	40012000 	.word	0x40012000
 8000d14:	0f000001 	.word	0x0f000001

08000d18 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000d1c:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d1e:	4a18      	ldr	r2, [pc, #96]	; (8000d80 <MX_CAN1_Init+0x68>)
 8000d20:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d24:	2205      	movs	r2, #5
 8000d26:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000d28:	4b14      	ldr	r3, [pc, #80]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d2e:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d36:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000d3a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d3e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d42:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000d44:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000d50:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000d56:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000d5c:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000d62:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000d68:	4804      	ldr	r0, [pc, #16]	; (8000d7c <MX_CAN1_Init+0x64>)
 8000d6a:	f001 f987 	bl	800207c <HAL_CAN_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000d74:	f000 faa6 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20004bac 	.word	0x20004bac
 8000d80:	40006400 	.word	0x40006400

08000d84 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000d8a:	4a18      	ldr	r2, [pc, #96]	; (8000dec <MX_SPI1_Init+0x68>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000d90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d96:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000da2:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000da4:	2202      	movs	r2, #2
 8000da6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000db4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000db8:	2230      	movs	r2, #48	; 0x30
 8000dba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc8:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000dd0:	220a      	movs	r2, #10
 8000dd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <MX_SPI1_Init+0x64>)
 8000dd6:	f002 f9a3 	bl	8003120 <HAL_SPI_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000de0:	f000 fa70 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20004b0c 	.word	0x20004b0c
 8000dec:	40013000 	.word	0x40013000

08000df0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b096      	sub	sp, #88	; 0x58
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000df6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e04:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
 8000e1c:	611a      	str	r2, [r3, #16]
 8000e1e:	615a      	str	r2, [r3, #20]
 8000e20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	2220      	movs	r2, #32
 8000e26:	2100      	movs	r1, #0
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f007 faa7 	bl	800837c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e2e:	4b4f      	ldr	r3, [pc, #316]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e30:	4a4f      	ldr	r2, [pc, #316]	; (8000f70 <MX_TIM1_Init+0x180>)
 8000e32:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 159;
 8000e34:	4b4d      	ldr	r3, [pc, #308]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e36:	229f      	movs	r2, #159	; 0x9f
 8000e38:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e3a:	4b4c      	ldr	r3, [pc, #304]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e40:	4b4a      	ldr	r3, [pc, #296]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e46:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e48:	4b48      	ldr	r3, [pc, #288]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e4e:	4b47      	ldr	r3, [pc, #284]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e54:	4b45      	ldr	r3, [pc, #276]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e5a:	4844      	ldr	r0, [pc, #272]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e5c:	f002 ff08 	bl	8003c70 <HAL_TIM_Base_Init>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000e66:	f000 fa2d 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e6e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e70:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000e74:	4619      	mov	r1, r3
 8000e76:	483d      	ldr	r0, [pc, #244]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e78:	f003 fbe0 	bl	800463c <HAL_TIM_ConfigClockSource>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e82:	f000 fa1f 	bl	80012c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e86:	4839      	ldr	r0, [pc, #228]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e88:	f003 f873 	bl	8003f72 <HAL_TIM_PWM_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000e92:	f000 fa17 	bl	80012c4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000e96:	4835      	ldr	r0, [pc, #212]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000e98:	f003 f812 	bl	8003ec0 <HAL_TIM_OC_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000ea2:	f000 fa0f 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	482d      	ldr	r0, [pc, #180]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000eb6:	f004 f8c1 	bl	800503c <HAL_TIMEx_MasterConfigSynchronization>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000ec0:	f000 fa00 	bl	80012c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ec4:	2360      	movs	r3, #96	; 0x60
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4820      	ldr	r0, [pc, #128]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000eea:	f003 fae9 	bl	80044c0 <HAL_TIM_PWM_ConfigChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000ef4:	f000 f9e6 	bl	80012c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efc:	2204      	movs	r2, #4
 8000efe:	4619      	mov	r1, r3
 8000f00:	481a      	ldr	r0, [pc, #104]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000f02:	f003 fadd 	bl	80044c0 <HAL_TIM_PWM_ConfigChannel>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8000f0c:	f000 f9da 	bl	80012c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000f10:	2300      	movs	r3, #0
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f18:	2208      	movs	r2, #8
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4813      	ldr	r0, [pc, #76]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000f1e:	f003 f9e3 	bl	80042e8 <HAL_TIM_OC_ConfigChannel>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8000f28:	f000 f9cc 	bl	80012c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f34:	2300      	movs	r3, #0
 8000f36:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f44:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4807      	ldr	r0, [pc, #28]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000f50:	f004 f8f0 	bl	8005134 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM1_Init+0x16e>
  {
    Error_Handler();
 8000f5a:	f000 f9b3 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f5e:	4803      	ldr	r0, [pc, #12]	; (8000f6c <MX_TIM1_Init+0x17c>)
 8000f60:	f000 fb54 	bl	800160c <HAL_TIM_MspPostInit>

}
 8000f64:	bf00      	nop
 8000f66:	3758      	adds	r7, #88	; 0x58
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	20004ac4 	.word	0x20004ac4
 8000f70:	40010000 	.word	0x40010000

08000f74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0308 	add.w	r3, r7, #8
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	463b      	mov	r3, r7
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f90:	4b1d      	ldr	r3, [pc, #116]	; (8001008 <MX_TIM2_Init+0x94>)
 8000f92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	; (8001008 <MX_TIM2_Init+0x94>)
 8000f9a:	224f      	movs	r2, #79	; 0x4f
 8000f9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000faa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fac:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb2:	4b15      	ldr	r3, [pc, #84]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fb8:	4813      	ldr	r0, [pc, #76]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fba:	f002 fe59 	bl	8003c70 <HAL_TIM_Base_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fc4:	f000 f97e 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fcc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fce:	f107 0308 	add.w	r3, r7, #8
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480c      	ldr	r0, [pc, #48]	; (8001008 <MX_TIM2_Init+0x94>)
 8000fd6:	f003 fb31 	bl	800463c <HAL_TIM_ConfigClockSource>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fe0:	f000 f970 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fec:	463b      	mov	r3, r7
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <MX_TIM2_Init+0x94>)
 8000ff2:	f004 f823 	bl	800503c <HAL_TIMEx_MasterConfigSynchronization>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ffc:	f000 f962 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	3718      	adds	r7, #24
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20004b64 	.word	0x20004b64

0800100c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	; 0x28
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001012:	f107 0318 	add.w	r3, r7, #24
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001020:	f107 0310 	add.w	r3, r7, #16
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <MX_TIM3_Init+0xd8>)
 8001038:	4a2b      	ldr	r2, [pc, #172]	; (80010e8 <MX_TIM3_Init+0xdc>)
 800103a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800103c:	4b29      	ldr	r3, [pc, #164]	; (80010e4 <MX_TIM3_Init+0xd8>)
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001042:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <MX_TIM3_Init+0xd8>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001048:	4b26      	ldr	r3, [pc, #152]	; (80010e4 <MX_TIM3_Init+0xd8>)
 800104a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800104e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001050:	4b24      	ldr	r3, [pc, #144]	; (80010e4 <MX_TIM3_Init+0xd8>)
 8001052:	2200      	movs	r2, #0
 8001054:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001056:	4b23      	ldr	r3, [pc, #140]	; (80010e4 <MX_TIM3_Init+0xd8>)
 8001058:	2200      	movs	r2, #0
 800105a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800105c:	4821      	ldr	r0, [pc, #132]	; (80010e4 <MX_TIM3_Init+0xd8>)
 800105e:	f002 fe07 	bl	8003c70 <HAL_TIM_Base_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001068:	f000 f92c 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001070:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	4619      	mov	r1, r3
 8001078:	481a      	ldr	r0, [pc, #104]	; (80010e4 <MX_TIM3_Init+0xd8>)
 800107a:	f003 fadf 	bl	800463c <HAL_TIM_ConfigClockSource>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001084:	f000 f91e 	bl	80012c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001088:	4816      	ldr	r0, [pc, #88]	; (80010e4 <MX_TIM3_Init+0xd8>)
 800108a:	f002 ffcb 	bl	8004024 <HAL_TIM_IC_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001094:	f000 f916 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001098:	2300      	movs	r3, #0
 800109a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010a0:	f107 0310 	add.w	r3, r7, #16
 80010a4:	4619      	mov	r1, r3
 80010a6:	480f      	ldr	r0, [pc, #60]	; (80010e4 <MX_TIM3_Init+0xd8>)
 80010a8:	f003 ffc8 	bl	800503c <HAL_TIMEx_MasterConfigSynchronization>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80010b2:	f000 f907 	bl	80012c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010b6:	2300      	movs	r3, #0
 80010b8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010ba:	2301      	movs	r3, #1
 80010bc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010c6:	463b      	mov	r3, r7
 80010c8:	2200      	movs	r2, #0
 80010ca:	4619      	mov	r1, r3
 80010cc:	4805      	ldr	r0, [pc, #20]	; (80010e4 <MX_TIM3_Init+0xd8>)
 80010ce:	f003 f963 	bl	8004398 <HAL_TIM_IC_ConfigChannel>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80010d8:	f000 f8f4 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	3728      	adds	r7, #40	; 0x28
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200049f0 	.word	0x200049f0
 80010e8:	40000400 	.word	0x40000400

080010ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <MX_USART1_UART_Init+0x50>)
 80010f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 80010f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800110a:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001110:	4b09      	ldr	r3, [pc, #36]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 8001112:	220c      	movs	r2, #12
 8001114:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001116:	4b08      	ldr	r3, [pc, #32]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800111c:	4b06      	ldr	r3, [pc, #24]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 800111e:	2200      	movs	r2, #0
 8001120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_USART1_UART_Init+0x4c>)
 8001124:	f004 f86c 	bl	8005200 <HAL_UART_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800112e:	f000 f8c9 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20004a80 	.word	0x20004a80
 800113c:	40011000 	.word	0x40011000

08001140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08a      	sub	sp, #40	; 0x28
 8001144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	4b4c      	ldr	r3, [pc, #304]	; (800128c <MX_GPIO_Init+0x14c>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	4a4b      	ldr	r2, [pc, #300]	; (800128c <MX_GPIO_Init+0x14c>)
 8001160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001164:	6313      	str	r3, [r2, #48]	; 0x30
 8001166:	4b49      	ldr	r3, [pc, #292]	; (800128c <MX_GPIO_Init+0x14c>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	4b45      	ldr	r3, [pc, #276]	; (800128c <MX_GPIO_Init+0x14c>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a44      	ldr	r2, [pc, #272]	; (800128c <MX_GPIO_Init+0x14c>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b42      	ldr	r3, [pc, #264]	; (800128c <MX_GPIO_Init+0x14c>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	4b3e      	ldr	r3, [pc, #248]	; (800128c <MX_GPIO_Init+0x14c>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a3d      	ldr	r2, [pc, #244]	; (800128c <MX_GPIO_Init+0x14c>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b3b      	ldr	r3, [pc, #236]	; (800128c <MX_GPIO_Init+0x14c>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b37      	ldr	r3, [pc, #220]	; (800128c <MX_GPIO_Init+0x14c>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	4a36      	ldr	r2, [pc, #216]	; (800128c <MX_GPIO_Init+0x14c>)
 80011b4:	f043 0302 	orr.w	r3, r3, #2
 80011b8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ba:	4b34      	ldr	r3, [pc, #208]	; (800128c <MX_GPIO_Init+0x14c>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	4b30      	ldr	r3, [pc, #192]	; (800128c <MX_GPIO_Init+0x14c>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	4a2f      	ldr	r2, [pc, #188]	; (800128c <MX_GPIO_Init+0x14c>)
 80011d0:	f043 0308 	orr.w	r3, r3, #8
 80011d4:	6313      	str	r3, [r2, #48]	; 0x30
 80011d6:	4b2d      	ldr	r3, [pc, #180]	; (800128c <MX_GPIO_Init+0x14c>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2110      	movs	r1, #16
 80011e6:	482a      	ldr	r0, [pc, #168]	; (8001290 <MX_GPIO_Init+0x150>)
 80011e8:	f001 fac2 	bl	8002770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS2_Pin|Start_Pin, GPIO_PIN_RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	f241 0110 	movw	r1, #4112	; 0x1010
 80011f2:	4828      	ldr	r0, [pc, #160]	; (8001294 <MX_GPIO_Init+0x154>)
 80011f4:	f001 fabc 	bl	8002770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CONTACTOR_Pin|PRECHARGE_Pin|EXT_LED_Pin|Reset_Pin
 80011f8:	2200      	movs	r2, #0
 80011fa:	f240 411e 	movw	r1, #1054	; 0x41e
 80011fe:	4826      	ldr	r0, [pc, #152]	; (8001298 <MX_GPIO_Init+0x158>)
 8001200:	f001 fab6 	bl	8002770 <HAL_GPIO_WritePin>
                          |Stop_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Charge_GPIO_Port, Charge_Pin, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2104      	movs	r1, #4
 8001208:	4824      	ldr	r0, [pc, #144]	; (800129c <MX_GPIO_Init+0x15c>)
 800120a:	f001 fab1 	bl	8002770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 800120e:	2310      	movs	r3, #16
 8001210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	481a      	ldr	r0, [pc, #104]	; (8001290 <MX_GPIO_Init+0x150>)
 8001226:	f001 f907 	bl	8002438 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS2_Pin Start_Pin */
  GPIO_InitStruct.Pin = CS2_Pin|Start_Pin;
 800122a:	f241 0310 	movw	r3, #4112	; 0x1010
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	4814      	ldr	r0, [pc, #80]	; (8001294 <MX_GPIO_Init+0x154>)
 8001244:	f001 f8f8 	bl	8002438 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONTACTOR_Pin PRECHARGE_Pin EXT_LED_Pin Reset_Pin
                           Stop_Pin */
  GPIO_InitStruct.Pin = CONTACTOR_Pin|PRECHARGE_Pin|EXT_LED_Pin|Reset_Pin
 8001248:	f240 431e 	movw	r3, #1054	; 0x41e
 800124c:	617b      	str	r3, [r7, #20]
                          |Stop_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	2301      	movs	r3, #1
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	480d      	ldr	r0, [pc, #52]	; (8001298 <MX_GPIO_Init+0x158>)
 8001262:	f001 f8e9 	bl	8002438 <HAL_GPIO_Init>

  /*Configure GPIO pin : Charge_Pin */
  GPIO_InitStruct.Pin = Charge_Pin;
 8001266:	2304      	movs	r3, #4
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Charge_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	4807      	ldr	r0, [pc, #28]	; (800129c <MX_GPIO_Init+0x15c>)
 800127e:	f001 f8db 	bl	8002438 <HAL_GPIO_Init>

}
 8001282:	bf00      	nop
 8001284:	3728      	adds	r7, #40	; 0x28
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40020000 	.word	0x40020000
 8001294:	40020800 	.word	0x40020800
 8001298:	40020400 	.word	0x40020400
 800129c:	40020c00 	.word	0x40020c00

080012a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9) {
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a04      	ldr	r2, [pc, #16]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d101      	bne.n	80012b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012b2:	f000 fc61 	bl	8001b78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40014000 	.word	0x40014000

080012c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012cc:	e7fe      	b.n	80012cc <Error_Handler+0x8>
	...

080012d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b12      	ldr	r3, [pc, #72]	; (8001324 <HAL_MspInit+0x54>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	4a11      	ldr	r2, [pc, #68]	; (8001324 <HAL_MspInit+0x54>)
 80012e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012e4:	6453      	str	r3, [r2, #68]	; 0x44
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <HAL_MspInit+0x54>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	603b      	str	r3, [r7, #0]
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_MspInit+0x54>)
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <HAL_MspInit+0x54>)
 80012fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001300:	6413      	str	r3, [r2, #64]	; 0x40
 8001302:	4b08      	ldr	r3, [pc, #32]	; (8001324 <HAL_MspInit+0x54>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800130e:	2200      	movs	r2, #0
 8001310:	210f      	movs	r1, #15
 8001312:	f06f 0001 	mvn.w	r0, #1
 8001316:	f001 f865 	bl	80023e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023800 	.word	0x40023800

08001328 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	; 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a24      	ldr	r2, [pc, #144]	; (80013d8 <HAL_ADC_MspInit+0xb0>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d141      	bne.n	80013ce <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b23      	ldr	r3, [pc, #140]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	4a22      	ldr	r2, [pc, #136]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001354:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001358:	6453      	str	r3, [r2, #68]	; 0x44
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
 800136a:	4b1c      	ldr	r3, [pc, #112]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001370:	f043 0304 	orr.w	r3, r3, #4
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b19      	ldr	r3, [pc, #100]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a14      	ldr	r2, [pc, #80]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <HAL_ADC_MspInit+0xb4>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_IN10_CURRENT_SENSE_Pin|ADC1_IN11_VBATT_Pin|ADC1_IN12_MC_CAP_Pin|ADC1_IN13_CONTACTOR_Pin;
 800139e:	230f      	movs	r3, #15
 80013a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013a2:	2303      	movs	r3, #3
 80013a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	480b      	ldr	r0, [pc, #44]	; (80013e0 <HAL_ADC_MspInit+0xb8>)
 80013b2:	f001 f841 	bl	8002438 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_IN1_BUCK_TEMP_Pin;
 80013b6:	2302      	movs	r3, #2
 80013b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ba:	2303      	movs	r3, #3
 80013bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN1_BUCK_TEMP_GPIO_Port, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4806      	ldr	r0, [pc, #24]	; (80013e4 <HAL_ADC_MspInit+0xbc>)
 80013ca:	f001 f835 	bl	8002438 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	; 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40012000 	.word	0x40012000
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020800 	.word	0x40020800
 80013e4:	40020000 	.word	0x40020000

080013e8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	; (800146c <HAL_CAN_MspInit+0x84>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12c      	bne.n	8001464 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_CAN_MspInit+0x88>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	4a17      	ldr	r2, [pc, #92]	; (8001470 <HAL_CAN_MspInit+0x88>)
 8001414:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001418:	6413      	str	r3, [r2, #64]	; 0x40
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_CAN_MspInit+0x88>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_CAN_MspInit+0x88>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a10      	ldr	r2, [pc, #64]	; (8001470 <HAL_CAN_MspInit+0x88>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_CAN_MspInit+0x88>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001442:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001446:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001448:	2302      	movs	r3, #2
 800144a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001450:	2303      	movs	r3, #3
 8001452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001454:	2309      	movs	r3, #9
 8001456:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	4619      	mov	r1, r3
 800145e:	4805      	ldr	r0, [pc, #20]	; (8001474 <HAL_CAN_MspInit+0x8c>)
 8001460:	f000 ffea 	bl	8002438 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001464:	bf00      	nop
 8001466:	3728      	adds	r7, #40	; 0x28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40006400 	.word	0x40006400
 8001470:	40023800 	.word	0x40023800
 8001474:	40020000 	.word	0x40020000

08001478 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08a      	sub	sp, #40	; 0x28
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a19      	ldr	r2, [pc, #100]	; (80014fc <HAL_SPI_MspInit+0x84>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d12b      	bne.n	80014f2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014a2:	4a17      	ldr	r2, [pc, #92]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014a8:	6453      	str	r3, [r2, #68]	; 0x44
 80014aa:	4b15      	ldr	r3, [pc, #84]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a10      	ldr	r2, [pc, #64]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <HAL_SPI_MspInit+0x88>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014d2:	23e0      	movs	r3, #224	; 0xe0
 80014d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	2303      	movs	r3, #3
 80014e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014e2:	2305      	movs	r3, #5
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <HAL_SPI_MspInit+0x8c>)
 80014ee:	f000 ffa3 	bl	8002438 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	; 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40013000 	.word	0x40013000
 8001500:	40023800 	.word	0x40023800
 8001504:	40020000 	.word	0x40020000

08001508 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b08c      	sub	sp, #48	; 0x30
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001510:	f107 031c 	add.w	r3, r7, #28
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a35      	ldr	r2, [pc, #212]	; (80015fc <HAL_TIM_Base_MspInit+0xf4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d116      	bne.n	8001558 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
 800152e:	4b34      	ldr	r3, [pc, #208]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001532:	4a33      	ldr	r2, [pc, #204]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6453      	str	r3, [r2, #68]	; 0x44
 800153a:	4b31      	ldr	r3, [pc, #196]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	61bb      	str	r3, [r7, #24]
 8001544:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2018      	movs	r0, #24
 800154c:	f000 ff4a 	bl	80023e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001550:	2018      	movs	r0, #24
 8001552:	f000 ff63 	bl	800241c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001556:	e04c      	b.n	80015f2 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM2)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001560:	d10e      	bne.n	8001580 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	4b26      	ldr	r3, [pc, #152]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	4a25      	ldr	r2, [pc, #148]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6413      	str	r3, [r2, #64]	; 0x40
 8001572:	4b23      	ldr	r3, [pc, #140]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697b      	ldr	r3, [r7, #20]
}
 800157e:	e038      	b.n	80015f2 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM3)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a1f      	ldr	r2, [pc, #124]	; (8001604 <HAL_TIM_Base_MspInit+0xfc>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d133      	bne.n	80015f2 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001592:	4a1b      	ldr	r2, [pc, #108]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6413      	str	r3, [r2, #64]	; 0x40
 800159a:	4b19      	ldr	r3, [pc, #100]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a14      	ldr	r2, [pc, #80]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b12      	ldr	r3, [pc, #72]	; (8001600 <HAL_TIM_Base_MspInit+0xf8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM3_CH1_IMD_IN_Pin;
 80015c2:	2340      	movs	r3, #64	; 0x40
 80015c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	2302      	movs	r3, #2
 80015c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015d2:	2302      	movs	r3, #2
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM3_CH1_IMD_IN_GPIO_Port, &GPIO_InitStruct);
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	4619      	mov	r1, r3
 80015dc:	480a      	ldr	r0, [pc, #40]	; (8001608 <HAL_TIM_Base_MspInit+0x100>)
 80015de:	f000 ff2b 	bl	8002438 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2105      	movs	r1, #5
 80015e6:	201d      	movs	r0, #29
 80015e8:	f000 fefc 	bl	80023e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015ec:	201d      	movs	r0, #29
 80015ee:	f000 ff15 	bl	800241c <HAL_NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	3730      	adds	r7, #48	; 0x30
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40010000 	.word	0x40010000
 8001600:	40023800 	.word	0x40023800
 8001604:	40000400 	.word	0x40000400
 8001608:	40020800 	.word	0x40020800

0800160c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a12      	ldr	r2, [pc, #72]	; (8001674 <HAL_TIM_MspPostInit+0x68>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d11e      	bne.n	800166c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b11      	ldr	r3, [pc, #68]	; (8001678 <HAL_TIM_MspPostInit+0x6c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a10      	ldr	r2, [pc, #64]	; (8001678 <HAL_TIM_MspPostInit+0x6c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_TIM_MspPostInit+0x6c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TIM1_CH1_BLUE_Pin|TIM1_CH2_GREEN_Pin|TIM1_CH3_RED_Pin;
 800164a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800164e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001658:	2300      	movs	r3, #0
 800165a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800165c:	2301      	movs	r3, #1
 800165e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001660:	f107 030c 	add.w	r3, r7, #12
 8001664:	4619      	mov	r1, r3
 8001666:	4805      	ldr	r0, [pc, #20]	; (800167c <HAL_TIM_MspPostInit+0x70>)
 8001668:	f000 fee6 	bl	8002438 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800166c:	bf00      	nop
 800166e:	3720      	adds	r7, #32
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40010000 	.word	0x40010000
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000

08001680 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	; 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a19      	ldr	r2, [pc, #100]	; (8001704 <HAL_UART_MspInit+0x84>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d12b      	bne.n	80016fa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016aa:	4a17      	ldr	r2, [pc, #92]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016ac:	f043 0310 	orr.w	r3, r3, #16
 80016b0:	6453      	str	r3, [r2, #68]	; 0x44
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b6:	f003 0310 	and.w	r3, r3, #16
 80016ba:	613b      	str	r3, [r7, #16]
 80016bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	4a10      	ldr	r2, [pc, #64]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016c8:	f043 0302 	orr.w	r3, r3, #2
 80016cc:	6313      	str	r3, [r2, #48]	; 0x30
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <HAL_UART_MspInit+0x88>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016da:	23c0      	movs	r3, #192	; 0xc0
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016ea:	2307      	movs	r3, #7
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4805      	ldr	r0, [pc, #20]	; (800170c <HAL_UART_MspInit+0x8c>)
 80016f6:	f000 fe9f 	bl	8002438 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80016fa:	bf00      	nop
 80016fc:	3728      	adds	r7, #40	; 0x28
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40011000 	.word	0x40011000
 8001708:	40023800 	.word	0x40023800
 800170c:	40020400 	.word	0x40020400

08001710 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08c      	sub	sp, #48	; 0x30
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM9 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority ,0);
 8001720:	2200      	movs	r2, #0
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	2018      	movs	r0, #24
 8001726:	f000 fe5d 	bl	80023e4 <HAL_NVIC_SetPriority>

  /* Enable the TIM9 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800172a:	2018      	movs	r0, #24
 800172c:	f000 fe76 	bl	800241c <HAL_NVIC_EnableIRQ>
  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	4b1f      	ldr	r3, [pc, #124]	; (80017b4 <HAL_InitTick+0xa4>)
 8001736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001738:	4a1e      	ldr	r2, [pc, #120]	; (80017b4 <HAL_InitTick+0xa4>)
 800173a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800173e:	6453      	str	r3, [r2, #68]	; 0x44
 8001740:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <HAL_InitTick+0xa4>)
 8001742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800174c:	f107 0210 	add.w	r2, r7, #16
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	4611      	mov	r1, r2
 8001756:	4618      	mov	r0, r3
 8001758:	f001 fcb0 	bl	80030bc <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800175c:	f001 fc9a 	bl	8003094 <HAL_RCC_GetPCLK2Freq>
 8001760:	4603      	mov	r3, r0
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001768:	4a13      	ldr	r2, [pc, #76]	; (80017b8 <HAL_InitTick+0xa8>)
 800176a:	fba2 2303 	umull	r2, r3, r2, r3
 800176e:	0c9b      	lsrs	r3, r3, #18
 8001770:	3b01      	subs	r3, #1
 8001772:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <HAL_InitTick+0xac>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <HAL_InitTick+0xb0>)
 8001778:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <HAL_InitTick+0xac>)
 800177c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001780:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 8001782:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <HAL_InitTick+0xac>)
 8001784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001786:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <HAL_InitTick+0xac>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <HAL_InitTick+0xac>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim9) == HAL_OK)
 8001794:	4809      	ldr	r0, [pc, #36]	; (80017bc <HAL_InitTick+0xac>)
 8001796:	f002 fa6b 	bl	8003c70 <HAL_TIM_Base_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d104      	bne.n	80017aa <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim9);
 80017a0:	4806      	ldr	r0, [pc, #24]	; (80017bc <HAL_InitTick+0xac>)
 80017a2:	f002 fb1d 	bl	8003de0 <HAL_TIM_Base_Start_IT>
 80017a6:	4603      	mov	r3, r0
 80017a8:	e000      	b.n	80017ac <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3730      	adds	r7, #48	; 0x30
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40023800 	.word	0x40023800
 80017b8:	431bde83 	.word	0x431bde83
 80017bc:	20004bd8 	.word	0x20004bd8
 80017c0:	40014000 	.word	0x40014000

080017c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <NMI_Handler+0x4>

080017ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <HardFault_Handler+0x4>

080017d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <MemManage_Handler+0x4>

080017d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017da:	e7fe      	b.n	80017da <BusFault_Handler+0x4>

080017dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <UsageFault_Handler+0x4>

080017e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017f4:	4803      	ldr	r0, [pc, #12]	; (8001804 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80017f6:	f002 fc6e 	bl	80040d6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80017fa:	4803      	ldr	r0, [pc, #12]	; (8001808 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80017fc:	f002 fc6b 	bl	80040d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20004ac4 	.word	0x20004ac4
 8001808:	20004bd8 	.word	0x20004bd8

0800180c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <TIM3_IRQHandler+0x10>)
 8001812:	f002 fc60 	bl	80040d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200049f0 	.word	0x200049f0

08001820 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	e00a      	b.n	8001848 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001832:	f3af 8000 	nop.w
 8001836:	4601      	mov	r1, r0
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	1c5a      	adds	r2, r3, #1
 800183c:	60ba      	str	r2, [r7, #8]
 800183e:	b2ca      	uxtb	r2, r1
 8001840:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	3301      	adds	r3, #1
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	429a      	cmp	r2, r3
 800184e:	dbf0      	blt.n	8001832 <_read+0x12>
	}

return len;
 8001850:	687b      	ldr	r3, [r7, #4]
}
 8001852:	4618      	mov	r0, r3
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b086      	sub	sp, #24
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	e009      	b.n	8001880 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	1c5a      	adds	r2, r3, #1
 8001870:	60ba      	str	r2, [r7, #8]
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fe77 	bl	8000568 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	3301      	adds	r3, #1
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	429a      	cmp	r2, r3
 8001886:	dbf1      	blt.n	800186c <_write+0x12>
	}
	return len;
 8001888:	687b      	ldr	r3, [r7, #4]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3718      	adds	r7, #24
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <_close>:

int _close(int file)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
	return -1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800189e:	4618      	mov	r0, r3
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
 80018b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ba:	605a      	str	r2, [r3, #4]
	return 0;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <_isatty>:

int _isatty(int file)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
	return 1;
 80018d2:	2301      	movs	r3, #1
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	607a      	str	r2, [r7, #4]
	return 0;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3714      	adds	r7, #20
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
	...

080018fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001904:	4a14      	ldr	r2, [pc, #80]	; (8001958 <_sbrk+0x5c>)
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <_sbrk+0x60>)
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001910:	4b13      	ldr	r3, [pc, #76]	; (8001960 <_sbrk+0x64>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d102      	bne.n	800191e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <_sbrk+0x64>)
 800191a:	4a12      	ldr	r2, [pc, #72]	; (8001964 <_sbrk+0x68>)
 800191c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191e:	4b10      	ldr	r3, [pc, #64]	; (8001960 <_sbrk+0x64>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	429a      	cmp	r2, r3
 800192a:	d207      	bcs.n	800193c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800192c:	f006 fcee 	bl	800830c <__errno>
 8001930:	4603      	mov	r3, r0
 8001932:	220c      	movs	r2, #12
 8001934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001936:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800193a:	e009      	b.n	8001950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <_sbrk+0x64>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001942:	4b07      	ldr	r3, [pc, #28]	; (8001960 <_sbrk+0x64>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	4a05      	ldr	r2, [pc, #20]	; (8001960 <_sbrk+0x64>)
 800194c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194e:	68fb      	ldr	r3, [r7, #12]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3718      	adds	r7, #24
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20020000 	.word	0x20020000
 800195c:	00000400 	.word	0x00000400
 8001960:	20000090 	.word	0x20000090
 8001964:	20004c78 	.word	0x20004c78

08001968 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <SystemInit+0x20>)
 800196e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001972:	4a05      	ldr	r2, [pc, #20]	; (8001988 <SystemInit+0x20>)
 8001974:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001978:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <start_timers>:
#include <stdint.h>
#include "peripherals.h"
#include "timer_utils.h"

void start_timers() {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <start_timers+0x10>)
 8001992:	f002 f9bd 	bl	8003d10 <HAL_TIM_Base_Start>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20004b64 	.word	0x20004b64

080019a0 <delay_us>:

void delay_us(uint16_t us) {
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <delay_us+0x30>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2200      	movs	r2, #0
 80019b0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us) { asm("NOP"); }
 80019b2:	e000      	b.n	80019b6 <delay_us+0x16>
 80019b4:	bf00      	nop
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <delay_us+0x30>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d3f8      	bcc.n	80019b4 <delay_us+0x14>
}
 80019c2:	bf00      	nop
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	20004b64 	.word	0x20004b64

080019d4 <ext_led_blink_thread_fn>:
const osThreadAttr_t ext_led_blink_thread_attrs = {
	.name = "ext_led_blink_thread",
	.priority = (osPriority_t)osPriorityIdle
};

void ext_led_blink_thread_fn(void* arg) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
	while (1) {
		HAL_GPIO_TogglePin(GPIOB, CONTACTOR_Pin);
 80019dc:	2102      	movs	r1, #2
 80019de:	4804      	ldr	r0, [pc, #16]	; (80019f0 <ext_led_blink_thread_fn+0x1c>)
 80019e0:	f000 fedf 	bl	80027a2 <HAL_GPIO_TogglePin>
		osDelay(1000);
 80019e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019e8:	f004 f81c 	bl	8005a24 <osDelay>
		HAL_GPIO_TogglePin(GPIOB, CONTACTOR_Pin);
 80019ec:	e7f6      	b.n	80019dc <ext_led_blink_thread_fn+0x8>
 80019ee:	bf00      	nop
 80019f0:	40020400 	.word	0x40020400

080019f4 <measurements_thread_fn>:
	.name = "measurements_thread",
	.priority = (osPriority_t)osPriorityAboveNormal,
	.stack_size = 2048
};

void measurements_thread_fn(void* arg) {
 80019f4:	b5b0      	push	{r4, r5, r7, lr}
 80019f6:	b0fe      	sub	sp, #504	; 0x1f8
 80019f8:	af16      	add	r7, sp, #88	; 0x58
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	6018      	str	r0, [r3, #0]
	Ltc6813 slave_device = Ltc6813_init(hspi1, GPIOA, 4);
 80019fe:	f107 050c 	add.w	r5, r7, #12
 8001a02:	4c31      	ldr	r4, [pc, #196]	; (8001ac8 <measurements_thread_fn+0xd4>)
 8001a04:	2304      	movs	r3, #4
 8001a06:	9314      	str	r3, [sp, #80]	; 0x50
 8001a08:	4b30      	ldr	r3, [pc, #192]	; (8001acc <measurements_thread_fn+0xd8>)
 8001a0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8001a0c:	4668      	mov	r0, sp
 8001a0e:	f104 030c 	add.w	r3, r4, #12
 8001a12:	224c      	movs	r2, #76	; 0x4c
 8001a14:	4619      	mov	r1, r3
 8001a16:	f006 fca3 	bl	8008360 <memcpy>
 8001a1a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001a1e:	4628      	mov	r0, r5
 8001a20:	f7fe ff37 	bl	8000892 <Ltc6813_init>

	Ltc6813_wakeup_sleep(&slave_device);
 8001a24:	f107 030c 	add.w	r3, r7, #12
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7fe ffeb 	bl	8000a04 <Ltc6813_wakeup_sleep>
	uint8_t success;
	osDelay(1000);
 8001a2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a32:	f003 fff7 	bl	8005a24 <osDelay>

	while (1) {
		Ltc6813_wakeup_sleep(&slave_device);
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7fe ffe2 	bl	8000a04 <Ltc6813_wakeup_sleep>

		printf("CFG A\r\n");
 8001a40:	4823      	ldr	r0, [pc, #140]	; (8001ad0 <measurements_thread_fn+0xdc>)
 8001a42:	f006 fd29 	bl	8008498 <puts>

		success = Ltc6813_read_cfga(&slave_device);
 8001a46:	f107 030c 	add.w	r3, r7, #12
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff f823 	bl	8000a96 <Ltc6813_read_cfga>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f

		if (success) {
 8001a56:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <measurements_thread_fn+0x72>
			printf("PEC SUCCESS\r\n");
 8001a5e:	481d      	ldr	r0, [pc, #116]	; (8001ad4 <measurements_thread_fn+0xe0>)
 8001a60:	f006 fd1a 	bl	8008498 <puts>
 8001a64:	e002      	b.n	8001a6c <measurements_thread_fn+0x78>
		} else {
			printf("PEC FAIL\r\n");
 8001a66:	481c      	ldr	r0, [pc, #112]	; (8001ad8 <measurements_thread_fn+0xe4>)
 8001a68:	f006 fd16 	bl	8008498 <puts>
		}

		Buffer_print(&(slave_device.cfga_bfr));
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	33c2      	adds	r3, #194	; 0xc2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7fe feb8 	bl	80007e8 <Buffer_print>
		Ltc6813_wakeup_sleep(&slave_device);
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe ffc1 	bl	8000a04 <Ltc6813_wakeup_sleep>
		printf("CFG B\r\n");
 8001a82:	4816      	ldr	r0, [pc, #88]	; (8001adc <measurements_thread_fn+0xe8>)
 8001a84:	f006 fd08 	bl	8008498 <puts>

		success = Ltc6813_read_cfgb(&slave_device);
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff f836 	bl	8000afe <Ltc6813_read_cfgb>
 8001a92:	4603      	mov	r3, r0
 8001a94:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f

		if (success) {
 8001a98:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <measurements_thread_fn+0xb4>
			printf("PEC SUCCESS\r\n");
 8001aa0:	480c      	ldr	r0, [pc, #48]	; (8001ad4 <measurements_thread_fn+0xe0>)
 8001aa2:	f006 fcf9 	bl	8008498 <puts>
 8001aa6:	e002      	b.n	8001aae <measurements_thread_fn+0xba>
		} else {
			printf("PEC FAIL\r\n");
 8001aa8:	480b      	ldr	r0, [pc, #44]	; (8001ad8 <measurements_thread_fn+0xe4>)
 8001aaa:	f006 fcf5 	bl	8008498 <puts>
		}

		Buffer_print(&(slave_device.cfgb_bfr));
 8001aae:	f107 030c 	add.w	r3, r7, #12
 8001ab2:	f203 1327 	addw	r3, r3, #295	; 0x127
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fe96 	bl	80007e8 <Buffer_print>

		osDelay(500);
 8001abc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ac0:	f003 ffb0 	bl	8005a24 <osDelay>
		Ltc6813_wakeup_sleep(&slave_device);
 8001ac4:	e7b7      	b.n	8001a36 <measurements_thread_fn+0x42>
 8001ac6:	bf00      	nop
 8001ac8:	20004b0c 	.word	0x20004b0c
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	08009774 	.word	0x08009774
 8001ad4:	0800977c 	.word	0x0800977c
 8001ad8:	0800978c 	.word	0x0800978c
 8001adc:	08009798 	.word	0x08009798

08001ae0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ae0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ae4:	480d      	ldr	r0, [pc, #52]	; (8001b1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ae6:	490e      	ldr	r1, [pc, #56]	; (8001b20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ae8:	4a0e      	ldr	r2, [pc, #56]	; (8001b24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001afc:	4c0b      	ldr	r4, [pc, #44]	; (8001b2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b0a:	f7ff ff2d 	bl	8001968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b0e:	f006 fc03 	bl	8008318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b12:	f7ff f82a 	bl	8000b6a <main>
  bx  lr    
 8001b16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b20:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001b24:	08009ac0 	.word	0x08009ac0
  ldr r2, =_sbss
 8001b28:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001b2c:	20004c74 	.word	0x20004c74

08001b30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b30:	e7fe      	b.n	8001b30 <ADC_IRQHandler>
	...

08001b34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_Init+0x40>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	; (8001b74 <HAL_Init+0x40>)
 8001b3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_Init+0x40>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0a      	ldr	r2, [pc, #40]	; (8001b74 <HAL_Init+0x40>)
 8001b4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <HAL_Init+0x40>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <HAL_Init+0x40>)
 8001b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5c:	2003      	movs	r0, #3
 8001b5e:	f000 fc36 	bl	80023ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff fdd4 	bl	8001710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b68:	f7ff fbb2 	bl	80012d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40023c00 	.word	0x40023c00

08001b78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <HAL_IncTick+0x20>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <HAL_IncTick+0x24>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <HAL_IncTick+0x24>)
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	20004c20 	.word	0x20004c20

08001ba0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba4:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <HAL_GetTick+0x14>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20004c20 	.word	0x20004c20

08001bb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e033      	b.n	8001c36 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d109      	bne.n	8001bea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff fba6 	bl	8001328 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d118      	bne.n	8001c28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bfe:	f023 0302 	bic.w	r3, r3, #2
 8001c02:	f043 0202 	orr.w	r2, r3, #2
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f93a 	bl	8001e84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f023 0303 	bic.w	r3, r3, #3
 8001c1e:	f043 0201 	orr.w	r2, r3, #1
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	641a      	str	r2, [r3, #64]	; 0x40
 8001c26:	e001      	b.n	8001c2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_ADC_ConfigChannel+0x1c>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e105      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x228>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b09      	cmp	r3, #9
 8001c6a:	d925      	bls.n	8001cb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68d9      	ldr	r1, [r3, #12]
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	4413      	add	r3, r2
 8001c80:	3b1e      	subs	r3, #30
 8001c82:	2207      	movs	r2, #7
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43da      	mvns	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	400a      	ands	r2, r1
 8001c90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	68d9      	ldr	r1, [r3, #12]
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4403      	add	r3, r0
 8001caa:	3b1e      	subs	r3, #30
 8001cac:	409a      	lsls	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	e022      	b.n	8001cfe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6919      	ldr	r1, [r3, #16]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	4413      	add	r3, r2
 8001ccc:	2207      	movs	r2, #7
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43da      	mvns	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	400a      	ands	r2, r1
 8001cda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6919      	ldr	r1, [r3, #16]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	4618      	mov	r0, r3
 8001cee:	4603      	mov	r3, r0
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4403      	add	r3, r0
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d824      	bhi.n	8001d50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	3b05      	subs	r3, #5
 8001d18:	221f      	movs	r2, #31
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	43da      	mvns	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	400a      	ands	r2, r1
 8001d26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	4618      	mov	r0, r3
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	4413      	add	r3, r2
 8001d40:	3b05      	subs	r3, #5
 8001d42:	fa00 f203 	lsl.w	r2, r0, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d4e:	e04c      	b.n	8001dea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	2b0c      	cmp	r3, #12
 8001d56:	d824      	bhi.n	8001da2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	3b23      	subs	r3, #35	; 0x23
 8001d6a:	221f      	movs	r2, #31
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43da      	mvns	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	400a      	ands	r2, r1
 8001d78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	3b23      	subs	r3, #35	; 0x23
 8001d94:	fa00 f203 	lsl.w	r2, r0, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	631a      	str	r2, [r3, #48]	; 0x30
 8001da0:	e023      	b.n	8001dea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	3b41      	subs	r3, #65	; 0x41
 8001db4:	221f      	movs	r2, #31
 8001db6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	400a      	ands	r2, r1
 8001dc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b41      	subs	r3, #65	; 0x41
 8001dde:	fa00 f203 	lsl.w	r2, r0, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dea:	4b22      	ldr	r3, [pc, #136]	; (8001e74 <HAL_ADC_ConfigChannel+0x234>)
 8001dec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a21      	ldr	r2, [pc, #132]	; (8001e78 <HAL_ADC_ConfigChannel+0x238>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d109      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x1cc>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b12      	cmp	r3, #18
 8001dfe:	d105      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a19      	ldr	r2, [pc, #100]	; (8001e78 <HAL_ADC_ConfigChannel+0x238>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d123      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x21e>
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b10      	cmp	r3, #16
 8001e1c:	d003      	beq.n	8001e26 <HAL_ADC_ConfigChannel+0x1e6>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b11      	cmp	r3, #17
 8001e24:	d11b      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2b10      	cmp	r3, #16
 8001e38:	d111      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e3a:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <HAL_ADC_ConfigChannel+0x23c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_ADC_ConfigChannel+0x240>)
 8001e40:	fba2 2303 	umull	r2, r3, r2, r3
 8001e44:	0c9a      	lsrs	r2, r3, #18
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e50:	e002      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1f9      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e66:	2300      	movs	r3, #0
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	40012300 	.word	0x40012300
 8001e78:	40012000 	.word	0x40012000
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	431bde83 	.word	0x431bde83

08001e84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e8c:	4b79      	ldr	r3, [pc, #484]	; (8002074 <ADC_Init+0x1f0>)
 8001e8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001eb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6859      	ldr	r1, [r3, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	691b      	ldr	r3, [r3, #16]
 8001ec4:	021a      	lsls	r2, r3, #8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6859      	ldr	r1, [r3, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	689a      	ldr	r2, [r3, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001efe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6899      	ldr	r1, [r3, #8]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f16:	4a58      	ldr	r2, [pc, #352]	; (8002078 <ADC_Init+0x1f4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d022      	beq.n	8001f62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6899      	ldr	r1, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689a      	ldr	r2, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6899      	ldr	r1, [r3, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	e00f      	b.n	8001f82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0202 	bic.w	r2, r2, #2
 8001f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6899      	ldr	r1, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	7e1b      	ldrb	r3, [r3, #24]
 8001f9c:	005a      	lsls	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01b      	beq.n	8001fe8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001fce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6859      	ldr	r1, [r3, #4]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	035a      	lsls	r2, r3, #13
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	e007      	b.n	8001ff8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ff6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69db      	ldr	r3, [r3, #28]
 8002012:	3b01      	subs	r3, #1
 8002014:	051a      	lsls	r2, r3, #20
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800202c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6899      	ldr	r1, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800203a:	025a      	lsls	r2, r3, #9
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	430a      	orrs	r2, r1
 8002042:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	689a      	ldr	r2, [r3, #8]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6899      	ldr	r1, [r3, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	695b      	ldr	r3, [r3, #20]
 800205e:	029a      	lsls	r2, r3, #10
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	609a      	str	r2, [r3, #8]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	40012300 	.word	0x40012300
 8002078:	0f000001 	.word	0x0f000001

0800207c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e0ed      	b.n	800226a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d102      	bne.n	80020a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff f9a4 	bl	80013e8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0202 	bic.w	r2, r2, #2
 80020ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020b0:	f7ff fd76 	bl	8001ba0 <HAL_GetTick>
 80020b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020b6:	e012      	b.n	80020de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020b8:	f7ff fd72 	bl	8001ba0 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b0a      	cmp	r3, #10
 80020c4:	d90b      	bls.n	80020de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2205      	movs	r2, #5
 80020d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e0c5      	b.n	800226a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1e5      	bne.n	80020b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020fc:	f7ff fd50 	bl	8001ba0 <HAL_GetTick>
 8002100:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002102:	e012      	b.n	800212a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002104:	f7ff fd4c 	bl	8001ba0 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b0a      	cmp	r3, #10
 8002110:	d90b      	bls.n	800212a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2205      	movs	r2, #5
 8002122:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e09f      	b.n	800226a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0e5      	beq.n	8002104 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	7e1b      	ldrb	r3, [r3, #24]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d108      	bne.n	8002152 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e007      	b.n	8002162 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002160:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	7e5b      	ldrb	r3, [r3, #25]
 8002166:	2b01      	cmp	r3, #1
 8002168:	d108      	bne.n	800217c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	e007      	b.n	800218c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800218a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	7e9b      	ldrb	r3, [r3, #26]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d108      	bne.n	80021a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0220 	orr.w	r2, r2, #32
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	e007      	b.n	80021b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0220 	bic.w	r2, r2, #32
 80021b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	7edb      	ldrb	r3, [r3, #27]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d108      	bne.n	80021d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0210 	bic.w	r2, r2, #16
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	e007      	b.n	80021e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0210 	orr.w	r2, r2, #16
 80021de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	7f1b      	ldrb	r3, [r3, #28]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d108      	bne.n	80021fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f042 0208 	orr.w	r2, r2, #8
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	e007      	b.n	800220a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 0208 	bic.w	r2, r2, #8
 8002208:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	7f5b      	ldrb	r3, [r3, #29]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d108      	bne.n	8002224 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f042 0204 	orr.w	r2, r2, #4
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	e007      	b.n	8002234 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0204 	bic.w	r2, r2, #4
 8002232:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	431a      	orrs	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	ea42 0103 	orr.w	r1, r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	1e5a      	subs	r2, r3, #1
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800228a:	68ba      	ldr	r2, [r7, #8]
 800228c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002290:	4013      	ands	r3, r2
 8002292:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800229c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022a6:	4a04      	ldr	r2, [pc, #16]	; (80022b8 <__NVIC_SetPriorityGrouping+0x44>)
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	60d3      	str	r3, [r2, #12]
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c0:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <__NVIC_GetPriorityGrouping+0x18>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	f003 0307 	and.w	r3, r3, #7
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	db0b      	blt.n	8002302 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	f003 021f 	and.w	r2, r3, #31
 80022f0:	4907      	ldr	r1, [pc, #28]	; (8002310 <__NVIC_EnableIRQ+0x38>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	095b      	lsrs	r3, r3, #5
 80022f8:	2001      	movs	r0, #1
 80022fa:	fa00 f202 	lsl.w	r2, r0, r2
 80022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002302:	bf00      	nop
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000e100 	.word	0xe000e100

08002314 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	6039      	str	r1, [r7, #0]
 800231e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002324:	2b00      	cmp	r3, #0
 8002326:	db0a      	blt.n	800233e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	b2da      	uxtb	r2, r3
 800232c:	490c      	ldr	r1, [pc, #48]	; (8002360 <__NVIC_SetPriority+0x4c>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	0112      	lsls	r2, r2, #4
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	440b      	add	r3, r1
 8002338:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800233c:	e00a      	b.n	8002354 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	b2da      	uxtb	r2, r3
 8002342:	4908      	ldr	r1, [pc, #32]	; (8002364 <__NVIC_SetPriority+0x50>)
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	3b04      	subs	r3, #4
 800234c:	0112      	lsls	r2, r2, #4
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	440b      	add	r3, r1
 8002352:	761a      	strb	r2, [r3, #24]
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000e100 	.word	0xe000e100
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002368:	b480      	push	{r7}
 800236a:	b089      	sub	sp, #36	; 0x24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	f1c3 0307 	rsb	r3, r3, #7
 8002382:	2b04      	cmp	r3, #4
 8002384:	bf28      	it	cs
 8002386:	2304      	movcs	r3, #4
 8002388:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3304      	adds	r3, #4
 800238e:	2b06      	cmp	r3, #6
 8002390:	d902      	bls.n	8002398 <NVIC_EncodePriority+0x30>
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	3b03      	subs	r3, #3
 8002396:	e000      	b.n	800239a <NVIC_EncodePriority+0x32>
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800239c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	401a      	ands	r2, r3
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	43d9      	mvns	r1, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c0:	4313      	orrs	r3, r2
         );
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3724      	adds	r7, #36	; 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b082      	sub	sp, #8
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff ff4c 	bl	8002274 <__NVIC_SetPriorityGrouping>
}
 80023dc:	bf00      	nop
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
 80023f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023f6:	f7ff ff61 	bl	80022bc <__NVIC_GetPriorityGrouping>
 80023fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	68b9      	ldr	r1, [r7, #8]
 8002400:	6978      	ldr	r0, [r7, #20]
 8002402:	f7ff ffb1 	bl	8002368 <NVIC_EncodePriority>
 8002406:	4602      	mov	r2, r0
 8002408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800240c:	4611      	mov	r1, r2
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ff80 	bl	8002314 <__NVIC_SetPriority>
}
 8002414:	bf00      	nop
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff ff54 	bl	80022d8 <__NVIC_EnableIRQ>
}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002438:	b480      	push	{r7}
 800243a:	b089      	sub	sp, #36	; 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	e16b      	b.n	800272c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002454:	2201      	movs	r2, #1
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4013      	ands	r3, r2
 8002466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	429a      	cmp	r2, r3
 800246e:	f040 815a 	bne.w	8002726 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	2b01      	cmp	r3, #1
 800247c:	d005      	beq.n	800248a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002486:	2b02      	cmp	r3, #2
 8002488:	d130      	bne.n	80024ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4013      	ands	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c0:	2201      	movs	r2, #1
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	4013      	ands	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	f003 0201 	and.w	r2, r3, #1
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f003 0303 	and.w	r3, r3, #3
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d017      	beq.n	8002528 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	2203      	movs	r2, #3
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	43db      	mvns	r3, r3
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	4313      	orrs	r3, r2
 8002520:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d123      	bne.n	800257c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	08da      	lsrs	r2, r3, #3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3208      	adds	r2, #8
 800253c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002540:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	220f      	movs	r2, #15
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	08da      	lsrs	r2, r3, #3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3208      	adds	r2, #8
 8002576:	69b9      	ldr	r1, [r7, #24]
 8002578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2203      	movs	r2, #3
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 0203 	and.w	r2, r3, #3
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80b4 	beq.w	8002726 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	4b60      	ldr	r3, [pc, #384]	; (8002744 <HAL_GPIO_Init+0x30c>)
 80025c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c6:	4a5f      	ldr	r2, [pc, #380]	; (8002744 <HAL_GPIO_Init+0x30c>)
 80025c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025cc:	6453      	str	r3, [r2, #68]	; 0x44
 80025ce:	4b5d      	ldr	r3, [pc, #372]	; (8002744 <HAL_GPIO_Init+0x30c>)
 80025d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025da:	4a5b      	ldr	r2, [pc, #364]	; (8002748 <HAL_GPIO_Init+0x310>)
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	089b      	lsrs	r3, r3, #2
 80025e0:	3302      	adds	r3, #2
 80025e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f003 0303 	and.w	r3, r3, #3
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	220f      	movs	r2, #15
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4013      	ands	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a52      	ldr	r2, [pc, #328]	; (800274c <HAL_GPIO_Init+0x314>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d02b      	beq.n	800265e <HAL_GPIO_Init+0x226>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a51      	ldr	r2, [pc, #324]	; (8002750 <HAL_GPIO_Init+0x318>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d025      	beq.n	800265a <HAL_GPIO_Init+0x222>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a50      	ldr	r2, [pc, #320]	; (8002754 <HAL_GPIO_Init+0x31c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d01f      	beq.n	8002656 <HAL_GPIO_Init+0x21e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4f      	ldr	r2, [pc, #316]	; (8002758 <HAL_GPIO_Init+0x320>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d019      	beq.n	8002652 <HAL_GPIO_Init+0x21a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a4e      	ldr	r2, [pc, #312]	; (800275c <HAL_GPIO_Init+0x324>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d013      	beq.n	800264e <HAL_GPIO_Init+0x216>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a4d      	ldr	r2, [pc, #308]	; (8002760 <HAL_GPIO_Init+0x328>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d00d      	beq.n	800264a <HAL_GPIO_Init+0x212>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a4c      	ldr	r2, [pc, #304]	; (8002764 <HAL_GPIO_Init+0x32c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d007      	beq.n	8002646 <HAL_GPIO_Init+0x20e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a4b      	ldr	r2, [pc, #300]	; (8002768 <HAL_GPIO_Init+0x330>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d101      	bne.n	8002642 <HAL_GPIO_Init+0x20a>
 800263e:	2307      	movs	r3, #7
 8002640:	e00e      	b.n	8002660 <HAL_GPIO_Init+0x228>
 8002642:	2308      	movs	r3, #8
 8002644:	e00c      	b.n	8002660 <HAL_GPIO_Init+0x228>
 8002646:	2306      	movs	r3, #6
 8002648:	e00a      	b.n	8002660 <HAL_GPIO_Init+0x228>
 800264a:	2305      	movs	r3, #5
 800264c:	e008      	b.n	8002660 <HAL_GPIO_Init+0x228>
 800264e:	2304      	movs	r3, #4
 8002650:	e006      	b.n	8002660 <HAL_GPIO_Init+0x228>
 8002652:	2303      	movs	r3, #3
 8002654:	e004      	b.n	8002660 <HAL_GPIO_Init+0x228>
 8002656:	2302      	movs	r3, #2
 8002658:	e002      	b.n	8002660 <HAL_GPIO_Init+0x228>
 800265a:	2301      	movs	r3, #1
 800265c:	e000      	b.n	8002660 <HAL_GPIO_Init+0x228>
 800265e:	2300      	movs	r3, #0
 8002660:	69fa      	ldr	r2, [r7, #28]
 8002662:	f002 0203 	and.w	r2, r2, #3
 8002666:	0092      	lsls	r2, r2, #2
 8002668:	4093      	lsls	r3, r2
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4313      	orrs	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002670:	4935      	ldr	r1, [pc, #212]	; (8002748 <HAL_GPIO_Init+0x310>)
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	3302      	adds	r3, #2
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800267e:	4b3b      	ldr	r3, [pc, #236]	; (800276c <HAL_GPIO_Init+0x334>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	43db      	mvns	r3, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4313      	orrs	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026a2:	4a32      	ldr	r2, [pc, #200]	; (800276c <HAL_GPIO_Init+0x334>)
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026a8:	4b30      	ldr	r3, [pc, #192]	; (800276c <HAL_GPIO_Init+0x334>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	43db      	mvns	r3, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4013      	ands	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026cc:	4a27      	ldr	r2, [pc, #156]	; (800276c <HAL_GPIO_Init+0x334>)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026d2:	4b26      	ldr	r3, [pc, #152]	; (800276c <HAL_GPIO_Init+0x334>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	43db      	mvns	r3, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4013      	ands	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026f6:	4a1d      	ldr	r2, [pc, #116]	; (800276c <HAL_GPIO_Init+0x334>)
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026fc:	4b1b      	ldr	r3, [pc, #108]	; (800276c <HAL_GPIO_Init+0x334>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	43db      	mvns	r3, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	4313      	orrs	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002720:	4a12      	ldr	r2, [pc, #72]	; (800276c <HAL_GPIO_Init+0x334>)
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3301      	adds	r3, #1
 800272a:	61fb      	str	r3, [r7, #28]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	2b0f      	cmp	r3, #15
 8002730:	f67f ae90 	bls.w	8002454 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002734:	bf00      	nop
 8002736:	bf00      	nop
 8002738:	3724      	adds	r7, #36	; 0x24
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40023800 	.word	0x40023800
 8002748:	40013800 	.word	0x40013800
 800274c:	40020000 	.word	0x40020000
 8002750:	40020400 	.word	0x40020400
 8002754:	40020800 	.word	0x40020800
 8002758:	40020c00 	.word	0x40020c00
 800275c:	40021000 	.word	0x40021000
 8002760:	40021400 	.word	0x40021400
 8002764:	40021800 	.word	0x40021800
 8002768:	40021c00 	.word	0x40021c00
 800276c:	40013c00 	.word	0x40013c00

08002770 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	807b      	strh	r3, [r7, #2]
 800277c:	4613      	mov	r3, r2
 800277e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002780:	787b      	ldrb	r3, [r7, #1]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d003      	beq.n	800278e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002786:	887a      	ldrh	r2, [r7, #2]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800278c:	e003      	b.n	8002796 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800278e:	887b      	ldrh	r3, [r7, #2]
 8002790:	041a      	lsls	r2, r3, #16
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	619a      	str	r2, [r3, #24]
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr

080027a2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b085      	sub	sp, #20
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	460b      	mov	r3, r1
 80027ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027b4:	887a      	ldrh	r2, [r7, #2]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	4013      	ands	r3, r2
 80027ba:	041a      	lsls	r2, r3, #16
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	43d9      	mvns	r1, r3
 80027c0:	887b      	ldrh	r3, [r7, #2]
 80027c2:	400b      	ands	r3, r1
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	619a      	str	r2, [r3, #24]
}
 80027ca:	bf00      	nop
 80027cc:	3714      	adds	r7, #20
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e264      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d075      	beq.n	80028e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80027f6:	4ba3      	ldr	r3, [pc, #652]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 030c 	and.w	r3, r3, #12
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d00c      	beq.n	800281c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002802:	4ba0      	ldr	r3, [pc, #640]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800280a:	2b08      	cmp	r3, #8
 800280c:	d112      	bne.n	8002834 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800280e:	4b9d      	ldr	r3, [pc, #628]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002816:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800281a:	d10b      	bne.n	8002834 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281c:	4b99      	ldr	r3, [pc, #612]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d05b      	beq.n	80028e0 <HAL_RCC_OscConfig+0x108>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d157      	bne.n	80028e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e23f      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283c:	d106      	bne.n	800284c <HAL_RCC_OscConfig+0x74>
 800283e:	4b91      	ldr	r3, [pc, #580]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a90      	ldr	r2, [pc, #576]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	e01d      	b.n	8002888 <HAL_RCC_OscConfig+0xb0>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002854:	d10c      	bne.n	8002870 <HAL_RCC_OscConfig+0x98>
 8002856:	4b8b      	ldr	r3, [pc, #556]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a8a      	ldr	r2, [pc, #552]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800285c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	4b88      	ldr	r3, [pc, #544]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a87      	ldr	r2, [pc, #540]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e00b      	b.n	8002888 <HAL_RCC_OscConfig+0xb0>
 8002870:	4b84      	ldr	r3, [pc, #528]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a83      	ldr	r2, [pc, #524]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002876:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	4b81      	ldr	r3, [pc, #516]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a80      	ldr	r2, [pc, #512]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002882:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002886:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d013      	beq.n	80028b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002890:	f7ff f986 	bl	8001ba0 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002898:	f7ff f982 	bl	8001ba0 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b64      	cmp	r3, #100	; 0x64
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e204      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	4b76      	ldr	r3, [pc, #472]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0f0      	beq.n	8002898 <HAL_RCC_OscConfig+0xc0>
 80028b6:	e014      	b.n	80028e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b8:	f7ff f972 	bl	8001ba0 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028c0:	f7ff f96e 	bl	8001ba0 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b64      	cmp	r3, #100	; 0x64
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e1f0      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d2:	4b6c      	ldr	r3, [pc, #432]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0xe8>
 80028de:	e000      	b.n	80028e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d063      	beq.n	80029b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80028ee:	4b65      	ldr	r3, [pc, #404]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 030c 	and.w	r3, r3, #12
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00b      	beq.n	8002912 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028fa:	4b62      	ldr	r3, [pc, #392]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002902:	2b08      	cmp	r3, #8
 8002904:	d11c      	bne.n	8002940 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002906:	4b5f      	ldr	r3, [pc, #380]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d116      	bne.n	8002940 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002912:	4b5c      	ldr	r3, [pc, #368]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d005      	beq.n	800292a <HAL_RCC_OscConfig+0x152>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d001      	beq.n	800292a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e1c4      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800292a:	4b56      	ldr	r3, [pc, #344]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	00db      	lsls	r3, r3, #3
 8002938:	4952      	ldr	r1, [pc, #328]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800293a:	4313      	orrs	r3, r2
 800293c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293e:	e03a      	b.n	80029b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d020      	beq.n	800298a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002948:	4b4f      	ldr	r3, [pc, #316]	; (8002a88 <HAL_RCC_OscConfig+0x2b0>)
 800294a:	2201      	movs	r2, #1
 800294c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294e:	f7ff f927 	bl	8001ba0 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002956:	f7ff f923 	bl	8001ba0 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e1a5      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002968:	4b46      	ldr	r3, [pc, #280]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002974:	4b43      	ldr	r3, [pc, #268]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	4940      	ldr	r1, [pc, #256]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002984:	4313      	orrs	r3, r2
 8002986:	600b      	str	r3, [r1, #0]
 8002988:	e015      	b.n	80029b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800298a:	4b3f      	ldr	r3, [pc, #252]	; (8002a88 <HAL_RCC_OscConfig+0x2b0>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002990:	f7ff f906 	bl	8001ba0 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002998:	f7ff f902 	bl	8001ba0 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e184      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029aa:	4b36      	ldr	r3, [pc, #216]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0308 	and.w	r3, r3, #8
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d030      	beq.n	8002a24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d016      	beq.n	80029f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ca:	4b30      	ldr	r3, [pc, #192]	; (8002a8c <HAL_RCC_OscConfig+0x2b4>)
 80029cc:	2201      	movs	r2, #1
 80029ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d0:	f7ff f8e6 	bl	8001ba0 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029d8:	f7ff f8e2 	bl	8001ba0 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e164      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ea:	4b26      	ldr	r3, [pc, #152]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 80029ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f0      	beq.n	80029d8 <HAL_RCC_OscConfig+0x200>
 80029f6:	e015      	b.n	8002a24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029f8:	4b24      	ldr	r3, [pc, #144]	; (8002a8c <HAL_RCC_OscConfig+0x2b4>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fe:	f7ff f8cf 	bl	8001ba0 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a06:	f7ff f8cb 	bl	8001ba0 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e14d      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a18:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002a1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1f0      	bne.n	8002a06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 80a0 	beq.w	8002b72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a32:	2300      	movs	r3, #0
 8002a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10f      	bne.n	8002a62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	60bb      	str	r3, [r7, #8]
 8002a46:	4b0f      	ldr	r3, [pc, #60]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4a:	4a0e      	ldr	r2, [pc, #56]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a50:	6413      	str	r3, [r2, #64]	; 0x40
 8002a52:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <HAL_RCC_OscConfig+0x2ac>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5a:	60bb      	str	r3, [r7, #8]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a62:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <HAL_RCC_OscConfig+0x2b8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d121      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a6e:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <HAL_RCC_OscConfig+0x2b8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a07      	ldr	r2, [pc, #28]	; (8002a90 <HAL_RCC_OscConfig+0x2b8>)
 8002a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7a:	f7ff f891 	bl	8001ba0 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	e011      	b.n	8002aa6 <HAL_RCC_OscConfig+0x2ce>
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800
 8002a88:	42470000 	.word	0x42470000
 8002a8c:	42470e80 	.word	0x42470e80
 8002a90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a94:	f7ff f884 	bl	8001ba0 <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e106      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa6:	4b85      	ldr	r3, [pc, #532]	; (8002cbc <HAL_RCC_OscConfig+0x4e4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0f0      	beq.n	8002a94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d106      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x2f0>
 8002aba:	4b81      	ldr	r3, [pc, #516]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002abe:	4a80      	ldr	r2, [pc, #512]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ac6:	e01c      	b.n	8002b02 <HAL_RCC_OscConfig+0x32a>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2b05      	cmp	r3, #5
 8002ace:	d10c      	bne.n	8002aea <HAL_RCC_OscConfig+0x312>
 8002ad0:	4b7b      	ldr	r3, [pc, #492]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad4:	4a7a      	ldr	r2, [pc, #488]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002ad6:	f043 0304 	orr.w	r3, r3, #4
 8002ada:	6713      	str	r3, [r2, #112]	; 0x70
 8002adc:	4b78      	ldr	r3, [pc, #480]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae0:	4a77      	ldr	r2, [pc, #476]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ae8:	e00b      	b.n	8002b02 <HAL_RCC_OscConfig+0x32a>
 8002aea:	4b75      	ldr	r3, [pc, #468]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aee:	4a74      	ldr	r2, [pc, #464]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002af0:	f023 0301 	bic.w	r3, r3, #1
 8002af4:	6713      	str	r3, [r2, #112]	; 0x70
 8002af6:	4b72      	ldr	r3, [pc, #456]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afa:	4a71      	ldr	r2, [pc, #452]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002afc:	f023 0304 	bic.w	r3, r3, #4
 8002b00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d015      	beq.n	8002b36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b0a:	f7ff f849 	bl	8001ba0 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b10:	e00a      	b.n	8002b28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b12:	f7ff f845 	bl	8001ba0 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d901      	bls.n	8002b28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e0c5      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b28:	4b65      	ldr	r3, [pc, #404]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0ee      	beq.n	8002b12 <HAL_RCC_OscConfig+0x33a>
 8002b34:	e014      	b.n	8002b60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b36:	f7ff f833 	bl	8001ba0 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b3c:	e00a      	b.n	8002b54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b3e:	f7ff f82f 	bl	8001ba0 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d901      	bls.n	8002b54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e0af      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b54:	4b5a      	ldr	r3, [pc, #360]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1ee      	bne.n	8002b3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b60:	7dfb      	ldrb	r3, [r7, #23]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d105      	bne.n	8002b72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b66:	4b56      	ldr	r3, [pc, #344]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a55      	ldr	r2, [pc, #340]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002b6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 809b 	beq.w	8002cb2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b7c:	4b50      	ldr	r3, [pc, #320]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 030c 	and.w	r3, r3, #12
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	d05c      	beq.n	8002c42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d141      	bne.n	8002c14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b90:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <HAL_RCC_OscConfig+0x4ec>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b96:	f7ff f803 	bl	8001ba0 <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b9e:	f7fe ffff 	bl	8001ba0 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e081      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb0:	4b43      	ldr	r3, [pc, #268]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f0      	bne.n	8002b9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69da      	ldr	r2, [r3, #28]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bca:	019b      	lsls	r3, r3, #6
 8002bcc:	431a      	orrs	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd2:	085b      	lsrs	r3, r3, #1
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	041b      	lsls	r3, r3, #16
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bde:	061b      	lsls	r3, r3, #24
 8002be0:	4937      	ldr	r1, [pc, #220]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_RCC_OscConfig+0x4ec>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bec:	f7fe ffd8 	bl	8001ba0 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bf4:	f7fe ffd4 	bl	8001ba0 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e056      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c06:	4b2e      	ldr	r3, [pc, #184]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x41c>
 8002c12:	e04e      	b.n	8002cb2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c14:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <HAL_RCC_OscConfig+0x4ec>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1a:	f7fe ffc1 	bl	8001ba0 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c22:	f7fe ffbd 	bl	8001ba0 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e03f      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c34:	4b22      	ldr	r3, [pc, #136]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d1f0      	bne.n	8002c22 <HAL_RCC_OscConfig+0x44a>
 8002c40:	e037      	b.n	8002cb2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e032      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c4e:	4b1c      	ldr	r3, [pc, #112]	; (8002cc0 <HAL_RCC_OscConfig+0x4e8>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d028      	beq.n	8002cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d121      	bne.n	8002cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d11a      	bne.n	8002cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c7e:	4013      	ands	r3, r2
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c84:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d111      	bne.n	8002cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c94:	085b      	lsrs	r3, r3, #1
 8002c96:	3b01      	subs	r3, #1
 8002c98:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d107      	bne.n	8002cae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40007000 	.word	0x40007000
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	42470060 	.word	0x42470060

08002cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0cc      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cdc:	4b68      	ldr	r3, [pc, #416]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d90c      	bls.n	8002d04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cea:	4b65      	ldr	r3, [pc, #404]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	4b63      	ldr	r3, [pc, #396]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0b8      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d020      	beq.n	8002d52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d1c:	4b59      	ldr	r3, [pc, #356]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	4a58      	ldr	r2, [pc, #352]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d34:	4b53      	ldr	r3, [pc, #332]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	4a52      	ldr	r2, [pc, #328]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d40:	4b50      	ldr	r3, [pc, #320]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	494d      	ldr	r1, [pc, #308]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d044      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d66:	4b47      	ldr	r3, [pc, #284]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d119      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e07f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d003      	beq.n	8002d86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d82:	2b03      	cmp	r3, #3
 8002d84:	d107      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d86:	4b3f      	ldr	r3, [pc, #252]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d109      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e06f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d96:	4b3b      	ldr	r3, [pc, #236]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e067      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002da6:	4b37      	ldr	r3, [pc, #220]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f023 0203 	bic.w	r2, r3, #3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4934      	ldr	r1, [pc, #208]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002db8:	f7fe fef2 	bl	8001ba0 <HAL_GetTick>
 8002dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dbe:	e00a      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc0:	f7fe feee 	bl	8001ba0 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e04f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd6:	4b2b      	ldr	r3, [pc, #172]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 020c 	and.w	r2, r3, #12
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d1eb      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002de8:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d20c      	bcs.n	8002e10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b22      	ldr	r3, [pc, #136]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e032      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e1c:	4b19      	ldr	r3, [pc, #100]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4916      	ldr	r1, [pc, #88]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d009      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e3a:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	490e      	ldr	r1, [pc, #56]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e4e:	f000 f821 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8002e52:	4602      	mov	r2, r0
 8002e54:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	490a      	ldr	r1, [pc, #40]	; (8002e88 <HAL_RCC_ClockConfig+0x1c0>)
 8002e60:	5ccb      	ldrb	r3, [r1, r3]
 8002e62:	fa22 f303 	lsr.w	r3, r2, r3
 8002e66:	4a09      	ldr	r2, [pc, #36]	; (8002e8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_RCC_ClockConfig+0x1c8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fe fc4e 	bl	8001710 <HAL_InitTick>

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023c00 	.word	0x40023c00
 8002e84:	40023800 	.word	0x40023800
 8002e88:	080099b8 	.word	0x080099b8
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	20000004 	.word	0x20000004

08002e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	607b      	str	r3, [r7, #4]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eac:	4b67      	ldr	r3, [pc, #412]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d00d      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0x40>
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	f200 80bd 	bhi.w	8003038 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	d003      	beq.n	8002ece <HAL_RCC_GetSysClockFreq+0x3a>
 8002ec6:	e0b7      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ec8:	4b61      	ldr	r3, [pc, #388]	; (8003050 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002eca:	60bb      	str	r3, [r7, #8]
       break;
 8002ecc:	e0b7      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ece:	4b60      	ldr	r3, [pc, #384]	; (8003050 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002ed0:	60bb      	str	r3, [r7, #8]
      break;
 8002ed2:	e0b4      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ed4:	4b5d      	ldr	r3, [pc, #372]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002edc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ede:	4b5b      	ldr	r3, [pc, #364]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d04d      	beq.n	8002f86 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eea:	4b58      	ldr	r3, [pc, #352]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	099b      	lsrs	r3, r3, #6
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	f04f 0300 	mov.w	r3, #0
 8002ef6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002efa:	f04f 0100 	mov.w	r1, #0
 8002efe:	ea02 0800 	and.w	r8, r2, r0
 8002f02:	ea03 0901 	and.w	r9, r3, r1
 8002f06:	4640      	mov	r0, r8
 8002f08:	4649      	mov	r1, r9
 8002f0a:	f04f 0200 	mov.w	r2, #0
 8002f0e:	f04f 0300 	mov.w	r3, #0
 8002f12:	014b      	lsls	r3, r1, #5
 8002f14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002f18:	0142      	lsls	r2, r0, #5
 8002f1a:	4610      	mov	r0, r2
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	ebb0 0008 	subs.w	r0, r0, r8
 8002f22:	eb61 0109 	sbc.w	r1, r1, r9
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	018b      	lsls	r3, r1, #6
 8002f30:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002f34:	0182      	lsls	r2, r0, #6
 8002f36:	1a12      	subs	r2, r2, r0
 8002f38:	eb63 0301 	sbc.w	r3, r3, r1
 8002f3c:	f04f 0000 	mov.w	r0, #0
 8002f40:	f04f 0100 	mov.w	r1, #0
 8002f44:	00d9      	lsls	r1, r3, #3
 8002f46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f4a:	00d0      	lsls	r0, r2, #3
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	eb12 0208 	adds.w	r2, r2, r8
 8002f54:	eb43 0309 	adc.w	r3, r3, r9
 8002f58:	f04f 0000 	mov.w	r0, #0
 8002f5c:	f04f 0100 	mov.w	r1, #0
 8002f60:	0299      	lsls	r1, r3, #10
 8002f62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002f66:	0290      	lsls	r0, r2, #10
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	461a      	mov	r2, r3
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	f7fd f97a 	bl	8000270 <__aeabi_uldivmod>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	460b      	mov	r3, r1
 8002f80:	4613      	mov	r3, r2
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	e04a      	b.n	800301c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f86:	4b31      	ldr	r3, [pc, #196]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	099b      	lsrs	r3, r3, #6
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	f04f 0300 	mov.w	r3, #0
 8002f92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002f96:	f04f 0100 	mov.w	r1, #0
 8002f9a:	ea02 0400 	and.w	r4, r2, r0
 8002f9e:	ea03 0501 	and.w	r5, r3, r1
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	f04f 0200 	mov.w	r2, #0
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	014b      	lsls	r3, r1, #5
 8002fb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002fb4:	0142      	lsls	r2, r0, #5
 8002fb6:	4610      	mov	r0, r2
 8002fb8:	4619      	mov	r1, r3
 8002fba:	1b00      	subs	r0, r0, r4
 8002fbc:	eb61 0105 	sbc.w	r1, r1, r5
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	018b      	lsls	r3, r1, #6
 8002fca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002fce:	0182      	lsls	r2, r0, #6
 8002fd0:	1a12      	subs	r2, r2, r0
 8002fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8002fd6:	f04f 0000 	mov.w	r0, #0
 8002fda:	f04f 0100 	mov.w	r1, #0
 8002fde:	00d9      	lsls	r1, r3, #3
 8002fe0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fe4:	00d0      	lsls	r0, r2, #3
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	1912      	adds	r2, r2, r4
 8002fec:	eb45 0303 	adc.w	r3, r5, r3
 8002ff0:	f04f 0000 	mov.w	r0, #0
 8002ff4:	f04f 0100 	mov.w	r1, #0
 8002ff8:	0299      	lsls	r1, r3, #10
 8002ffa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002ffe:	0290      	lsls	r0, r2, #10
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	4610      	mov	r0, r2
 8003006:	4619      	mov	r1, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	461a      	mov	r2, r3
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	f7fd f92e 	bl	8000270 <__aeabi_uldivmod>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4613      	mov	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800301c:	4b0b      	ldr	r3, [pc, #44]	; (800304c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	0c1b      	lsrs	r3, r3, #16
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	3301      	adds	r3, #1
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	fbb2 f3f3 	udiv	r3, r2, r3
 8003034:	60bb      	str	r3, [r7, #8]
      break;
 8003036:	e002      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800303a:	60bb      	str	r3, [r7, #8]
      break;
 800303c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800303e:	68bb      	ldr	r3, [r7, #8]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800304a:	bf00      	nop
 800304c:	40023800 	.word	0x40023800
 8003050:	00f42400 	.word	0x00f42400

08003054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003058:	4b03      	ldr	r3, [pc, #12]	; (8003068 <HAL_RCC_GetHCLKFreq+0x14>)
 800305a:	681b      	ldr	r3, [r3, #0]
}
 800305c:	4618      	mov	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	20000000 	.word	0x20000000

0800306c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003070:	f7ff fff0 	bl	8003054 <HAL_RCC_GetHCLKFreq>
 8003074:	4602      	mov	r2, r0
 8003076:	4b05      	ldr	r3, [pc, #20]	; (800308c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	0a9b      	lsrs	r3, r3, #10
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	4903      	ldr	r1, [pc, #12]	; (8003090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003082:	5ccb      	ldrb	r3, [r1, r3]
 8003084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003088:	4618      	mov	r0, r3
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40023800 	.word	0x40023800
 8003090:	080099c8 	.word	0x080099c8

08003094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003098:	f7ff ffdc 	bl	8003054 <HAL_RCC_GetHCLKFreq>
 800309c:	4602      	mov	r2, r0
 800309e:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	0b5b      	lsrs	r3, r3, #13
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	4903      	ldr	r1, [pc, #12]	; (80030b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030aa:	5ccb      	ldrb	r3, [r1, r3]
 80030ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40023800 	.word	0x40023800
 80030b8:	080099c8 	.word	0x080099c8

080030bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	220f      	movs	r2, #15
 80030ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030cc:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 0203 	and.w	r2, r3, #3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030d8:	4b0f      	ldr	r3, [pc, #60]	; (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030f0:	4b09      	ldr	r3, [pc, #36]	; (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	08db      	lsrs	r3, r3, #3
 80030f6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <HAL_RCC_GetClockConfig+0x60>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0207 	and.w	r2, r3, #7
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	601a      	str	r2, [r3, #0]
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	40023c00 	.word	0x40023c00

08003120 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e07b      	b.n	800322a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	2b00      	cmp	r3, #0
 8003138:	d108      	bne.n	800314c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003142:	d009      	beq.n	8003158 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	61da      	str	r2, [r3, #28]
 800314a:	e005      	b.n	8003158 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d106      	bne.n	8003178 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7fe f980 	bl	8001478 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2202      	movs	r2, #2
 800317c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800318e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80031a0:	431a      	orrs	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031aa:	431a      	orrs	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	431a      	orrs	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	431a      	orrs	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031c8:	431a      	orrs	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031dc:	ea42 0103 	orr.w	r1, r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	0c1b      	lsrs	r3, r3, #16
 80031f6:	f003 0104 	and.w	r1, r3, #4
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	f003 0210 	and.w	r2, r3, #16
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69da      	ldr	r2, [r3, #28]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003218:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b088      	sub	sp, #32
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	603b      	str	r3, [r7, #0]
 800323e:	4613      	mov	r3, r2
 8003240:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_SPI_Transmit+0x22>
 8003250:	2302      	movs	r3, #2
 8003252:	e126      	b.n	80034a2 <HAL_SPI_Transmit+0x270>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800325c:	f7fe fca0 	bl	8001ba0 <HAL_GetTick>
 8003260:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003262:	88fb      	ldrh	r3, [r7, #6]
 8003264:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d002      	beq.n	8003278 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003272:	2302      	movs	r3, #2
 8003274:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003276:	e10b      	b.n	8003490 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <HAL_SPI_Transmit+0x52>
 800327e:	88fb      	ldrh	r3, [r7, #6]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d102      	bne.n	800328a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003288:	e102      	b.n	8003490 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2203      	movs	r2, #3
 800328e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	88fa      	ldrh	r2, [r7, #6]
 80032a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	88fa      	ldrh	r2, [r7, #6]
 80032a8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2200      	movs	r2, #0
 80032c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032d0:	d10f      	bne.n	80032f2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fc:	2b40      	cmp	r3, #64	; 0x40
 80032fe:	d007      	beq.n	8003310 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800330e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003318:	d14b      	bne.n	80033b2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <HAL_SPI_Transmit+0xf6>
 8003322:	8afb      	ldrh	r3, [r7, #22]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d13e      	bne.n	80033a6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332c:	881a      	ldrh	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	1c9a      	adds	r2, r3, #2
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003342:	b29b      	uxth	r3, r3
 8003344:	3b01      	subs	r3, #1
 8003346:	b29a      	uxth	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800334c:	e02b      	b.n	80033a6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b02      	cmp	r3, #2
 800335a:	d112      	bne.n	8003382 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	881a      	ldrh	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336c:	1c9a      	adds	r2, r3, #2
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003376:	b29b      	uxth	r3, r3
 8003378:	3b01      	subs	r3, #1
 800337a:	b29a      	uxth	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003380:	e011      	b.n	80033a6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003382:	f7fe fc0d 	bl	8001ba0 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	429a      	cmp	r2, r3
 8003390:	d803      	bhi.n	800339a <HAL_SPI_Transmit+0x168>
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003398:	d102      	bne.n	80033a0 <HAL_SPI_Transmit+0x16e>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d102      	bne.n	80033a6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80033a4:	e074      	b.n	8003490 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1ce      	bne.n	800334e <HAL_SPI_Transmit+0x11c>
 80033b0:	e04c      	b.n	800344c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <HAL_SPI_Transmit+0x18e>
 80033ba:	8afb      	ldrh	r3, [r7, #22]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d140      	bne.n	8003442 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	330c      	adds	r3, #12
 80033ca:	7812      	ldrb	r2, [r2, #0]
 80033cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033dc:	b29b      	uxth	r3, r3
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033e6:	e02c      	b.n	8003442 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d113      	bne.n	800341e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	330c      	adds	r3, #12
 8003400:	7812      	ldrb	r2, [r2, #0]
 8003402:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	1c5a      	adds	r2, r3, #1
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	86da      	strh	r2, [r3, #54]	; 0x36
 800341c:	e011      	b.n	8003442 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800341e:	f7fe fbbf 	bl	8001ba0 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d803      	bhi.n	8003436 <HAL_SPI_Transmit+0x204>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003434:	d102      	bne.n	800343c <HAL_SPI_Transmit+0x20a>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d102      	bne.n	8003442 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003440:	e026      	b.n	8003490 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003446:	b29b      	uxth	r3, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	d1cd      	bne.n	80033e8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	6839      	ldr	r1, [r7, #0]
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 fbcb 	bl	8003bec <SPI_EndRxTxTransaction>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d002      	beq.n	8003462 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d10a      	bne.n	8003480 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800346a:	2300      	movs	r3, #0
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	613b      	str	r3, [r7, #16]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	613b      	str	r3, [r7, #16]
 800347e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	77fb      	strb	r3, [r7, #31]
 800348c:	e000      	b.n	8003490 <HAL_SPI_Transmit+0x25e>
  }

error:
 800348e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3720      	adds	r7, #32
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b088      	sub	sp, #32
 80034ae:	af02      	add	r7, sp, #8
 80034b0:	60f8      	str	r0, [r7, #12]
 80034b2:	60b9      	str	r1, [r7, #8]
 80034b4:	603b      	str	r3, [r7, #0]
 80034b6:	4613      	mov	r3, r2
 80034b8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034c6:	d112      	bne.n	80034ee <HAL_SPI_Receive+0x44>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10e      	bne.n	80034ee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2204      	movs	r2, #4
 80034d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	4613      	mov	r3, r2
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f8f1 	bl	80036cc <HAL_SPI_TransmitReceive>
 80034ea:	4603      	mov	r3, r0
 80034ec:	e0ea      	b.n	80036c4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d101      	bne.n	80034fc <HAL_SPI_Receive+0x52>
 80034f8:	2302      	movs	r3, #2
 80034fa:	e0e3      	b.n	80036c4 <HAL_SPI_Receive+0x21a>
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2201      	movs	r2, #1
 8003500:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003504:	f7fe fb4c 	bl	8001ba0 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b01      	cmp	r3, #1
 8003514:	d002      	beq.n	800351c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003516:	2302      	movs	r3, #2
 8003518:	75fb      	strb	r3, [r7, #23]
    goto error;
 800351a:	e0ca      	b.n	80036b2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_SPI_Receive+0x7e>
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d102      	bne.n	800352e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800352c:	e0c1      	b.n	80036b2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2204      	movs	r2, #4
 8003532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	88fa      	ldrh	r2, [r7, #6]
 8003546:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	88fa      	ldrh	r2, [r7, #6]
 800354c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003574:	d10f      	bne.n	8003596 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003584:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003594:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a0:	2b40      	cmp	r3, #64	; 0x40
 80035a2:	d007      	beq.n	80035b4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d162      	bne.n	8003682 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80035bc:	e02e      	b.n	800361c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d115      	bne.n	80035f8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f103 020c 	add.w	r2, r3, #12
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d8:	7812      	ldrb	r2, [r2, #0]
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035f6:	e011      	b.n	800361c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035f8:	f7fe fad2 	bl	8001ba0 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	683a      	ldr	r2, [r7, #0]
 8003604:	429a      	cmp	r2, r3
 8003606:	d803      	bhi.n	8003610 <HAL_SPI_Receive+0x166>
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800360e:	d102      	bne.n	8003616 <HAL_SPI_Receive+0x16c>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d102      	bne.n	800361c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	75fb      	strb	r3, [r7, #23]
          goto error;
 800361a:	e04a      	b.n	80036b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003620:	b29b      	uxth	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1cb      	bne.n	80035be <HAL_SPI_Receive+0x114>
 8003626:	e031      	b.n	800368c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b01      	cmp	r3, #1
 8003634:	d113      	bne.n	800365e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68da      	ldr	r2, [r3, #12]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003640:	b292      	uxth	r2, r2
 8003642:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003648:	1c9a      	adds	r2, r3, #2
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800365c:	e011      	b.n	8003682 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800365e:	f7fe fa9f 	bl	8001ba0 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d803      	bhi.n	8003676 <HAL_SPI_Receive+0x1cc>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003674:	d102      	bne.n	800367c <HAL_SPI_Receive+0x1d2>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003680:	e017      	b.n	80036b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003686:	b29b      	uxth	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1cd      	bne.n	8003628 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	6839      	ldr	r1, [r7, #0]
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 fa45 	bl	8003b20 <SPI_EndRxTransaction>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2220      	movs	r2, #32
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	75fb      	strb	r3, [r7, #23]
 80036ae:	e000      	b.n	80036b2 <HAL_SPI_Receive+0x208>
  }

error :
 80036b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80036c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08c      	sub	sp, #48	; 0x30
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
 80036d8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80036da:	2301      	movs	r3, #1
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80036de:	2300      	movs	r3, #0
 80036e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_SPI_TransmitReceive+0x26>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e18a      	b.n	8003a08 <HAL_SPI_TransmitReceive+0x33c>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036fa:	f7fe fa51 	bl	8001ba0 <HAL_GetTick>
 80036fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003710:	887b      	ldrh	r3, [r7, #2]
 8003712:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003714:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003718:	2b01      	cmp	r3, #1
 800371a:	d00f      	beq.n	800373c <HAL_SPI_TransmitReceive+0x70>
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003722:	d107      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d103      	bne.n	8003734 <HAL_SPI_TransmitReceive+0x68>
 800372c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003730:	2b04      	cmp	r3, #4
 8003732:	d003      	beq.n	800373c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003734:	2302      	movs	r3, #2
 8003736:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800373a:	e15b      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_SPI_TransmitReceive+0x82>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <HAL_SPI_TransmitReceive+0x82>
 8003748:	887b      	ldrh	r3, [r7, #2]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d103      	bne.n	8003756 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003754:	e14e      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b04      	cmp	r3, #4
 8003760:	d003      	beq.n	800376a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2205      	movs	r2, #5
 8003766:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	887a      	ldrh	r2, [r7, #2]
 800377a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	887a      	ldrh	r2, [r7, #2]
 8003780:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	887a      	ldrh	r2, [r7, #2]
 8003792:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037aa:	2b40      	cmp	r3, #64	; 0x40
 80037ac:	d007      	beq.n	80037be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037c6:	d178      	bne.n	80038ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d002      	beq.n	80037d6 <HAL_SPI_TransmitReceive+0x10a>
 80037d0:	8b7b      	ldrh	r3, [r7, #26]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d166      	bne.n	80038a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	881a      	ldrh	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	1c9a      	adds	r2, r3, #2
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037fa:	e053      	b.n	80038a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b02      	cmp	r3, #2
 8003808:	d11b      	bne.n	8003842 <HAL_SPI_TransmitReceive+0x176>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d016      	beq.n	8003842 <HAL_SPI_TransmitReceive+0x176>
 8003814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003816:	2b01      	cmp	r3, #1
 8003818:	d113      	bne.n	8003842 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	881a      	ldrh	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	1c9a      	adds	r2, r3, #2
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b01      	cmp	r3, #1
 800384e:	d119      	bne.n	8003884 <HAL_SPI_TransmitReceive+0x1b8>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d014      	beq.n	8003884 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003864:	b292      	uxth	r2, r2
 8003866:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	1c9a      	adds	r2, r3, #2
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b29a      	uxth	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003880:	2301      	movs	r3, #1
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003884:	f7fe f98c 	bl	8001ba0 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003890:	429a      	cmp	r2, r3
 8003892:	d807      	bhi.n	80038a4 <HAL_SPI_TransmitReceive+0x1d8>
 8003894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003896:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800389a:	d003      	beq.n	80038a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80038a2:	e0a7      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1a6      	bne.n	80037fc <HAL_SPI_TransmitReceive+0x130>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1a1      	bne.n	80037fc <HAL_SPI_TransmitReceive+0x130>
 80038b8:	e07c      	b.n	80039b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_SPI_TransmitReceive+0x1fc>
 80038c2:	8b7b      	ldrh	r3, [r7, #26]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d16b      	bne.n	80039a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	330c      	adds	r3, #12
 80038d2:	7812      	ldrb	r2, [r2, #0]
 80038d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038ee:	e057      	b.n	80039a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d11c      	bne.n	8003938 <HAL_SPI_TransmitReceive+0x26c>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d017      	beq.n	8003938 <HAL_SPI_TransmitReceive+0x26c>
 8003908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390a:	2b01      	cmp	r3, #1
 800390c:	d114      	bne.n	8003938 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	330c      	adds	r3, #12
 8003918:	7812      	ldrb	r2, [r2, #0]
 800391a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800392a:	b29b      	uxth	r3, r3
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b01      	cmp	r3, #1
 8003944:	d119      	bne.n	800397a <HAL_SPI_TransmitReceive+0x2ae>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800394a:	b29b      	uxth	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d014      	beq.n	800397a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003962:	1c5a      	adds	r2, r3, #1
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003976:	2301      	movs	r3, #1
 8003978:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800397a:	f7fe f911 	bl	8001ba0 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003986:	429a      	cmp	r2, r3
 8003988:	d803      	bhi.n	8003992 <HAL_SPI_TransmitReceive+0x2c6>
 800398a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800398c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003990:	d102      	bne.n	8003998 <HAL_SPI_TransmitReceive+0x2cc>
 8003992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003994:	2b00      	cmp	r3, #0
 8003996:	d103      	bne.n	80039a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800399e:	e029      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1a2      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x224>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d19d      	bne.n	80038f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039b8:	68f8      	ldr	r0, [r7, #12]
 80039ba:	f000 f917 	bl	8003bec <SPI_EndRxTxTransaction>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d006      	beq.n	80039d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2220      	movs	r2, #32
 80039ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80039d0:	e010      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10b      	bne.n	80039f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039da:	2300      	movs	r3, #0
 80039dc:	617b      	str	r3, [r7, #20]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	617b      	str	r3, [r7, #20]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	e000      	b.n	80039f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80039f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a04:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3730      	adds	r7, #48	; 0x30
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b088      	sub	sp, #32
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a20:	f7fe f8be 	bl	8001ba0 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a28:	1a9b      	subs	r3, r3, r2
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a30:	f7fe f8b6 	bl	8001ba0 <HAL_GetTick>
 8003a34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a36:	4b39      	ldr	r3, [pc, #228]	; (8003b1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	015b      	lsls	r3, r3, #5
 8003a3c:	0d1b      	lsrs	r3, r3, #20
 8003a3e:	69fa      	ldr	r2, [r7, #28]
 8003a40:	fb02 f303 	mul.w	r3, r2, r3
 8003a44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a46:	e054      	b.n	8003af2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a4e:	d050      	beq.n	8003af2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a50:	f7fe f8a6 	bl	8001ba0 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	69fa      	ldr	r2, [r7, #28]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d902      	bls.n	8003a66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d13d      	bne.n	8003ae2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a7e:	d111      	bne.n	8003aa4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a88:	d004      	beq.n	8003a94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a92:	d107      	bne.n	8003aa4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aac:	d10f      	bne.n	8003ace <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003acc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e017      	b.n	8003b12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	4013      	ands	r3, r2
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	bf0c      	ite	eq
 8003b02:	2301      	moveq	r3, #1
 8003b04:	2300      	movne	r3, #0
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d19b      	bne.n	8003a48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3720      	adds	r7, #32
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	20000000 	.word	0x20000000

08003b20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b34:	d111      	bne.n	8003b5a <SPI_EndRxTransaction+0x3a>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b3e:	d004      	beq.n	8003b4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b48:	d107      	bne.n	8003b5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b58:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b62:	d12a      	bne.n	8003bba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b6c:	d012      	beq.n	8003b94 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	2200      	movs	r2, #0
 8003b76:	2180      	movs	r1, #128	; 0x80
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f7ff ff49 	bl	8003a10 <SPI_WaitFlagStateUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d02d      	beq.n	8003be0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b88:	f043 0220 	orr.w	r2, r3, #32
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e026      	b.n	8003be2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f7ff ff36 	bl	8003a10 <SPI_WaitFlagStateUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d01a      	beq.n	8003be0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bae:	f043 0220 	orr.w	r2, r3, #32
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e013      	b.n	8003be2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f7ff ff23 	bl	8003a10 <SPI_WaitFlagStateUntilTimeout>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e000      	b.n	8003be2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b088      	sub	sp, #32
 8003bf0:	af02      	add	r7, sp, #8
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	; (8003c68 <SPI_EndRxTxTransaction+0x7c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a1b      	ldr	r2, [pc, #108]	; (8003c6c <SPI_EndRxTxTransaction+0x80>)
 8003bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003c02:	0d5b      	lsrs	r3, r3, #21
 8003c04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c08:	fb02 f303 	mul.w	r3, r2, r3
 8003c0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c16:	d112      	bne.n	8003c3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	2180      	movs	r1, #128	; 0x80
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f7ff fef4 	bl	8003a10 <SPI_WaitFlagStateUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d016      	beq.n	8003c5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c32:	f043 0220 	orr.w	r2, r3, #32
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e00f      	b.n	8003c5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c54:	2b80      	cmp	r3, #128	; 0x80
 8003c56:	d0f2      	beq.n	8003c3e <SPI_EndRxTxTransaction+0x52>
 8003c58:	e000      	b.n	8003c5c <SPI_EndRxTxTransaction+0x70>
        break;
 8003c5a:	bf00      	nop
  }

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000000 	.word	0x20000000
 8003c6c:	165e9f81 	.word	0x165e9f81

08003c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e041      	b.n	8003d06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7fd fc36 	bl	8001508 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3304      	adds	r3, #4
 8003cac:	4619      	mov	r1, r3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	f000 fdb0 	bl	8004814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3708      	adds	r7, #8
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d001      	beq.n	8003d28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e046      	b.n	8003db6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a23      	ldr	r2, [pc, #140]	; (8003dc4 <HAL_TIM_Base_Start+0xb4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d022      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d42:	d01d      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a1f      	ldr	r2, [pc, #124]	; (8003dc8 <HAL_TIM_Base_Start+0xb8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d018      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a1e      	ldr	r2, [pc, #120]	; (8003dcc <HAL_TIM_Base_Start+0xbc>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d013      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a1c      	ldr	r2, [pc, #112]	; (8003dd0 <HAL_TIM_Base_Start+0xc0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d00e      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <HAL_TIM_Base_Start+0xc4>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d009      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a19      	ldr	r2, [pc, #100]	; (8003dd8 <HAL_TIM_Base_Start+0xc8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d004      	beq.n	8003d80 <HAL_TIM_Base_Start+0x70>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a18      	ldr	r2, [pc, #96]	; (8003ddc <HAL_TIM_Base_Start+0xcc>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d111      	bne.n	8003da4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b06      	cmp	r3, #6
 8003d90:	d010      	beq.n	8003db4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0201 	orr.w	r2, r2, #1
 8003da0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003da2:	e007      	b.n	8003db4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	40010000 	.word	0x40010000
 8003dc8:	40000400 	.word	0x40000400
 8003dcc:	40000800 	.word	0x40000800
 8003dd0:	40000c00 	.word	0x40000c00
 8003dd4:	40010400 	.word	0x40010400
 8003dd8:	40014000 	.word	0x40014000
 8003ddc:	40001800 	.word	0x40001800

08003de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d001      	beq.n	8003df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e04e      	b.n	8003e96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68da      	ldr	r2, [r3, #12]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a23      	ldr	r2, [pc, #140]	; (8003ea4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d022      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e22:	d01d      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1f      	ldr	r2, [pc, #124]	; (8003ea8 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d018      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a1e      	ldr	r2, [pc, #120]	; (8003eac <HAL_TIM_Base_Start_IT+0xcc>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d013      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a1c      	ldr	r2, [pc, #112]	; (8003eb0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d00e      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a1b      	ldr	r2, [pc, #108]	; (8003eb4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d009      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a19      	ldr	r2, [pc, #100]	; (8003eb8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d004      	beq.n	8003e60 <HAL_TIM_Base_Start_IT+0x80>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a18      	ldr	r2, [pc, #96]	; (8003ebc <HAL_TIM_Base_Start_IT+0xdc>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d111      	bne.n	8003e84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b06      	cmp	r3, #6
 8003e70:	d010      	beq.n	8003e94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0201 	orr.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e82:	e007      	b.n	8003e94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	40010000 	.word	0x40010000
 8003ea8:	40000400 	.word	0x40000400
 8003eac:	40000800 	.word	0x40000800
 8003eb0:	40000c00 	.word	0x40000c00
 8003eb4:	40010400 	.word	0x40010400
 8003eb8:	40014000 	.word	0x40014000
 8003ebc:	40001800 	.word	0x40001800

08003ec0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e041      	b.n	8003f56 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f839 	bl	8003f5e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4619      	mov	r1, r3
 8003efe:	4610      	mov	r0, r2
 8003f00:	f000 fc88 	bl	8004814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e041      	b.n	8004008 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d106      	bne.n	8003f9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f839 	bl	8004010 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3304      	adds	r3, #4
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	f000 fc2f 	bl	8004814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e041      	b.n	80040ba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 f839 	bl	80040c2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4610      	mov	r0, r2
 8004064:	f000 fbd6 	bl	8004814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b082      	sub	sp, #8
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d122      	bne.n	8004132 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d11b      	bne.n	8004132 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f06f 0202 	mvn.w	r2, #2
 8004102:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	f003 0303 	and.w	r3, r3, #3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d003      	beq.n	8004120 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fb5d 	bl	80047d8 <HAL_TIM_IC_CaptureCallback>
 800411e:	e005      	b.n	800412c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 fb4f 	bl	80047c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fb60 	bl	80047ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	2b04      	cmp	r3, #4
 800413e:	d122      	bne.n	8004186 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	2b04      	cmp	r3, #4
 800414c:	d11b      	bne.n	8004186 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f06f 0204 	mvn.w	r2, #4
 8004156:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 fb33 	bl	80047d8 <HAL_TIM_IC_CaptureCallback>
 8004172:	e005      	b.n	8004180 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 fb25 	bl	80047c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fb36 	bl	80047ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	f003 0308 	and.w	r3, r3, #8
 8004190:	2b08      	cmp	r3, #8
 8004192:	d122      	bne.n	80041da <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b08      	cmp	r3, #8
 80041a0:	d11b      	bne.n	80041da <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f06f 0208 	mvn.w	r2, #8
 80041aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2204      	movs	r2, #4
 80041b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	69db      	ldr	r3, [r3, #28]
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d003      	beq.n	80041c8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f000 fb09 	bl	80047d8 <HAL_TIM_IC_CaptureCallback>
 80041c6:	e005      	b.n	80041d4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fafb 	bl	80047c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fb0c 	bl	80047ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b10      	cmp	r3, #16
 80041e6:	d122      	bne.n	800422e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	f003 0310 	and.w	r3, r3, #16
 80041f2:	2b10      	cmp	r3, #16
 80041f4:	d11b      	bne.n	800422e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f06f 0210 	mvn.w	r2, #16
 80041fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2208      	movs	r2, #8
 8004204:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004210:	2b00      	cmp	r3, #0
 8004212:	d003      	beq.n	800421c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fadf 	bl	80047d8 <HAL_TIM_IC_CaptureCallback>
 800421a:	e005      	b.n	8004228 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fad1 	bl	80047c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fae2 	bl	80047ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b01      	cmp	r3, #1
 800423a:	d10e      	bne.n	800425a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b01      	cmp	r3, #1
 8004248:	d107      	bne.n	800425a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f06f 0201 	mvn.w	r2, #1
 8004252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7fd f823 	bl	80012a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004264:	2b80      	cmp	r3, #128	; 0x80
 8004266:	d10e      	bne.n	8004286 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004272:	2b80      	cmp	r3, #128	; 0x80
 8004274:	d107      	bne.n	8004286 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800427e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 ffb3 	bl	80051ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004290:	2b40      	cmp	r3, #64	; 0x40
 8004292:	d10e      	bne.n	80042b2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429e:	2b40      	cmp	r3, #64	; 0x40
 80042a0:	d107      	bne.n	80042b2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 faa7 	bl	8004800 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f003 0320 	and.w	r3, r3, #32
 80042bc:	2b20      	cmp	r3, #32
 80042be:	d10e      	bne.n	80042de <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f003 0320 	and.w	r3, r3, #32
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	d107      	bne.n	80042de <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f06f 0220 	mvn.w	r2, #32
 80042d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 ff7d 	bl	80051d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <HAL_TIM_OC_ConfigChannel+0x1a>
 80042fe:	2302      	movs	r3, #2
 8004300:	e046      	b.n	8004390 <HAL_TIM_OC_ConfigChannel+0xa8>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b0c      	cmp	r3, #12
 800430e:	d839      	bhi.n	8004384 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004310:	a201      	add	r2, pc, #4	; (adr r2, 8004318 <HAL_TIM_OC_ConfigChannel+0x30>)
 8004312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004316:	bf00      	nop
 8004318:	0800434d 	.word	0x0800434d
 800431c:	08004385 	.word	0x08004385
 8004320:	08004385 	.word	0x08004385
 8004324:	08004385 	.word	0x08004385
 8004328:	0800435b 	.word	0x0800435b
 800432c:	08004385 	.word	0x08004385
 8004330:	08004385 	.word	0x08004385
 8004334:	08004385 	.word	0x08004385
 8004338:	08004369 	.word	0x08004369
 800433c:	08004385 	.word	0x08004385
 8004340:	08004385 	.word	0x08004385
 8004344:	08004385 	.word	0x08004385
 8004348:	08004377 	.word	0x08004377
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68b9      	ldr	r1, [r7, #8]
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fafe 	bl	8004954 <TIM_OC1_SetConfig>
      break;
 8004358:	e015      	b.n	8004386 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68b9      	ldr	r1, [r7, #8]
 8004360:	4618      	mov	r0, r3
 8004362:	f000 fb67 	bl	8004a34 <TIM_OC2_SetConfig>
      break;
 8004366:	e00e      	b.n	8004386 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68b9      	ldr	r1, [r7, #8]
 800436e:	4618      	mov	r0, r3
 8004370:	f000 fbd6 	bl	8004b20 <TIM_OC3_SetConfig>
      break;
 8004374:	e007      	b.n	8004386 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68b9      	ldr	r1, [r7, #8]
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fc43 	bl	8004c08 <TIM_OC4_SetConfig>
      break;
 8004382:	e000      	b.n	8004386 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8004384:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d101      	bne.n	80043b2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80043ae:	2302      	movs	r3, #2
 80043b0:	e082      	b.n	80044b8 <HAL_TIM_IC_ConfigChannel+0x120>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d11b      	bne.n	80043f8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6818      	ldr	r0, [r3, #0]
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	6819      	ldr	r1, [r3, #0]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f000 fc70 	bl	8004cb4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 020c 	bic.w	r2, r2, #12
 80043e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6999      	ldr	r1, [r3, #24]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	619a      	str	r2, [r3, #24]
 80043f6:	e05a      	b.n	80044ae <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d11c      	bne.n	8004438 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6818      	ldr	r0, [r3, #0]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	6819      	ldr	r1, [r3, #0]
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f000 fcf4 	bl	8004dfa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	699a      	ldr	r2, [r3, #24]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004420:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6999      	ldr	r1, [r3, #24]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	021a      	lsls	r2, r3, #8
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	430a      	orrs	r2, r1
 8004434:	619a      	str	r2, [r3, #24]
 8004436:	e03a      	b.n	80044ae <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b08      	cmp	r3, #8
 800443c:	d11b      	bne.n	8004476 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6818      	ldr	r0, [r3, #0]
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f000 fd41 	bl	8004ed4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 020c 	bic.w	r2, r2, #12
 8004460:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69d9      	ldr	r1, [r3, #28]
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	61da      	str	r2, [r3, #28]
 8004474:	e01b      	b.n	80044ae <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6818      	ldr	r0, [r3, #0]
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	6819      	ldr	r1, [r3, #0]
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f000 fd61 	bl	8004f4c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004498:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69d9      	ldr	r1, [r3, #28]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	021a      	lsls	r2, r3, #8
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	430a      	orrs	r2, r1
 80044ac:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d101      	bne.n	80044da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80044d6:	2302      	movs	r3, #2
 80044d8:	e0ac      	b.n	8004634 <HAL_TIM_PWM_ConfigChannel+0x174>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b0c      	cmp	r3, #12
 80044e6:	f200 809f 	bhi.w	8004628 <HAL_TIM_PWM_ConfigChannel+0x168>
 80044ea:	a201      	add	r2, pc, #4	; (adr r2, 80044f0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80044ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f0:	08004525 	.word	0x08004525
 80044f4:	08004629 	.word	0x08004629
 80044f8:	08004629 	.word	0x08004629
 80044fc:	08004629 	.word	0x08004629
 8004500:	08004565 	.word	0x08004565
 8004504:	08004629 	.word	0x08004629
 8004508:	08004629 	.word	0x08004629
 800450c:	08004629 	.word	0x08004629
 8004510:	080045a7 	.word	0x080045a7
 8004514:	08004629 	.word	0x08004629
 8004518:	08004629 	.word	0x08004629
 800451c:	08004629 	.word	0x08004629
 8004520:	080045e7 	.word	0x080045e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68b9      	ldr	r1, [r7, #8]
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fa12 	bl	8004954 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699a      	ldr	r2, [r3, #24]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0208 	orr.w	r2, r2, #8
 800453e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699a      	ldr	r2, [r3, #24]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0204 	bic.w	r2, r2, #4
 800454e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6999      	ldr	r1, [r3, #24]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	619a      	str	r2, [r3, #24]
      break;
 8004562:	e062      	b.n	800462a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68b9      	ldr	r1, [r7, #8]
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fa62 	bl	8004a34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699a      	ldr	r2, [r3, #24]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800457e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699a      	ldr	r2, [r3, #24]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800458e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6999      	ldr	r1, [r3, #24]
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	021a      	lsls	r2, r3, #8
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	430a      	orrs	r2, r1
 80045a2:	619a      	str	r2, [r3, #24]
      break;
 80045a4:	e041      	b.n	800462a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68b9      	ldr	r1, [r7, #8]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 fab7 	bl	8004b20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69da      	ldr	r2, [r3, #28]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f042 0208 	orr.w	r2, r2, #8
 80045c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	69da      	ldr	r2, [r3, #28]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0204 	bic.w	r2, r2, #4
 80045d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69d9      	ldr	r1, [r3, #28]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	61da      	str	r2, [r3, #28]
      break;
 80045e4:	e021      	b.n	800462a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68b9      	ldr	r1, [r7, #8]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f000 fb0b 	bl	8004c08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	69da      	ldr	r2, [r3, #28]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	69da      	ldr	r2, [r3, #28]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69d9      	ldr	r1, [r3, #28]
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	021a      	lsls	r2, r3, #8
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	430a      	orrs	r2, r1
 8004624:	61da      	str	r2, [r3, #28]
      break;
 8004626:	e000      	b.n	800462a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004628:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_TIM_ConfigClockSource+0x18>
 8004650:	2302      	movs	r3, #2
 8004652:	e0b3      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x180>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004672:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800467a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800468c:	d03e      	beq.n	800470c <HAL_TIM_ConfigClockSource+0xd0>
 800468e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004692:	f200 8087 	bhi.w	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 8004696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800469a:	f000 8085 	beq.w	80047a8 <HAL_TIM_ConfigClockSource+0x16c>
 800469e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046a2:	d87f      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046a4:	2b70      	cmp	r3, #112	; 0x70
 80046a6:	d01a      	beq.n	80046de <HAL_TIM_ConfigClockSource+0xa2>
 80046a8:	2b70      	cmp	r3, #112	; 0x70
 80046aa:	d87b      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046ac:	2b60      	cmp	r3, #96	; 0x60
 80046ae:	d050      	beq.n	8004752 <HAL_TIM_ConfigClockSource+0x116>
 80046b0:	2b60      	cmp	r3, #96	; 0x60
 80046b2:	d877      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046b4:	2b50      	cmp	r3, #80	; 0x50
 80046b6:	d03c      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0xf6>
 80046b8:	2b50      	cmp	r3, #80	; 0x50
 80046ba:	d873      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046bc:	2b40      	cmp	r3, #64	; 0x40
 80046be:	d058      	beq.n	8004772 <HAL_TIM_ConfigClockSource+0x136>
 80046c0:	2b40      	cmp	r3, #64	; 0x40
 80046c2:	d86f      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046c4:	2b30      	cmp	r3, #48	; 0x30
 80046c6:	d064      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0x156>
 80046c8:	2b30      	cmp	r3, #48	; 0x30
 80046ca:	d86b      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	d060      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0x156>
 80046d0:	2b20      	cmp	r3, #32
 80046d2:	d867      	bhi.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d05c      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0x156>
 80046d8:	2b10      	cmp	r3, #16
 80046da:	d05a      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80046dc:	e062      	b.n	80047a4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6818      	ldr	r0, [r3, #0]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	6899      	ldr	r1, [r3, #8]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685a      	ldr	r2, [r3, #4]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	f000 fc85 	bl	8004ffc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004700:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	609a      	str	r2, [r3, #8]
      break;
 800470a:	e04e      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	6899      	ldr	r1, [r3, #8]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	f000 fc6e 	bl	8004ffc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689a      	ldr	r2, [r3, #8]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800472e:	609a      	str	r2, [r3, #8]
      break;
 8004730:	e03b      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	6859      	ldr	r1, [r3, #4]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	461a      	mov	r2, r3
 8004740:	f000 fb2c 	bl	8004d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2150      	movs	r1, #80	; 0x50
 800474a:	4618      	mov	r0, r3
 800474c:	f000 fc3b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004750:	e02b      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	6859      	ldr	r1, [r3, #4]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	461a      	mov	r2, r3
 8004760:	f000 fb88 	bl	8004e74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2160      	movs	r1, #96	; 0x60
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fc2b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004770:	e01b      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	6859      	ldr	r1, [r3, #4]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	461a      	mov	r2, r3
 8004780:	f000 fb0c 	bl	8004d9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2140      	movs	r1, #64	; 0x40
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fc1b 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004790:	e00b      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4619      	mov	r1, r3
 800479c:	4610      	mov	r0, r2
 800479e:	f000 fc12 	bl	8004fc6 <TIM_ITRx_SetConfig>
        break;
 80047a2:	e002      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047a4:	bf00      	nop
 80047a6:	e000      	b.n	80047aa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047a8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004814:	b480      	push	{r7}
 8004816:	b085      	sub	sp, #20
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	4a40      	ldr	r2, [pc, #256]	; (8004928 <TIM_Base_SetConfig+0x114>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d013      	beq.n	8004854 <TIM_Base_SetConfig+0x40>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004832:	d00f      	beq.n	8004854 <TIM_Base_SetConfig+0x40>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a3d      	ldr	r2, [pc, #244]	; (800492c <TIM_Base_SetConfig+0x118>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d00b      	beq.n	8004854 <TIM_Base_SetConfig+0x40>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a3c      	ldr	r2, [pc, #240]	; (8004930 <TIM_Base_SetConfig+0x11c>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d007      	beq.n	8004854 <TIM_Base_SetConfig+0x40>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a3b      	ldr	r2, [pc, #236]	; (8004934 <TIM_Base_SetConfig+0x120>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d003      	beq.n	8004854 <TIM_Base_SetConfig+0x40>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a3a      	ldr	r2, [pc, #232]	; (8004938 <TIM_Base_SetConfig+0x124>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d108      	bne.n	8004866 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800485a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	4313      	orrs	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a2f      	ldr	r2, [pc, #188]	; (8004928 <TIM_Base_SetConfig+0x114>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d02b      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004874:	d027      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a2c      	ldr	r2, [pc, #176]	; (800492c <TIM_Base_SetConfig+0x118>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d023      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a2b      	ldr	r2, [pc, #172]	; (8004930 <TIM_Base_SetConfig+0x11c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d01f      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a2a      	ldr	r2, [pc, #168]	; (8004934 <TIM_Base_SetConfig+0x120>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d01b      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a29      	ldr	r2, [pc, #164]	; (8004938 <TIM_Base_SetConfig+0x124>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d017      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a28      	ldr	r2, [pc, #160]	; (800493c <TIM_Base_SetConfig+0x128>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d013      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a27      	ldr	r2, [pc, #156]	; (8004940 <TIM_Base_SetConfig+0x12c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00f      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a26      	ldr	r2, [pc, #152]	; (8004944 <TIM_Base_SetConfig+0x130>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00b      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a25      	ldr	r2, [pc, #148]	; (8004948 <TIM_Base_SetConfig+0x134>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d007      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a24      	ldr	r2, [pc, #144]	; (800494c <TIM_Base_SetConfig+0x138>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d003      	beq.n	80048c6 <TIM_Base_SetConfig+0xb2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a23      	ldr	r2, [pc, #140]	; (8004950 <TIM_Base_SetConfig+0x13c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d108      	bne.n	80048d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a0a      	ldr	r2, [pc, #40]	; (8004928 <TIM_Base_SetConfig+0x114>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d003      	beq.n	800490c <TIM_Base_SetConfig+0xf8>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a0c      	ldr	r2, [pc, #48]	; (8004938 <TIM_Base_SetConfig+0x124>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d103      	bne.n	8004914 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	615a      	str	r2, [r3, #20]
}
 800491a:	bf00      	nop
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	40010000 	.word	0x40010000
 800492c:	40000400 	.word	0x40000400
 8004930:	40000800 	.word	0x40000800
 8004934:	40000c00 	.word	0x40000c00
 8004938:	40010400 	.word	0x40010400
 800493c:	40014000 	.word	0x40014000
 8004940:	40014400 	.word	0x40014400
 8004944:	40014800 	.word	0x40014800
 8004948:	40001800 	.word	0x40001800
 800494c:	40001c00 	.word	0x40001c00
 8004950:	40002000 	.word	0x40002000

08004954 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f023 0201 	bic.w	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f023 0303 	bic.w	r3, r3, #3
 800498a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f023 0302 	bic.w	r3, r3, #2
 800499c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a20      	ldr	r2, [pc, #128]	; (8004a2c <TIM_OC1_SetConfig+0xd8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_OC1_SetConfig+0x64>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a1f      	ldr	r2, [pc, #124]	; (8004a30 <TIM_OC1_SetConfig+0xdc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d10c      	bne.n	80049d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0308 	bic.w	r3, r3, #8
 80049be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f023 0304 	bic.w	r3, r3, #4
 80049d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a15      	ldr	r2, [pc, #84]	; (8004a2c <TIM_OC1_SetConfig+0xd8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d003      	beq.n	80049e2 <TIM_OC1_SetConfig+0x8e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a14      	ldr	r2, [pc, #80]	; (8004a30 <TIM_OC1_SetConfig+0xdc>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d111      	bne.n	8004a06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	693a      	ldr	r2, [r7, #16]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685a      	ldr	r2, [r3, #4]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	621a      	str	r2, [r3, #32]
}
 8004a20:	bf00      	nop
 8004a22:	371c      	adds	r7, #28
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	40010000 	.word	0x40010000
 8004a30:	40010400 	.word	0x40010400

08004a34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f023 0210 	bic.w	r2, r3, #16
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
 8004a4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f023 0320 	bic.w	r3, r3, #32
 8004a7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a22      	ldr	r2, [pc, #136]	; (8004b18 <TIM_OC2_SetConfig+0xe4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d003      	beq.n	8004a9c <TIM_OC2_SetConfig+0x68>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	4a21      	ldr	r2, [pc, #132]	; (8004b1c <TIM_OC2_SetConfig+0xe8>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d10d      	bne.n	8004ab8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ab6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a17      	ldr	r2, [pc, #92]	; (8004b18 <TIM_OC2_SetConfig+0xe4>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d003      	beq.n	8004ac8 <TIM_OC2_SetConfig+0x94>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a16      	ldr	r2, [pc, #88]	; (8004b1c <TIM_OC2_SetConfig+0xe8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d113      	bne.n	8004af0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ace:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40010000 	.word	0x40010000
 8004b1c:	40010400 	.word	0x40010400

08004b20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	69db      	ldr	r3, [r3, #28]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0303 	bic.w	r3, r3, #3
 8004b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	697a      	ldr	r2, [r7, #20]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a21      	ldr	r2, [pc, #132]	; (8004c00 <TIM_OC3_SetConfig+0xe0>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d003      	beq.n	8004b86 <TIM_OC3_SetConfig+0x66>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a20      	ldr	r2, [pc, #128]	; (8004c04 <TIM_OC3_SetConfig+0xe4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d10d      	bne.n	8004ba2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a16      	ldr	r2, [pc, #88]	; (8004c00 <TIM_OC3_SetConfig+0xe0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d003      	beq.n	8004bb2 <TIM_OC3_SetConfig+0x92>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a15      	ldr	r2, [pc, #84]	; (8004c04 <TIM_OC3_SetConfig+0xe4>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d113      	bne.n	8004bda <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	011b      	lsls	r3, r3, #4
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	621a      	str	r2, [r3, #32]
}
 8004bf4:	bf00      	nop
 8004bf6:	371c      	adds	r7, #28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	40010000 	.word	0x40010000
 8004c04:	40010400 	.word	0x40010400

08004c08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	021b      	lsls	r3, r3, #8
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	031b      	lsls	r3, r3, #12
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a12      	ldr	r2, [pc, #72]	; (8004cac <TIM_OC4_SetConfig+0xa4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d003      	beq.n	8004c70 <TIM_OC4_SetConfig+0x68>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a11      	ldr	r2, [pc, #68]	; (8004cb0 <TIM_OC4_SetConfig+0xa8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d109      	bne.n	8004c84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	019b      	lsls	r3, r3, #6
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	621a      	str	r2, [r3, #32]
}
 8004c9e:	bf00      	nop
 8004ca0:	371c      	adds	r7, #28
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	40010000 	.word	0x40010000
 8004cb0:	40010400 	.word	0x40010400

08004cb4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b087      	sub	sp, #28
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
 8004cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	f023 0201 	bic.w	r2, r3, #1
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4a28      	ldr	r2, [pc, #160]	; (8004d80 <TIM_TI1_SetConfig+0xcc>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01b      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce8:	d017      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4a25      	ldr	r2, [pc, #148]	; (8004d84 <TIM_TI1_SetConfig+0xd0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d013      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4a24      	ldr	r2, [pc, #144]	; (8004d88 <TIM_TI1_SetConfig+0xd4>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d00f      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	4a23      	ldr	r2, [pc, #140]	; (8004d8c <TIM_TI1_SetConfig+0xd8>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d00b      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4a22      	ldr	r2, [pc, #136]	; (8004d90 <TIM_TI1_SetConfig+0xdc>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d007      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4a21      	ldr	r2, [pc, #132]	; (8004d94 <TIM_TI1_SetConfig+0xe0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d003      	beq.n	8004d1a <TIM_TI1_SetConfig+0x66>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	4a20      	ldr	r2, [pc, #128]	; (8004d98 <TIM_TI1_SetConfig+0xe4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d101      	bne.n	8004d1e <TIM_TI1_SetConfig+0x6a>
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <TIM_TI1_SetConfig+0x6c>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d008      	beq.n	8004d36 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f023 0303 	bic.w	r3, r3, #3
 8004d2a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	e003      	b.n	8004d3e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f043 0301 	orr.w	r3, r3, #1
 8004d3c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f023 030a 	bic.w	r3, r3, #10
 8004d58:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f003 030a 	and.w	r3, r3, #10
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	621a      	str	r2, [r3, #32]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	40010000 	.word	0x40010000
 8004d84:	40000400 	.word	0x40000400
 8004d88:	40000800 	.word	0x40000800
 8004d8c:	40000c00 	.word	0x40000c00
 8004d90:	40010400 	.word	0x40010400
 8004d94:	40014000 	.word	0x40014000
 8004d98:	40001800 	.word	0x40001800

08004d9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b087      	sub	sp, #28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	f023 0201 	bic.w	r2, r3, #1
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	f023 030a 	bic.w	r3, r3, #10
 8004dd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	621a      	str	r2, [r3, #32]
}
 8004dee:	bf00      	nop
 8004df0:	371c      	adds	r7, #28
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b087      	sub	sp, #28
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	60f8      	str	r0, [r7, #12]
 8004e02:	60b9      	str	r1, [r7, #8]
 8004e04:	607a      	str	r2, [r7, #4]
 8004e06:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	f023 0210 	bic.w	r2, r3, #16
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e26:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	021b      	lsls	r3, r3, #8
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	031b      	lsls	r3, r3, #12
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e4c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	621a      	str	r2, [r3, #32]
}
 8004e68:	bf00      	nop
 8004e6a:	371c      	adds	r7, #28
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	f023 0210 	bic.w	r2, r3, #16
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e9e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	031b      	lsls	r3, r3, #12
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004eb0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	621a      	str	r2, [r3, #32]
}
 8004ec8:	bf00      	nop
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b087      	sub	sp, #28
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
 8004ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	69db      	ldr	r3, [r3, #28]
 8004ef2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f023 0303 	bic.w	r3, r3, #3
 8004f00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	011b      	lsls	r3, r3, #4
 8004f16:	b2db      	uxtb	r3, r3
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004f24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	021b      	lsls	r3, r3, #8
 8004f2a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	621a      	str	r2, [r3, #32]
}
 8004f40:	bf00      	nop
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
 8004f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a1b      	ldr	r3, [r3, #32]
 8004f5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f78:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	021b      	lsls	r3, r3, #8
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f8a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	031b      	lsls	r3, r3, #12
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004f9e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	031b      	lsls	r3, r3, #12
 8004fa4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f043 0307 	orr.w	r3, r3, #7
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	609a      	str	r2, [r3, #8]
}
 8004ff0:	bf00      	nop
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
 8005008:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005016:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	021a      	lsls	r2, r3, #8
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	431a      	orrs	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	4313      	orrs	r3, r2
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800503c:	b480      	push	{r7}
 800503e:	b085      	sub	sp, #20
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800504c:	2b01      	cmp	r3, #1
 800504e:	d101      	bne.n	8005054 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005050:	2302      	movs	r3, #2
 8005052:	e05a      	b.n	800510a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800507a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a21      	ldr	r2, [pc, #132]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d022      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050a0:	d01d      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1d      	ldr	r2, [pc, #116]	; (800511c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d018      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1b      	ldr	r2, [pc, #108]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d013      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a1a      	ldr	r2, [pc, #104]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00e      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a18      	ldr	r2, [pc, #96]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d009      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a17      	ldr	r2, [pc, #92]	; (800512c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a15      	ldr	r2, [pc, #84]	; (8005130 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d10c      	bne.n	80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40010000 	.word	0x40010000
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40000c00 	.word	0x40000c00
 8005128:	40010400 	.word	0x40010400
 800512c:	40014000 	.word	0x40014000
 8005130:	40001800 	.word	0x40001800

08005134 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005148:	2b01      	cmp	r3, #1
 800514a:	d101      	bne.n	8005150 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800514c:	2302      	movs	r3, #2
 800514e:	e03d      	b.n	80051cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	4313      	orrs	r3, r2
 8005172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	695b      	ldr	r3, [r3, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b082      	sub	sp, #8
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e03f      	b.n	8005292 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b00      	cmp	r3, #0
 800521c:	d106      	bne.n	800522c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f7fc fa2a 	bl	8001680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2224      	movs	r2, #36	; 0x24
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005242:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f905 	bl	8005454 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691a      	ldr	r2, [r3, #16]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005258:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	695a      	ldr	r2, [r3, #20]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005268:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68da      	ldr	r2, [r3, #12]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005278:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b08a      	sub	sp, #40	; 0x28
 800529e:	af02      	add	r7, sp, #8
 80052a0:	60f8      	str	r0, [r7, #12]
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	603b      	str	r3, [r7, #0]
 80052a6:	4613      	mov	r3, r2
 80052a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b20      	cmp	r3, #32
 80052b8:	d17c      	bne.n	80053b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <HAL_UART_Transmit+0x2c>
 80052c0:	88fb      	ldrh	r3, [r7, #6]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e075      	b.n	80053b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_UART_Transmit+0x3e>
 80052d4:	2302      	movs	r3, #2
 80052d6:	e06e      	b.n	80053b6 <HAL_UART_Transmit+0x11c>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2221      	movs	r2, #33	; 0x21
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052ee:	f7fc fc57 	bl	8001ba0 <HAL_GetTick>
 80052f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	88fa      	ldrh	r2, [r7, #6]
 80052f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	88fa      	ldrh	r2, [r7, #6]
 80052fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005308:	d108      	bne.n	800531c <HAL_UART_Transmit+0x82>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d104      	bne.n	800531c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	61bb      	str	r3, [r7, #24]
 800531a:	e003      	b.n	8005324 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005320:	2300      	movs	r3, #0
 8005322:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800532c:	e02a      	b.n	8005384 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2200      	movs	r2, #0
 8005336:	2180      	movs	r1, #128	; 0x80
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 f840 	bl	80053be <UART_WaitOnFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e036      	b.n	80053b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10b      	bne.n	8005366 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800535c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	3302      	adds	r3, #2
 8005362:	61bb      	str	r3, [r7, #24]
 8005364:	e007      	b.n	8005376 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	781a      	ldrb	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	3301      	adds	r3, #1
 8005374:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1cf      	bne.n	800532e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2200      	movs	r2, #0
 8005396:	2140      	movs	r1, #64	; 0x40
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 f810 	bl	80053be <UART_WaitOnFlagUntilTimeout>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e006      	b.n	80053b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2220      	movs	r2, #32
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053b0:	2300      	movs	r3, #0
 80053b2:	e000      	b.n	80053b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053b4:	2302      	movs	r3, #2
  }
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b084      	sub	sp, #16
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	60f8      	str	r0, [r7, #12]
 80053c6:	60b9      	str	r1, [r7, #8]
 80053c8:	603b      	str	r3, [r7, #0]
 80053ca:	4613      	mov	r3, r2
 80053cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ce:	e02c      	b.n	800542a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053d6:	d028      	beq.n	800542a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d007      	beq.n	80053ee <UART_WaitOnFlagUntilTimeout+0x30>
 80053de:	f7fc fbdf 	bl	8001ba0 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d21d      	bcs.n	800542a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80053fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695a      	ldr	r2, [r3, #20]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 0201 	bic.w	r2, r2, #1
 800540c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2220      	movs	r2, #32
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2220      	movs	r2, #32
 800541a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e00f      	b.n	800544a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	4013      	ands	r3, r2
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	429a      	cmp	r2, r3
 8005438:	bf0c      	ite	eq
 800543a:	2301      	moveq	r3, #1
 800543c:	2300      	movne	r3, #0
 800543e:	b2db      	uxtb	r3, r3
 8005440:	461a      	mov	r2, r3
 8005442:	79fb      	ldrb	r3, [r7, #7]
 8005444:	429a      	cmp	r2, r3
 8005446:	d0c3      	beq.n	80053d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
	...

08005454 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005458:	b09f      	sub	sp, #124	; 0x7c
 800545a:	af00      	add	r7, sp, #0
 800545c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800545e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800546a:	68d9      	ldr	r1, [r3, #12]
 800546c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	ea40 0301 	orr.w	r3, r0, r1
 8005474:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005478:	689a      	ldr	r2, [r3, #8]
 800547a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	431a      	orrs	r2, r3
 8005480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	431a      	orrs	r2, r3
 8005486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	4313      	orrs	r3, r2
 800548c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800548e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005498:	f021 010c 	bic.w	r1, r1, #12
 800549c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054a2:	430b      	orrs	r3, r1
 80054a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80054b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b2:	6999      	ldr	r1, [r3, #24]
 80054b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	ea40 0301 	orr.w	r3, r0, r1
 80054bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	4bc5      	ldr	r3, [pc, #788]	; (80057d8 <UART_SetConfig+0x384>)
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d004      	beq.n	80054d2 <UART_SetConfig+0x7e>
 80054c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4bc3      	ldr	r3, [pc, #780]	; (80057dc <UART_SetConfig+0x388>)
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d103      	bne.n	80054da <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054d2:	f7fd fddf 	bl	8003094 <HAL_RCC_GetPCLK2Freq>
 80054d6:	6778      	str	r0, [r7, #116]	; 0x74
 80054d8:	e002      	b.n	80054e0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054da:	f7fd fdc7 	bl	800306c <HAL_RCC_GetPCLK1Freq>
 80054de:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e2:	69db      	ldr	r3, [r3, #28]
 80054e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054e8:	f040 80b6 	bne.w	8005658 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054ee:	461c      	mov	r4, r3
 80054f0:	f04f 0500 	mov.w	r5, #0
 80054f4:	4622      	mov	r2, r4
 80054f6:	462b      	mov	r3, r5
 80054f8:	1891      	adds	r1, r2, r2
 80054fa:	6439      	str	r1, [r7, #64]	; 0x40
 80054fc:	415b      	adcs	r3, r3
 80054fe:	647b      	str	r3, [r7, #68]	; 0x44
 8005500:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005504:	1912      	adds	r2, r2, r4
 8005506:	eb45 0303 	adc.w	r3, r5, r3
 800550a:	f04f 0000 	mov.w	r0, #0
 800550e:	f04f 0100 	mov.w	r1, #0
 8005512:	00d9      	lsls	r1, r3, #3
 8005514:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005518:	00d0      	lsls	r0, r2, #3
 800551a:	4602      	mov	r2, r0
 800551c:	460b      	mov	r3, r1
 800551e:	1911      	adds	r1, r2, r4
 8005520:	6639      	str	r1, [r7, #96]	; 0x60
 8005522:	416b      	adcs	r3, r5
 8005524:	667b      	str	r3, [r7, #100]	; 0x64
 8005526:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	461a      	mov	r2, r3
 800552c:	f04f 0300 	mov.w	r3, #0
 8005530:	1891      	adds	r1, r2, r2
 8005532:	63b9      	str	r1, [r7, #56]	; 0x38
 8005534:	415b      	adcs	r3, r3
 8005536:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005538:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800553c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005540:	f7fa fe96 	bl	8000270 <__aeabi_uldivmod>
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4ba5      	ldr	r3, [pc, #660]	; (80057e0 <UART_SetConfig+0x38c>)
 800554a:	fba3 2302 	umull	r2, r3, r3, r2
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	011e      	lsls	r6, r3, #4
 8005552:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005554:	461c      	mov	r4, r3
 8005556:	f04f 0500 	mov.w	r5, #0
 800555a:	4622      	mov	r2, r4
 800555c:	462b      	mov	r3, r5
 800555e:	1891      	adds	r1, r2, r2
 8005560:	6339      	str	r1, [r7, #48]	; 0x30
 8005562:	415b      	adcs	r3, r3
 8005564:	637b      	str	r3, [r7, #52]	; 0x34
 8005566:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800556a:	1912      	adds	r2, r2, r4
 800556c:	eb45 0303 	adc.w	r3, r5, r3
 8005570:	f04f 0000 	mov.w	r0, #0
 8005574:	f04f 0100 	mov.w	r1, #0
 8005578:	00d9      	lsls	r1, r3, #3
 800557a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800557e:	00d0      	lsls	r0, r2, #3
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	1911      	adds	r1, r2, r4
 8005586:	65b9      	str	r1, [r7, #88]	; 0x58
 8005588:	416b      	adcs	r3, r5
 800558a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800558c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	461a      	mov	r2, r3
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	1891      	adds	r1, r2, r2
 8005598:	62b9      	str	r1, [r7, #40]	; 0x28
 800559a:	415b      	adcs	r3, r3
 800559c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800559e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055a2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80055a6:	f7fa fe63 	bl	8000270 <__aeabi_uldivmod>
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	4b8c      	ldr	r3, [pc, #560]	; (80057e0 <UART_SetConfig+0x38c>)
 80055b0:	fba3 1302 	umull	r1, r3, r3, r2
 80055b4:	095b      	lsrs	r3, r3, #5
 80055b6:	2164      	movs	r1, #100	; 0x64
 80055b8:	fb01 f303 	mul.w	r3, r1, r3
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	3332      	adds	r3, #50	; 0x32
 80055c2:	4a87      	ldr	r2, [pc, #540]	; (80057e0 <UART_SetConfig+0x38c>)
 80055c4:	fba2 2303 	umull	r2, r3, r2, r3
 80055c8:	095b      	lsrs	r3, r3, #5
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80055d0:	441e      	add	r6, r3
 80055d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055d4:	4618      	mov	r0, r3
 80055d6:	f04f 0100 	mov.w	r1, #0
 80055da:	4602      	mov	r2, r0
 80055dc:	460b      	mov	r3, r1
 80055de:	1894      	adds	r4, r2, r2
 80055e0:	623c      	str	r4, [r7, #32]
 80055e2:	415b      	adcs	r3, r3
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
 80055e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055ea:	1812      	adds	r2, r2, r0
 80055ec:	eb41 0303 	adc.w	r3, r1, r3
 80055f0:	f04f 0400 	mov.w	r4, #0
 80055f4:	f04f 0500 	mov.w	r5, #0
 80055f8:	00dd      	lsls	r5, r3, #3
 80055fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80055fe:	00d4      	lsls	r4, r2, #3
 8005600:	4622      	mov	r2, r4
 8005602:	462b      	mov	r3, r5
 8005604:	1814      	adds	r4, r2, r0
 8005606:	653c      	str	r4, [r7, #80]	; 0x50
 8005608:	414b      	adcs	r3, r1
 800560a:	657b      	str	r3, [r7, #84]	; 0x54
 800560c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	461a      	mov	r2, r3
 8005612:	f04f 0300 	mov.w	r3, #0
 8005616:	1891      	adds	r1, r2, r2
 8005618:	61b9      	str	r1, [r7, #24]
 800561a:	415b      	adcs	r3, r3
 800561c:	61fb      	str	r3, [r7, #28]
 800561e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005622:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005626:	f7fa fe23 	bl	8000270 <__aeabi_uldivmod>
 800562a:	4602      	mov	r2, r0
 800562c:	460b      	mov	r3, r1
 800562e:	4b6c      	ldr	r3, [pc, #432]	; (80057e0 <UART_SetConfig+0x38c>)
 8005630:	fba3 1302 	umull	r1, r3, r3, r2
 8005634:	095b      	lsrs	r3, r3, #5
 8005636:	2164      	movs	r1, #100	; 0x64
 8005638:	fb01 f303 	mul.w	r3, r1, r3
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	3332      	adds	r3, #50	; 0x32
 8005642:	4a67      	ldr	r2, [pc, #412]	; (80057e0 <UART_SetConfig+0x38c>)
 8005644:	fba2 2303 	umull	r2, r3, r2, r3
 8005648:	095b      	lsrs	r3, r3, #5
 800564a:	f003 0207 	and.w	r2, r3, #7
 800564e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4432      	add	r2, r6
 8005654:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005656:	e0b9      	b.n	80057cc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800565a:	461c      	mov	r4, r3
 800565c:	f04f 0500 	mov.w	r5, #0
 8005660:	4622      	mov	r2, r4
 8005662:	462b      	mov	r3, r5
 8005664:	1891      	adds	r1, r2, r2
 8005666:	6139      	str	r1, [r7, #16]
 8005668:	415b      	adcs	r3, r3
 800566a:	617b      	str	r3, [r7, #20]
 800566c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005670:	1912      	adds	r2, r2, r4
 8005672:	eb45 0303 	adc.w	r3, r5, r3
 8005676:	f04f 0000 	mov.w	r0, #0
 800567a:	f04f 0100 	mov.w	r1, #0
 800567e:	00d9      	lsls	r1, r3, #3
 8005680:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005684:	00d0      	lsls	r0, r2, #3
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	eb12 0804 	adds.w	r8, r2, r4
 800568e:	eb43 0905 	adc.w	r9, r3, r5
 8005692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	4618      	mov	r0, r3
 8005698:	f04f 0100 	mov.w	r1, #0
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	008b      	lsls	r3, r1, #2
 80056a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80056aa:	0082      	lsls	r2, r0, #2
 80056ac:	4640      	mov	r0, r8
 80056ae:	4649      	mov	r1, r9
 80056b0:	f7fa fdde 	bl	8000270 <__aeabi_uldivmod>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	4b49      	ldr	r3, [pc, #292]	; (80057e0 <UART_SetConfig+0x38c>)
 80056ba:	fba3 2302 	umull	r2, r3, r3, r2
 80056be:	095b      	lsrs	r3, r3, #5
 80056c0:	011e      	lsls	r6, r3, #4
 80056c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056c4:	4618      	mov	r0, r3
 80056c6:	f04f 0100 	mov.w	r1, #0
 80056ca:	4602      	mov	r2, r0
 80056cc:	460b      	mov	r3, r1
 80056ce:	1894      	adds	r4, r2, r2
 80056d0:	60bc      	str	r4, [r7, #8]
 80056d2:	415b      	adcs	r3, r3
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056da:	1812      	adds	r2, r2, r0
 80056dc:	eb41 0303 	adc.w	r3, r1, r3
 80056e0:	f04f 0400 	mov.w	r4, #0
 80056e4:	f04f 0500 	mov.w	r5, #0
 80056e8:	00dd      	lsls	r5, r3, #3
 80056ea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80056ee:	00d4      	lsls	r4, r2, #3
 80056f0:	4622      	mov	r2, r4
 80056f2:	462b      	mov	r3, r5
 80056f4:	1814      	adds	r4, r2, r0
 80056f6:	64bc      	str	r4, [r7, #72]	; 0x48
 80056f8:	414b      	adcs	r3, r1
 80056fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	4618      	mov	r0, r3
 8005702:	f04f 0100 	mov.w	r1, #0
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	008b      	lsls	r3, r1, #2
 8005710:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005714:	0082      	lsls	r2, r0, #2
 8005716:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800571a:	f7fa fda9 	bl	8000270 <__aeabi_uldivmod>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4b2f      	ldr	r3, [pc, #188]	; (80057e0 <UART_SetConfig+0x38c>)
 8005724:	fba3 1302 	umull	r1, r3, r3, r2
 8005728:	095b      	lsrs	r3, r3, #5
 800572a:	2164      	movs	r1, #100	; 0x64
 800572c:	fb01 f303 	mul.w	r3, r1, r3
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	3332      	adds	r3, #50	; 0x32
 8005736:	4a2a      	ldr	r2, [pc, #168]	; (80057e0 <UART_SetConfig+0x38c>)
 8005738:	fba2 2303 	umull	r2, r3, r2, r3
 800573c:	095b      	lsrs	r3, r3, #5
 800573e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005742:	441e      	add	r6, r3
 8005744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005746:	4618      	mov	r0, r3
 8005748:	f04f 0100 	mov.w	r1, #0
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	1894      	adds	r4, r2, r2
 8005752:	603c      	str	r4, [r7, #0]
 8005754:	415b      	adcs	r3, r3
 8005756:	607b      	str	r3, [r7, #4]
 8005758:	e9d7 2300 	ldrd	r2, r3, [r7]
 800575c:	1812      	adds	r2, r2, r0
 800575e:	eb41 0303 	adc.w	r3, r1, r3
 8005762:	f04f 0400 	mov.w	r4, #0
 8005766:	f04f 0500 	mov.w	r5, #0
 800576a:	00dd      	lsls	r5, r3, #3
 800576c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005770:	00d4      	lsls	r4, r2, #3
 8005772:	4622      	mov	r2, r4
 8005774:	462b      	mov	r3, r5
 8005776:	eb12 0a00 	adds.w	sl, r2, r0
 800577a:	eb43 0b01 	adc.w	fp, r3, r1
 800577e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	4618      	mov	r0, r3
 8005784:	f04f 0100 	mov.w	r1, #0
 8005788:	f04f 0200 	mov.w	r2, #0
 800578c:	f04f 0300 	mov.w	r3, #0
 8005790:	008b      	lsls	r3, r1, #2
 8005792:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005796:	0082      	lsls	r2, r0, #2
 8005798:	4650      	mov	r0, sl
 800579a:	4659      	mov	r1, fp
 800579c:	f7fa fd68 	bl	8000270 <__aeabi_uldivmod>
 80057a0:	4602      	mov	r2, r0
 80057a2:	460b      	mov	r3, r1
 80057a4:	4b0e      	ldr	r3, [pc, #56]	; (80057e0 <UART_SetConfig+0x38c>)
 80057a6:	fba3 1302 	umull	r1, r3, r3, r2
 80057aa:	095b      	lsrs	r3, r3, #5
 80057ac:	2164      	movs	r1, #100	; 0x64
 80057ae:	fb01 f303 	mul.w	r3, r1, r3
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	011b      	lsls	r3, r3, #4
 80057b6:	3332      	adds	r3, #50	; 0x32
 80057b8:	4a09      	ldr	r2, [pc, #36]	; (80057e0 <UART_SetConfig+0x38c>)
 80057ba:	fba2 2303 	umull	r2, r3, r2, r3
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	f003 020f 	and.w	r2, r3, #15
 80057c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4432      	add	r2, r6
 80057ca:	609a      	str	r2, [r3, #8]
}
 80057cc:	bf00      	nop
 80057ce:	377c      	adds	r7, #124	; 0x7c
 80057d0:	46bd      	mov	sp, r7
 80057d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057d6:	bf00      	nop
 80057d8:	40011000 	.word	0x40011000
 80057dc:	40011400 	.word	0x40011400
 80057e0:	51eb851f 	.word	0x51eb851f

080057e4 <__NVIC_SetPriority>:
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	6039      	str	r1, [r7, #0]
 80057ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	db0a      	blt.n	800580e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	490c      	ldr	r1, [pc, #48]	; (8005830 <__NVIC_SetPriority+0x4c>)
 80057fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005802:	0112      	lsls	r2, r2, #4
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	440b      	add	r3, r1
 8005808:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800580c:	e00a      	b.n	8005824 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	b2da      	uxtb	r2, r3
 8005812:	4908      	ldr	r1, [pc, #32]	; (8005834 <__NVIC_SetPriority+0x50>)
 8005814:	79fb      	ldrb	r3, [r7, #7]
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	3b04      	subs	r3, #4
 800581c:	0112      	lsls	r2, r2, #4
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	440b      	add	r3, r1
 8005822:	761a      	strb	r2, [r3, #24]
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	e000e100 	.word	0xe000e100
 8005834:	e000ed00 	.word	0xe000ed00

08005838 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800583c:	4b05      	ldr	r3, [pc, #20]	; (8005854 <SysTick_Handler+0x1c>)
 800583e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005840:	f001 fcfe 	bl	8007240 <xTaskGetSchedulerState>
 8005844:	4603      	mov	r3, r0
 8005846:	2b01      	cmp	r3, #1
 8005848:	d001      	beq.n	800584e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800584a:	f002 fae5 	bl	8007e18 <xPortSysTickHandler>
  }
}
 800584e:	bf00      	nop
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	e000e010 	.word	0xe000e010

08005858 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800585c:	2100      	movs	r1, #0
 800585e:	f06f 0004 	mvn.w	r0, #4
 8005862:	f7ff ffbf 	bl	80057e4 <__NVIC_SetPriority>
#endif
}
 8005866:	bf00      	nop
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005872:	f3ef 8305 	mrs	r3, IPSR
 8005876:	603b      	str	r3, [r7, #0]
  return(result);
 8005878:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800587e:	f06f 0305 	mvn.w	r3, #5
 8005882:	607b      	str	r3, [r7, #4]
 8005884:	e00c      	b.n	80058a0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005886:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <osKernelInitialize+0x44>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d105      	bne.n	800589a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800588e:	4b08      	ldr	r3, [pc, #32]	; (80058b0 <osKernelInitialize+0x44>)
 8005890:	2201      	movs	r2, #1
 8005892:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005894:	2300      	movs	r3, #0
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	e002      	b.n	80058a0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800589a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800589e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80058a0:	687b      	ldr	r3, [r7, #4]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	370c      	adds	r7, #12
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000094 	.word	0x20000094

080058b4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058ba:	f3ef 8305 	mrs	r3, IPSR
 80058be:	603b      	str	r3, [r7, #0]
  return(result);
 80058c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <osKernelStart+0x1a>
    stat = osErrorISR;
 80058c6:	f06f 0305 	mvn.w	r3, #5
 80058ca:	607b      	str	r3, [r7, #4]
 80058cc:	e010      	b.n	80058f0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80058ce:	4b0b      	ldr	r3, [pc, #44]	; (80058fc <osKernelStart+0x48>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d109      	bne.n	80058ea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80058d6:	f7ff ffbf 	bl	8005858 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80058da:	4b08      	ldr	r3, [pc, #32]	; (80058fc <osKernelStart+0x48>)
 80058dc:	2202      	movs	r2, #2
 80058de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80058e0:	f001 f866 	bl	80069b0 <vTaskStartScheduler>
      stat = osOK;
 80058e4:	2300      	movs	r3, #0
 80058e6:	607b      	str	r3, [r7, #4]
 80058e8:	e002      	b.n	80058f0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80058ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80058f0:	687b      	ldr	r3, [r7, #4]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3708      	adds	r7, #8
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	20000094 	.word	0x20000094

08005900 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005900:	b580      	push	{r7, lr}
 8005902:	b08e      	sub	sp, #56	; 0x38
 8005904:	af04      	add	r7, sp, #16
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800590c:	2300      	movs	r3, #0
 800590e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005910:	f3ef 8305 	mrs	r3, IPSR
 8005914:	617b      	str	r3, [r7, #20]
  return(result);
 8005916:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005918:	2b00      	cmp	r3, #0
 800591a:	d17e      	bne.n	8005a1a <osThreadNew+0x11a>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d07b      	beq.n	8005a1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005922:	2380      	movs	r3, #128	; 0x80
 8005924:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005926:	2318      	movs	r3, #24
 8005928:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800592a:	2300      	movs	r3, #0
 800592c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800592e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005932:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d045      	beq.n	80059c6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <osThreadNew+0x48>
        name = attr->name;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d008      	beq.n	800596e <osThreadNew+0x6e>
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	2b38      	cmp	r3, #56	; 0x38
 8005960:	d805      	bhi.n	800596e <osThreadNew+0x6e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <osThreadNew+0x72>
        return (NULL);
 800596e:	2300      	movs	r3, #0
 8005970:	e054      	b.n	8005a1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	695b      	ldr	r3, [r3, #20]
 800597e:	089b      	lsrs	r3, r3, #2
 8005980:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00e      	beq.n	80059a8 <osThreadNew+0xa8>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	2b5b      	cmp	r3, #91	; 0x5b
 8005990:	d90a      	bls.n	80059a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005996:	2b00      	cmp	r3, #0
 8005998:	d006      	beq.n	80059a8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <osThreadNew+0xa8>
        mem = 1;
 80059a2:	2301      	movs	r3, #1
 80059a4:	61bb      	str	r3, [r7, #24]
 80059a6:	e010      	b.n	80059ca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10c      	bne.n	80059ca <osThreadNew+0xca>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d108      	bne.n	80059ca <osThreadNew+0xca>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d104      	bne.n	80059ca <osThreadNew+0xca>
          mem = 0;
 80059c0:	2300      	movs	r3, #0
 80059c2:	61bb      	str	r3, [r7, #24]
 80059c4:	e001      	b.n	80059ca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d110      	bne.n	80059f2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80059d8:	9202      	str	r2, [sp, #8]
 80059da:	9301      	str	r3, [sp, #4]
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	6a3a      	ldr	r2, [r7, #32]
 80059e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	f000 fe0c 	bl	8006604 <xTaskCreateStatic>
 80059ec:	4603      	mov	r3, r0
 80059ee:	613b      	str	r3, [r7, #16]
 80059f0:	e013      	b.n	8005a1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d110      	bne.n	8005a1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80059f8:	6a3b      	ldr	r3, [r7, #32]
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	f107 0310 	add.w	r3, r7, #16
 8005a00:	9301      	str	r3, [sp, #4]
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 fe57 	bl	80066be <xTaskCreate>
 8005a10:	4603      	mov	r3, r0
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d001      	beq.n	8005a1a <osThreadNew+0x11a>
            hTask = NULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005a1a:	693b      	ldr	r3, [r7, #16]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3728      	adds	r7, #40	; 0x28
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a2c:	f3ef 8305 	mrs	r3, IPSR
 8005a30:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <osDelay+0x1c>
    stat = osErrorISR;
 8005a38:	f06f 0305 	mvn.w	r3, #5
 8005a3c:	60fb      	str	r3, [r7, #12]
 8005a3e:	e007      	b.n	8005a50 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d002      	beq.n	8005a50 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 ff7c 	bl	8006948 <vTaskDelay>
    }
  }

  return (stat);
 8005a50:	68fb      	ldr	r3, [r7, #12]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3710      	adds	r7, #16
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
	...

08005a5c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a07      	ldr	r2, [pc, #28]	; (8005a88 <vApplicationGetIdleTaskMemory+0x2c>)
 8005a6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	4a06      	ldr	r2, [pc, #24]	; (8005a8c <vApplicationGetIdleTaskMemory+0x30>)
 8005a72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2280      	movs	r2, #128	; 0x80
 8005a78:	601a      	str	r2, [r3, #0]
}
 8005a7a:	bf00      	nop
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	20000098 	.word	0x20000098
 8005a8c:	200000f4 	.word	0x200000f4

08005a90 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	4a07      	ldr	r2, [pc, #28]	; (8005abc <vApplicationGetTimerTaskMemory+0x2c>)
 8005aa0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	4a06      	ldr	r2, [pc, #24]	; (8005ac0 <vApplicationGetTimerTaskMemory+0x30>)
 8005aa6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005aae:	601a      	str	r2, [r3, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	200002f4 	.word	0x200002f4
 8005ac0:	20000350 	.word	0x20000350

08005ac4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f103 0208 	add.w	r2, r3, #8
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005adc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f103 0208 	add.w	r2, r3, #8
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f103 0208 	add.w	r2, r3, #8
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005b12:	bf00      	nop
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b1e:	b480      	push	{r7}
 8005b20:	b085      	sub	sp, #20
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	6078      	str	r0, [r7, #4]
 8005b26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	689a      	ldr	r2, [r3, #8]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	1c5a      	adds	r2, r3, #1
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	601a      	str	r2, [r3, #0]
}
 8005b5a:	bf00      	nop
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b66:	b480      	push	{r7}
 8005b68:	b085      	sub	sp, #20
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b7c:	d103      	bne.n	8005b86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	60fb      	str	r3, [r7, #12]
 8005b84:	e00c      	b.n	8005ba0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	3308      	adds	r3, #8
 8005b8a:	60fb      	str	r3, [r7, #12]
 8005b8c:	e002      	b.n	8005b94 <vListInsert+0x2e>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	60fb      	str	r3, [r7, #12]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d2f6      	bcs.n	8005b8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	1c5a      	adds	r2, r3, #1
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	601a      	str	r2, [r3, #0]
}
 8005bcc:	bf00      	nop
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6892      	ldr	r2, [r2, #8]
 8005bee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6852      	ldr	r2, [r2, #4]
 8005bf8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d103      	bne.n	8005c0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689a      	ldr	r2, [r3, #8]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	1e5a      	subs	r2, r3, #1
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3714      	adds	r7, #20
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10a      	bne.n	8005c56 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005c52:	bf00      	nop
 8005c54:	e7fe      	b.n	8005c54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005c56:	f002 f84d 	bl	8007cf4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c62:	68f9      	ldr	r1, [r7, #12]
 8005c64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005c66:	fb01 f303 	mul.w	r3, r1, r3
 8005c6a:	441a      	add	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c86:	3b01      	subs	r3, #1
 8005c88:	68f9      	ldr	r1, [r7, #12]
 8005c8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005c8c:	fb01 f303 	mul.w	r3, r1, r3
 8005c90:	441a      	add	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	22ff      	movs	r2, #255	; 0xff
 8005c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	22ff      	movs	r2, #255	; 0xff
 8005ca2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d114      	bne.n	8005cd6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01a      	beq.n	8005cea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3310      	adds	r3, #16
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 f903 	bl	8006ec4 <xTaskRemoveFromEventList>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d012      	beq.n	8005cea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	; (8005cf8 <xQueueGenericReset+0xcc>)
 8005cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cca:	601a      	str	r2, [r3, #0]
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	f3bf 8f6f 	isb	sy
 8005cd4:	e009      	b.n	8005cea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	3310      	adds	r3, #16
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7ff fef2 	bl	8005ac4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	3324      	adds	r3, #36	; 0x24
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff feed 	bl	8005ac4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005cea:	f002 f833 	bl	8007d54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005cee:	2301      	movs	r3, #1
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	e000ed04 	.word	0xe000ed04

08005cfc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b08e      	sub	sp, #56	; 0x38
 8005d00:	af02      	add	r7, sp, #8
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
 8005d08:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005d22:	bf00      	nop
 8005d24:	e7fe      	b.n	8005d24 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d10a      	bne.n	8005d42 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d30:	f383 8811 	msr	BASEPRI, r3
 8005d34:	f3bf 8f6f 	isb	sy
 8005d38:	f3bf 8f4f 	dsb	sy
 8005d3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005d3e:	bf00      	nop
 8005d40:	e7fe      	b.n	8005d40 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d002      	beq.n	8005d4e <xQueueGenericCreateStatic+0x52>
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <xQueueGenericCreateStatic+0x56>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <xQueueGenericCreateStatic+0x58>
 8005d52:	2300      	movs	r3, #0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10a      	bne.n	8005d6e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	623b      	str	r3, [r7, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	e7fe      	b.n	8005d6c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d102      	bne.n	8005d7a <xQueueGenericCreateStatic+0x7e>
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <xQueueGenericCreateStatic+0x82>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e000      	b.n	8005d80 <xQueueGenericCreateStatic+0x84>
 8005d7e:	2300      	movs	r3, #0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d10a      	bne.n	8005d9a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d88:	f383 8811 	msr	BASEPRI, r3
 8005d8c:	f3bf 8f6f 	isb	sy
 8005d90:	f3bf 8f4f 	dsb	sy
 8005d94:	61fb      	str	r3, [r7, #28]
}
 8005d96:	bf00      	nop
 8005d98:	e7fe      	b.n	8005d98 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005d9a:	2350      	movs	r3, #80	; 0x50
 8005d9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b50      	cmp	r3, #80	; 0x50
 8005da2:	d00a      	beq.n	8005dba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	61bb      	str	r3, [r7, #24]
}
 8005db6:	bf00      	nop
 8005db8:	e7fe      	b.n	8005db8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005dba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00d      	beq.n	8005de2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005dce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	68b9      	ldr	r1, [r7, #8]
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f000 f805 	bl	8005dec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3730      	adds	r7, #48	; 0x30
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d103      	bne.n	8005e08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	601a      	str	r2, [r3, #0]
 8005e06:	e002      	b.n	8005e0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	68ba      	ldr	r2, [r7, #8]
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005e1a:	2101      	movs	r1, #1
 8005e1c:	69b8      	ldr	r0, [r7, #24]
 8005e1e:	f7ff ff05 	bl	8005c2c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	78fa      	ldrb	r2, [r7, #3]
 8005e26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b08e      	sub	sp, #56	; 0x38
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
 8005e40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e42:	2300      	movs	r3, #0
 8005e44:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10a      	bne.n	8005e66 <xQueueGenericSend+0x32>
	__asm volatile
 8005e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e54:	f383 8811 	msr	BASEPRI, r3
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	f3bf 8f4f 	dsb	sy
 8005e60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e62:	bf00      	nop
 8005e64:	e7fe      	b.n	8005e64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d103      	bne.n	8005e74 <xQueueGenericSend+0x40>
 8005e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <xQueueGenericSend+0x44>
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <xQueueGenericSend+0x46>
 8005e78:	2300      	movs	r3, #0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10a      	bne.n	8005e94 <xQueueGenericSend+0x60>
	__asm volatile
 8005e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e82:	f383 8811 	msr	BASEPRI, r3
 8005e86:	f3bf 8f6f 	isb	sy
 8005e8a:	f3bf 8f4f 	dsb	sy
 8005e8e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e90:	bf00      	nop
 8005e92:	e7fe      	b.n	8005e92 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d103      	bne.n	8005ea2 <xQueueGenericSend+0x6e>
 8005e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <xQueueGenericSend+0x72>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e000      	b.n	8005ea8 <xQueueGenericSend+0x74>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10a      	bne.n	8005ec2 <xQueueGenericSend+0x8e>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	623b      	str	r3, [r7, #32]
}
 8005ebe:	bf00      	nop
 8005ec0:	e7fe      	b.n	8005ec0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ec2:	f001 f9bd 	bl	8007240 <xTaskGetSchedulerState>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d102      	bne.n	8005ed2 <xQueueGenericSend+0x9e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <xQueueGenericSend+0xa2>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <xQueueGenericSend+0xa4>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d10a      	bne.n	8005ef2 <xQueueGenericSend+0xbe>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	61fb      	str	r3, [r7, #28]
}
 8005eee:	bf00      	nop
 8005ef0:	e7fe      	b.n	8005ef0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ef2:	f001 feff 	bl	8007cf4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d302      	bcc.n	8005f08 <xQueueGenericSend+0xd4>
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d129      	bne.n	8005f5c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	68b9      	ldr	r1, [r7, #8]
 8005f0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f0e:	f000 fa0b 	bl	8006328 <prvCopyDataToQueue>
 8005f12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d010      	beq.n	8005f3e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f1e:	3324      	adds	r3, #36	; 0x24
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 ffcf 	bl	8006ec4 <xTaskRemoveFromEventList>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d013      	beq.n	8005f54 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f2c:	4b3f      	ldr	r3, [pc, #252]	; (800602c <xQueueGenericSend+0x1f8>)
 8005f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f32:	601a      	str	r2, [r3, #0]
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	f3bf 8f6f 	isb	sy
 8005f3c:	e00a      	b.n	8005f54 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d007      	beq.n	8005f54 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f44:	4b39      	ldr	r3, [pc, #228]	; (800602c <xQueueGenericSend+0x1f8>)
 8005f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f4a:	601a      	str	r2, [r3, #0]
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f54:	f001 fefe 	bl	8007d54 <vPortExitCritical>
				return pdPASS;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	e063      	b.n	8006024 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d103      	bne.n	8005f6a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f62:	f001 fef7 	bl	8007d54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f66:	2300      	movs	r3, #0
 8005f68:	e05c      	b.n	8006024 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d106      	bne.n	8005f7e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f70:	f107 0314 	add.w	r3, r7, #20
 8005f74:	4618      	mov	r0, r3
 8005f76:	f001 f809 	bl	8006f8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f7e:	f001 fee9 	bl	8007d54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f82:	f000 fd7b 	bl	8006a7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f86:	f001 feb5 	bl	8007cf4 <vPortEnterCritical>
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f90:	b25b      	sxtb	r3, r3
 8005f92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f96:	d103      	bne.n	8005fa0 <xQueueGenericSend+0x16c>
 8005f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005fa6:	b25b      	sxtb	r3, r3
 8005fa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005fac:	d103      	bne.n	8005fb6 <xQueueGenericSend+0x182>
 8005fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fb6:	f001 fecd 	bl	8007d54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fba:	1d3a      	adds	r2, r7, #4
 8005fbc:	f107 0314 	add.w	r3, r7, #20
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 fff8 	bl	8006fb8 <xTaskCheckForTimeOut>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d124      	bne.n	8006018 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fd0:	f000 faa2 	bl	8006518 <prvIsQueueFull>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d018      	beq.n	800600c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fdc:	3310      	adds	r3, #16
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	4611      	mov	r1, r2
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 ff1e 	bl	8006e24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fea:	f000 fa2d 	bl	8006448 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005fee:	f000 fd53 	bl	8006a98 <xTaskResumeAll>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	f47f af7c 	bne.w	8005ef2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005ffa:	4b0c      	ldr	r3, [pc, #48]	; (800602c <xQueueGenericSend+0x1f8>)
 8005ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	f3bf 8f4f 	dsb	sy
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	e772      	b.n	8005ef2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800600c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800600e:	f000 fa1b 	bl	8006448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006012:	f000 fd41 	bl	8006a98 <xTaskResumeAll>
 8006016:	e76c      	b.n	8005ef2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006018:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800601a:	f000 fa15 	bl	8006448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800601e:	f000 fd3b 	bl	8006a98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006022:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006024:	4618      	mov	r0, r3
 8006026:	3738      	adds	r7, #56	; 0x38
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}
 800602c:	e000ed04 	.word	0xe000ed04

08006030 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b090      	sub	sp, #64	; 0x40
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10a      	bne.n	800605e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604c:	f383 8811 	msr	BASEPRI, r3
 8006050:	f3bf 8f6f 	isb	sy
 8006054:	f3bf 8f4f 	dsb	sy
 8006058:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800605a:	bf00      	nop
 800605c:	e7fe      	b.n	800605c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d103      	bne.n	800606c <xQueueGenericSendFromISR+0x3c>
 8006064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <xQueueGenericSendFromISR+0x40>
 800606c:	2301      	movs	r3, #1
 800606e:	e000      	b.n	8006072 <xQueueGenericSendFromISR+0x42>
 8006070:	2300      	movs	r3, #0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10a      	bne.n	800608c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006088:	bf00      	nop
 800608a:	e7fe      	b.n	800608a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2b02      	cmp	r3, #2
 8006090:	d103      	bne.n	800609a <xQueueGenericSendFromISR+0x6a>
 8006092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006096:	2b01      	cmp	r3, #1
 8006098:	d101      	bne.n	800609e <xQueueGenericSendFromISR+0x6e>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <xQueueGenericSendFromISR+0x70>
 800609e:	2300      	movs	r3, #0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10a      	bne.n	80060ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80060a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a8:	f383 8811 	msr	BASEPRI, r3
 80060ac:	f3bf 8f6f 	isb	sy
 80060b0:	f3bf 8f4f 	dsb	sy
 80060b4:	623b      	str	r3, [r7, #32]
}
 80060b6:	bf00      	nop
 80060b8:	e7fe      	b.n	80060b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80060ba:	f001 fefd 	bl	8007eb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80060be:	f3ef 8211 	mrs	r2, BASEPRI
 80060c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	61fa      	str	r2, [r7, #28]
 80060d4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80060d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d302      	bcc.n	80060ec <xQueueGenericSendFromISR+0xbc>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d12f      	bne.n	800614c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	68b9      	ldr	r1, [r7, #8]
 8006100:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006102:	f000 f911 	bl	8006328 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006106:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800610a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800610e:	d112      	bne.n	8006136 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006114:	2b00      	cmp	r3, #0
 8006116:	d016      	beq.n	8006146 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800611a:	3324      	adds	r3, #36	; 0x24
 800611c:	4618      	mov	r0, r3
 800611e:	f000 fed1 	bl	8006ec4 <xTaskRemoveFromEventList>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00e      	beq.n	8006146 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00b      	beq.n	8006146 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	601a      	str	r2, [r3, #0]
 8006134:	e007      	b.n	8006146 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006136:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800613a:	3301      	adds	r3, #1
 800613c:	b2db      	uxtb	r3, r3
 800613e:	b25a      	sxtb	r2, r3
 8006140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006146:	2301      	movs	r3, #1
 8006148:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800614a:	e001      	b.n	8006150 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800614c:	2300      	movs	r3, #0
 800614e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006152:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800615a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800615c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800615e:	4618      	mov	r0, r3
 8006160:	3740      	adds	r7, #64	; 0x40
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08c      	sub	sp, #48	; 0x30
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006174:	2300      	movs	r3, #0
 8006176:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800617c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617e:	2b00      	cmp	r3, #0
 8006180:	d10a      	bne.n	8006198 <xQueueReceive+0x30>
	__asm volatile
 8006182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006186:	f383 8811 	msr	BASEPRI, r3
 800618a:	f3bf 8f6f 	isb	sy
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	623b      	str	r3, [r7, #32]
}
 8006194:	bf00      	nop
 8006196:	e7fe      	b.n	8006196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d103      	bne.n	80061a6 <xQueueReceive+0x3e>
 800619e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <xQueueReceive+0x42>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <xQueueReceive+0x44>
 80061aa:	2300      	movs	r3, #0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <xQueueReceive+0x5e>
	__asm volatile
 80061b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b4:	f383 8811 	msr	BASEPRI, r3
 80061b8:	f3bf 8f6f 	isb	sy
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	61fb      	str	r3, [r7, #28]
}
 80061c2:	bf00      	nop
 80061c4:	e7fe      	b.n	80061c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061c6:	f001 f83b 	bl	8007240 <xTaskGetSchedulerState>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d102      	bne.n	80061d6 <xQueueReceive+0x6e>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <xQueueReceive+0x72>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <xQueueReceive+0x74>
 80061da:	2300      	movs	r3, #0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10a      	bne.n	80061f6 <xQueueReceive+0x8e>
	__asm volatile
 80061e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e4:	f383 8811 	msr	BASEPRI, r3
 80061e8:	f3bf 8f6f 	isb	sy
 80061ec:	f3bf 8f4f 	dsb	sy
 80061f0:	61bb      	str	r3, [r7, #24]
}
 80061f2:	bf00      	nop
 80061f4:	e7fe      	b.n	80061f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061f6:	f001 fd7d 	bl	8007cf4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	2b00      	cmp	r3, #0
 8006204:	d01f      	beq.n	8006246 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006206:	68b9      	ldr	r1, [r7, #8]
 8006208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800620a:	f000 f8f7 	bl	80063fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800620e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006210:	1e5a      	subs	r2, r3, #1
 8006212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006214:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00f      	beq.n	800623e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800621e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006220:	3310      	adds	r3, #16
 8006222:	4618      	mov	r0, r3
 8006224:	f000 fe4e 	bl	8006ec4 <xTaskRemoveFromEventList>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d007      	beq.n	800623e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800622e:	4b3d      	ldr	r3, [pc, #244]	; (8006324 <xQueueReceive+0x1bc>)
 8006230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006234:	601a      	str	r2, [r3, #0]
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800623e:	f001 fd89 	bl	8007d54 <vPortExitCritical>
				return pdPASS;
 8006242:	2301      	movs	r3, #1
 8006244:	e069      	b.n	800631a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d103      	bne.n	8006254 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800624c:	f001 fd82 	bl	8007d54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006250:	2300      	movs	r3, #0
 8006252:	e062      	b.n	800631a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006256:	2b00      	cmp	r3, #0
 8006258:	d106      	bne.n	8006268 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800625a:	f107 0310 	add.w	r3, r7, #16
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fe94 	bl	8006f8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006264:	2301      	movs	r3, #1
 8006266:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006268:	f001 fd74 	bl	8007d54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800626c:	f000 fc06 	bl	8006a7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006270:	f001 fd40 	bl	8007cf4 <vPortEnterCritical>
 8006274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006276:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800627a:	b25b      	sxtb	r3, r3
 800627c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006280:	d103      	bne.n	800628a <xQueueReceive+0x122>
 8006282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800628a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006290:	b25b      	sxtb	r3, r3
 8006292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006296:	d103      	bne.n	80062a0 <xQueueReceive+0x138>
 8006298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629a:	2200      	movs	r2, #0
 800629c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062a0:	f001 fd58 	bl	8007d54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062a4:	1d3a      	adds	r2, r7, #4
 80062a6:	f107 0310 	add.w	r3, r7, #16
 80062aa:	4611      	mov	r1, r2
 80062ac:	4618      	mov	r0, r3
 80062ae:	f000 fe83 	bl	8006fb8 <xTaskCheckForTimeOut>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d123      	bne.n	8006300 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062ba:	f000 f917 	bl	80064ec <prvIsQueueEmpty>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d017      	beq.n	80062f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c6:	3324      	adds	r3, #36	; 0x24
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	4611      	mov	r1, r2
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 fda9 	bl	8006e24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062d4:	f000 f8b8 	bl	8006448 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062d8:	f000 fbde 	bl	8006a98 <xTaskResumeAll>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d189      	bne.n	80061f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80062e2:	4b10      	ldr	r3, [pc, #64]	; (8006324 <xQueueReceive+0x1bc>)
 80062e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	f3bf 8f4f 	dsb	sy
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	e780      	b.n	80061f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80062f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062f6:	f000 f8a7 	bl	8006448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062fa:	f000 fbcd 	bl	8006a98 <xTaskResumeAll>
 80062fe:	e77a      	b.n	80061f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006302:	f000 f8a1 	bl	8006448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006306:	f000 fbc7 	bl	8006a98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800630a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800630c:	f000 f8ee 	bl	80064ec <prvIsQueueEmpty>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	f43f af6f 	beq.w	80061f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006318:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800631a:	4618      	mov	r0, r3
 800631c:	3730      	adds	r7, #48	; 0x30
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	e000ed04 	.word	0xe000ed04

08006328 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006334:	2300      	movs	r3, #0
 8006336:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10d      	bne.n	8006362 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d14d      	bne.n	80063ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	4618      	mov	r0, r3
 8006354:	f000 ff92 	bl	800727c <xTaskPriorityDisinherit>
 8006358:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	609a      	str	r2, [r3, #8]
 8006360:	e043      	b.n	80063ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d119      	bne.n	800639c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6858      	ldr	r0, [r3, #4]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006370:	461a      	mov	r2, r3
 8006372:	68b9      	ldr	r1, [r7, #8]
 8006374:	f001 fff4 	bl	8008360 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006380:	441a      	add	r2, r3
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	429a      	cmp	r2, r3
 8006390:	d32b      	bcc.n	80063ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	605a      	str	r2, [r3, #4]
 800639a:	e026      	b.n	80063ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	68d8      	ldr	r0, [r3, #12]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a4:	461a      	mov	r2, r3
 80063a6:	68b9      	ldr	r1, [r7, #8]
 80063a8:	f001 ffda 	bl	8008360 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b4:	425b      	negs	r3, r3
 80063b6:	441a      	add	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	68da      	ldr	r2, [r3, #12]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d207      	bcs.n	80063d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	689a      	ldr	r2, [r3, #8]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d0:	425b      	negs	r3, r3
 80063d2:	441a      	add	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b02      	cmp	r3, #2
 80063dc:	d105      	bne.n	80063ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80063f2:	697b      	ldr	r3, [r7, #20]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	2b00      	cmp	r3, #0
 800640c:	d018      	beq.n	8006440 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68da      	ldr	r2, [r3, #12]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	441a      	add	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68da      	ldr	r2, [r3, #12]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	429a      	cmp	r2, r3
 8006426:	d303      	bcc.n	8006430 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68d9      	ldr	r1, [r3, #12]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006438:	461a      	mov	r2, r3
 800643a:	6838      	ldr	r0, [r7, #0]
 800643c:	f001 ff90 	bl	8008360 <memcpy>
	}
}
 8006440:	bf00      	nop
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006450:	f001 fc50 	bl	8007cf4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800645a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800645c:	e011      	b.n	8006482 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	d012      	beq.n	800648c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	3324      	adds	r3, #36	; 0x24
 800646a:	4618      	mov	r0, r3
 800646c:	f000 fd2a 	bl	8006ec4 <xTaskRemoveFromEventList>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d001      	beq.n	800647a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006476:	f000 fe01 	bl	800707c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800647a:	7bfb      	ldrb	r3, [r7, #15]
 800647c:	3b01      	subs	r3, #1
 800647e:	b2db      	uxtb	r3, r3
 8006480:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006486:	2b00      	cmp	r3, #0
 8006488:	dce9      	bgt.n	800645e <prvUnlockQueue+0x16>
 800648a:	e000      	b.n	800648e <prvUnlockQueue+0x46>
					break;
 800648c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	22ff      	movs	r2, #255	; 0xff
 8006492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006496:	f001 fc5d 	bl	8007d54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800649a:	f001 fc2b 	bl	8007cf4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064a6:	e011      	b.n	80064cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d012      	beq.n	80064d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	3310      	adds	r3, #16
 80064b4:	4618      	mov	r0, r3
 80064b6:	f000 fd05 	bl	8006ec4 <xTaskRemoveFromEventList>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80064c0:	f000 fddc 	bl	800707c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80064c4:	7bbb      	ldrb	r3, [r7, #14]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	dce9      	bgt.n	80064a8 <prvUnlockQueue+0x60>
 80064d4:	e000      	b.n	80064d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80064d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	22ff      	movs	r2, #255	; 0xff
 80064dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80064e0:	f001 fc38 	bl	8007d54 <vPortExitCritical>
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064f4:	f001 fbfe 	bl	8007cf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d102      	bne.n	8006506 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006500:	2301      	movs	r3, #1
 8006502:	60fb      	str	r3, [r7, #12]
 8006504:	e001      	b.n	800650a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006506:	2300      	movs	r3, #0
 8006508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800650a:	f001 fc23 	bl	8007d54 <vPortExitCritical>

	return xReturn;
 800650e:	68fb      	ldr	r3, [r7, #12]
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006520:	f001 fbe8 	bl	8007cf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800652c:	429a      	cmp	r2, r3
 800652e:	d102      	bne.n	8006536 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006530:	2301      	movs	r3, #1
 8006532:	60fb      	str	r3, [r7, #12]
 8006534:	e001      	b.n	800653a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006536:	2300      	movs	r3, #0
 8006538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800653a:	f001 fc0b 	bl	8007d54 <vPortExitCritical>

	return xReturn;
 800653e:	68fb      	ldr	r3, [r7, #12]
}
 8006540:	4618      	mov	r0, r3
 8006542:	3710      	adds	r7, #16
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006552:	2300      	movs	r3, #0
 8006554:	60fb      	str	r3, [r7, #12]
 8006556:	e014      	b.n	8006582 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006558:	4a0f      	ldr	r2, [pc, #60]	; (8006598 <vQueueAddToRegistry+0x50>)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10b      	bne.n	800657c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006564:	490c      	ldr	r1, [pc, #48]	; (8006598 <vQueueAddToRegistry+0x50>)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	683a      	ldr	r2, [r7, #0]
 800656a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800656e:	4a0a      	ldr	r2, [pc, #40]	; (8006598 <vQueueAddToRegistry+0x50>)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	4413      	add	r3, r2
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800657a:	e006      	b.n	800658a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2b07      	cmp	r3, #7
 8006586:	d9e7      	bls.n	8006558 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	20004c24 	.word	0x20004c24

0800659c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065ac:	f001 fba2 	bl	8007cf4 <vPortEnterCritical>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065b6:	b25b      	sxtb	r3, r3
 80065b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065bc:	d103      	bne.n	80065c6 <vQueueWaitForMessageRestricted+0x2a>
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065cc:	b25b      	sxtb	r3, r3
 80065ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065d2:	d103      	bne.n	80065dc <vQueueWaitForMessageRestricted+0x40>
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065dc:	f001 fbba 	bl	8007d54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d106      	bne.n	80065f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	3324      	adds	r3, #36	; 0x24
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 fc3b 	bl	8006e6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80065f6:	6978      	ldr	r0, [r7, #20]
 80065f8:	f7ff ff26 	bl	8006448 <prvUnlockQueue>
	}
 80065fc:	bf00      	nop
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006604:	b580      	push	{r7, lr}
 8006606:	b08e      	sub	sp, #56	; 0x38
 8006608:	af04      	add	r7, sp, #16
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10a      	bne.n	800662e <xTaskCreateStatic+0x2a>
	__asm volatile
 8006618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	623b      	str	r3, [r7, #32]
}
 800662a:	bf00      	nop
 800662c:	e7fe      	b.n	800662c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800662e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10a      	bne.n	800664a <xTaskCreateStatic+0x46>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	61fb      	str	r3, [r7, #28]
}
 8006646:	bf00      	nop
 8006648:	e7fe      	b.n	8006648 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800664a:	235c      	movs	r3, #92	; 0x5c
 800664c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	2b5c      	cmp	r3, #92	; 0x5c
 8006652:	d00a      	beq.n	800666a <xTaskCreateStatic+0x66>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	61bb      	str	r3, [r7, #24]
}
 8006666:	bf00      	nop
 8006668:	e7fe      	b.n	8006668 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800666a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800666c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800666e:	2b00      	cmp	r3, #0
 8006670:	d01e      	beq.n	80066b0 <xTaskCreateStatic+0xac>
 8006672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006674:	2b00      	cmp	r3, #0
 8006676:	d01b      	beq.n	80066b0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006680:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006684:	2202      	movs	r2, #2
 8006686:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800668a:	2300      	movs	r3, #0
 800668c:	9303      	str	r3, [sp, #12]
 800668e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006690:	9302      	str	r3, [sp, #8]
 8006692:	f107 0314 	add.w	r3, r7, #20
 8006696:	9301      	str	r3, [sp, #4]
 8006698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f850 	bl	8006748 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80066aa:	f000 f8dd 	bl	8006868 <prvAddNewTaskToReadyList>
 80066ae:	e001      	b.n	80066b4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80066b0:	2300      	movs	r3, #0
 80066b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066b4:	697b      	ldr	r3, [r7, #20]
	}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3728      	adds	r7, #40	; 0x28
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b08c      	sub	sp, #48	; 0x30
 80066c2:	af04      	add	r7, sp, #16
 80066c4:	60f8      	str	r0, [r7, #12]
 80066c6:	60b9      	str	r1, [r7, #8]
 80066c8:	603b      	str	r3, [r7, #0]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	4618      	mov	r0, r3
 80066d4:	f001 fc30 	bl	8007f38 <pvPortMalloc>
 80066d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00e      	beq.n	80066fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80066e0:	205c      	movs	r0, #92	; 0x5c
 80066e2:	f001 fc29 	bl	8007f38 <pvPortMalloc>
 80066e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	631a      	str	r2, [r3, #48]	; 0x30
 80066f4:	e005      	b.n	8006702 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80066f6:	6978      	ldr	r0, [r7, #20]
 80066f8:	f001 fcea 	bl	80080d0 <vPortFree>
 80066fc:	e001      	b.n	8006702 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80066fe:	2300      	movs	r3, #0
 8006700:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006702:	69fb      	ldr	r3, [r7, #28]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d017      	beq.n	8006738 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006710:	88fa      	ldrh	r2, [r7, #6]
 8006712:	2300      	movs	r3, #0
 8006714:	9303      	str	r3, [sp, #12]
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	9302      	str	r3, [sp, #8]
 800671a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800671c:	9301      	str	r3, [sp, #4]
 800671e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	68b9      	ldr	r1, [r7, #8]
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 f80e 	bl	8006748 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800672c:	69f8      	ldr	r0, [r7, #28]
 800672e:	f000 f89b 	bl	8006868 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006732:	2301      	movs	r3, #1
 8006734:	61bb      	str	r3, [r7, #24]
 8006736:	e002      	b.n	800673e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006738:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800673c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800673e:	69bb      	ldr	r3, [r7, #24]
	}
 8006740:	4618      	mov	r0, r3
 8006742:	3720      	adds	r7, #32
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b088      	sub	sp, #32
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	607a      	str	r2, [r7, #4]
 8006754:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006758:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	461a      	mov	r2, r3
 8006760:	21a5      	movs	r1, #165	; 0xa5
 8006762:	f001 fe0b 	bl	800837c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006770:	3b01      	subs	r3, #1
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	4413      	add	r3, r2
 8006776:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006778:	69bb      	ldr	r3, [r7, #24]
 800677a:	f023 0307 	bic.w	r3, r3, #7
 800677e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	f003 0307 	and.w	r3, r3, #7
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00a      	beq.n	80067a0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	617b      	str	r3, [r7, #20]
}
 800679c:	bf00      	nop
 800679e:	e7fe      	b.n	800679e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01f      	beq.n	80067e6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067a6:	2300      	movs	r3, #0
 80067a8:	61fb      	str	r3, [r7, #28]
 80067aa:	e012      	b.n	80067d2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067ac:	68ba      	ldr	r2, [r7, #8]
 80067ae:	69fb      	ldr	r3, [r7, #28]
 80067b0:	4413      	add	r3, r2
 80067b2:	7819      	ldrb	r1, [r3, #0]
 80067b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	4413      	add	r3, r2
 80067ba:	3334      	adds	r3, #52	; 0x34
 80067bc:	460a      	mov	r2, r1
 80067be:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	4413      	add	r3, r2
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d006      	beq.n	80067da <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	3301      	adds	r3, #1
 80067d0:	61fb      	str	r3, [r7, #28]
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	2b0f      	cmp	r3, #15
 80067d6:	d9e9      	bls.n	80067ac <prvInitialiseNewTask+0x64>
 80067d8:	e000      	b.n	80067dc <prvInitialiseNewTask+0x94>
			{
				break;
 80067da:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80067dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067e4:	e003      	b.n	80067ee <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80067e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80067ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067f0:	2b37      	cmp	r3, #55	; 0x37
 80067f2:	d901      	bls.n	80067f8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80067f4:	2337      	movs	r3, #55	; 0x37
 80067f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80067f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80067fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006802:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006806:	2200      	movs	r2, #0
 8006808:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800680a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680c:	3304      	adds	r3, #4
 800680e:	4618      	mov	r0, r3
 8006810:	f7ff f978 	bl	8005b04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	3318      	adds	r3, #24
 8006818:	4618      	mov	r0, r3
 800681a:	f7ff f973 	bl	8005b04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800681e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006822:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006826:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800682e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006832:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006836:	2200      	movs	r2, #0
 8006838:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800683a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	68f9      	ldr	r1, [r7, #12]
 8006846:	69b8      	ldr	r0, [r7, #24]
 8006848:	f001 f928 	bl	8007a9c <pxPortInitialiseStack>
 800684c:	4602      	mov	r2, r0
 800684e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006850:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800685a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800685c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800685e:	bf00      	nop
 8006860:	3720      	adds	r7, #32
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}
	...

08006868 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006870:	f001 fa40 	bl	8007cf4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006874:	4b2d      	ldr	r3, [pc, #180]	; (800692c <prvAddNewTaskToReadyList+0xc4>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3301      	adds	r3, #1
 800687a:	4a2c      	ldr	r2, [pc, #176]	; (800692c <prvAddNewTaskToReadyList+0xc4>)
 800687c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800687e:	4b2c      	ldr	r3, [pc, #176]	; (8006930 <prvAddNewTaskToReadyList+0xc8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d109      	bne.n	800689a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006886:	4a2a      	ldr	r2, [pc, #168]	; (8006930 <prvAddNewTaskToReadyList+0xc8>)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800688c:	4b27      	ldr	r3, [pc, #156]	; (800692c <prvAddNewTaskToReadyList+0xc4>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d110      	bne.n	80068b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006894:	f000 fc16 	bl	80070c4 <prvInitialiseTaskLists>
 8006898:	e00d      	b.n	80068b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800689a:	4b26      	ldr	r3, [pc, #152]	; (8006934 <prvAddNewTaskToReadyList+0xcc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d109      	bne.n	80068b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80068a2:	4b23      	ldr	r3, [pc, #140]	; (8006930 <prvAddNewTaskToReadyList+0xc8>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d802      	bhi.n	80068b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80068b0:	4a1f      	ldr	r2, [pc, #124]	; (8006930 <prvAddNewTaskToReadyList+0xc8>)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80068b6:	4b20      	ldr	r3, [pc, #128]	; (8006938 <prvAddNewTaskToReadyList+0xd0>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3301      	adds	r3, #1
 80068bc:	4a1e      	ldr	r2, [pc, #120]	; (8006938 <prvAddNewTaskToReadyList+0xd0>)
 80068be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80068c0:	4b1d      	ldr	r3, [pc, #116]	; (8006938 <prvAddNewTaskToReadyList+0xd0>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068cc:	4b1b      	ldr	r3, [pc, #108]	; (800693c <prvAddNewTaskToReadyList+0xd4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d903      	bls.n	80068dc <prvAddNewTaskToReadyList+0x74>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d8:	4a18      	ldr	r2, [pc, #96]	; (800693c <prvAddNewTaskToReadyList+0xd4>)
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068e0:	4613      	mov	r3, r2
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	4413      	add	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4a15      	ldr	r2, [pc, #84]	; (8006940 <prvAddNewTaskToReadyList+0xd8>)
 80068ea:	441a      	add	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	3304      	adds	r3, #4
 80068f0:	4619      	mov	r1, r3
 80068f2:	4610      	mov	r0, r2
 80068f4:	f7ff f913 	bl	8005b1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80068f8:	f001 fa2c 	bl	8007d54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80068fc:	4b0d      	ldr	r3, [pc, #52]	; (8006934 <prvAddNewTaskToReadyList+0xcc>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00e      	beq.n	8006922 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006904:	4b0a      	ldr	r3, [pc, #40]	; (8006930 <prvAddNewTaskToReadyList+0xc8>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800690e:	429a      	cmp	r2, r3
 8006910:	d207      	bcs.n	8006922 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006912:	4b0c      	ldr	r3, [pc, #48]	; (8006944 <prvAddNewTaskToReadyList+0xdc>)
 8006914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006918:	601a      	str	r2, [r3, #0]
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006922:	bf00      	nop
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	20000c24 	.word	0x20000c24
 8006930:	20000750 	.word	0x20000750
 8006934:	20000c30 	.word	0x20000c30
 8006938:	20000c40 	.word	0x20000c40
 800693c:	20000c2c 	.word	0x20000c2c
 8006940:	20000754 	.word	0x20000754
 8006944:	e000ed04 	.word	0xe000ed04

08006948 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006950:	2300      	movs	r3, #0
 8006952:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d017      	beq.n	800698a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800695a:	4b13      	ldr	r3, [pc, #76]	; (80069a8 <vTaskDelay+0x60>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00a      	beq.n	8006978 <vTaskDelay+0x30>
	__asm volatile
 8006962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006966:	f383 8811 	msr	BASEPRI, r3
 800696a:	f3bf 8f6f 	isb	sy
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	60bb      	str	r3, [r7, #8]
}
 8006974:	bf00      	nop
 8006976:	e7fe      	b.n	8006976 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006978:	f000 f880 	bl	8006a7c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800697c:	2100      	movs	r1, #0
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fcea 	bl	8007358 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006984:	f000 f888 	bl	8006a98 <xTaskResumeAll>
 8006988:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d107      	bne.n	80069a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006990:	4b06      	ldr	r3, [pc, #24]	; (80069ac <vTaskDelay+0x64>)
 8006992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	f3bf 8f4f 	dsb	sy
 800699c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069a0:	bf00      	nop
 80069a2:	3710      	adds	r7, #16
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	20000c4c 	.word	0x20000c4c
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b08a      	sub	sp, #40	; 0x28
 80069b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80069be:	463a      	mov	r2, r7
 80069c0:	1d39      	adds	r1, r7, #4
 80069c2:	f107 0308 	add.w	r3, r7, #8
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff f848 	bl	8005a5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80069cc:	6839      	ldr	r1, [r7, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	68ba      	ldr	r2, [r7, #8]
 80069d2:	9202      	str	r2, [sp, #8]
 80069d4:	9301      	str	r3, [sp, #4]
 80069d6:	2300      	movs	r3, #0
 80069d8:	9300      	str	r3, [sp, #0]
 80069da:	2300      	movs	r3, #0
 80069dc:	460a      	mov	r2, r1
 80069de:	4921      	ldr	r1, [pc, #132]	; (8006a64 <vTaskStartScheduler+0xb4>)
 80069e0:	4821      	ldr	r0, [pc, #132]	; (8006a68 <vTaskStartScheduler+0xb8>)
 80069e2:	f7ff fe0f 	bl	8006604 <xTaskCreateStatic>
 80069e6:	4603      	mov	r3, r0
 80069e8:	4a20      	ldr	r2, [pc, #128]	; (8006a6c <vTaskStartScheduler+0xbc>)
 80069ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80069ec:	4b1f      	ldr	r3, [pc, #124]	; (8006a6c <vTaskStartScheduler+0xbc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d002      	beq.n	80069fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80069f4:	2301      	movs	r3, #1
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	e001      	b.n	80069fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d102      	bne.n	8006a0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a04:	f000 fcfc 	bl	8007400 <xTimerCreateTimerTask>
 8006a08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d116      	bne.n	8006a3e <vTaskStartScheduler+0x8e>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	613b      	str	r3, [r7, #16]
}
 8006a22:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a24:	4b12      	ldr	r3, [pc, #72]	; (8006a70 <vTaskStartScheduler+0xc0>)
 8006a26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a2a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a2c:	4b11      	ldr	r3, [pc, #68]	; (8006a74 <vTaskStartScheduler+0xc4>)
 8006a2e:	2201      	movs	r2, #1
 8006a30:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a32:	4b11      	ldr	r3, [pc, #68]	; (8006a78 <vTaskStartScheduler+0xc8>)
 8006a34:	2200      	movs	r2, #0
 8006a36:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a38:	f001 f8ba 	bl	8007bb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a3c:	e00e      	b.n	8006a5c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a44:	d10a      	bne.n	8006a5c <vTaskStartScheduler+0xac>
	__asm volatile
 8006a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60fb      	str	r3, [r7, #12]
}
 8006a58:	bf00      	nop
 8006a5a:	e7fe      	b.n	8006a5a <vTaskStartScheduler+0xaa>
}
 8006a5c:	bf00      	nop
 8006a5e:	3718      	adds	r7, #24
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	080097a0 	.word	0x080097a0
 8006a68:	08007095 	.word	0x08007095
 8006a6c:	20000c48 	.word	0x20000c48
 8006a70:	20000c44 	.word	0x20000c44
 8006a74:	20000c30 	.word	0x20000c30
 8006a78:	20000c28 	.word	0x20000c28

08006a7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006a80:	4b04      	ldr	r3, [pc, #16]	; (8006a94 <vTaskSuspendAll+0x18>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	3301      	adds	r3, #1
 8006a86:	4a03      	ldr	r2, [pc, #12]	; (8006a94 <vTaskSuspendAll+0x18>)
 8006a88:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a8a:	bf00      	nop
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	20000c4c 	.word	0x20000c4c

08006a98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006aa6:	4b42      	ldr	r3, [pc, #264]	; (8006bb0 <xTaskResumeAll+0x118>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10a      	bne.n	8006ac4 <xTaskResumeAll+0x2c>
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab2:	f383 8811 	msr	BASEPRI, r3
 8006ab6:	f3bf 8f6f 	isb	sy
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	603b      	str	r3, [r7, #0]
}
 8006ac0:	bf00      	nop
 8006ac2:	e7fe      	b.n	8006ac2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ac4:	f001 f916 	bl	8007cf4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ac8:	4b39      	ldr	r3, [pc, #228]	; (8006bb0 <xTaskResumeAll+0x118>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	3b01      	subs	r3, #1
 8006ace:	4a38      	ldr	r2, [pc, #224]	; (8006bb0 <xTaskResumeAll+0x118>)
 8006ad0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ad2:	4b37      	ldr	r3, [pc, #220]	; (8006bb0 <xTaskResumeAll+0x118>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d162      	bne.n	8006ba0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ada:	4b36      	ldr	r3, [pc, #216]	; (8006bb4 <xTaskResumeAll+0x11c>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d05e      	beq.n	8006ba0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006ae2:	e02f      	b.n	8006b44 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ae4:	4b34      	ldr	r3, [pc, #208]	; (8006bb8 <xTaskResumeAll+0x120>)
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	3318      	adds	r3, #24
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7ff f871 	bl	8005bd8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3304      	adds	r3, #4
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7ff f86c 	bl	8005bd8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b04:	4b2d      	ldr	r3, [pc, #180]	; (8006bbc <xTaskResumeAll+0x124>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d903      	bls.n	8006b14 <xTaskResumeAll+0x7c>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b10:	4a2a      	ldr	r2, [pc, #168]	; (8006bbc <xTaskResumeAll+0x124>)
 8006b12:	6013      	str	r3, [r2, #0]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b18:	4613      	mov	r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4a27      	ldr	r2, [pc, #156]	; (8006bc0 <xTaskResumeAll+0x128>)
 8006b22:	441a      	add	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	3304      	adds	r3, #4
 8006b28:	4619      	mov	r1, r3
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	f7fe fff7 	bl	8005b1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <xTaskResumeAll+0x12c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d302      	bcc.n	8006b44 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006b3e:	4b22      	ldr	r3, [pc, #136]	; (8006bc8 <xTaskResumeAll+0x130>)
 8006b40:	2201      	movs	r2, #1
 8006b42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b44:	4b1c      	ldr	r3, [pc, #112]	; (8006bb8 <xTaskResumeAll+0x120>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1cb      	bne.n	8006ae4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b52:	f000 fb55 	bl	8007200 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006b56:	4b1d      	ldr	r3, [pc, #116]	; (8006bcc <xTaskResumeAll+0x134>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d010      	beq.n	8006b84 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b62:	f000 f847 	bl	8006bf4 <xTaskIncrementTick>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d002      	beq.n	8006b72 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006b6c:	4b16      	ldr	r3, [pc, #88]	; (8006bc8 <xTaskResumeAll+0x130>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1f1      	bne.n	8006b62 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006b7e:	4b13      	ldr	r3, [pc, #76]	; (8006bcc <xTaskResumeAll+0x134>)
 8006b80:	2200      	movs	r2, #0
 8006b82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b84:	4b10      	ldr	r3, [pc, #64]	; (8006bc8 <xTaskResumeAll+0x130>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d009      	beq.n	8006ba0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b90:	4b0f      	ldr	r3, [pc, #60]	; (8006bd0 <xTaskResumeAll+0x138>)
 8006b92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b96:	601a      	str	r2, [r3, #0]
 8006b98:	f3bf 8f4f 	dsb	sy
 8006b9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ba0:	f001 f8d8 	bl	8007d54 <vPortExitCritical>

	return xAlreadyYielded;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
 8006bae:	bf00      	nop
 8006bb0:	20000c4c 	.word	0x20000c4c
 8006bb4:	20000c24 	.word	0x20000c24
 8006bb8:	20000be4 	.word	0x20000be4
 8006bbc:	20000c2c 	.word	0x20000c2c
 8006bc0:	20000754 	.word	0x20000754
 8006bc4:	20000750 	.word	0x20000750
 8006bc8:	20000c38 	.word	0x20000c38
 8006bcc:	20000c34 	.word	0x20000c34
 8006bd0:	e000ed04 	.word	0xe000ed04

08006bd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006bda:	4b05      	ldr	r3, [pc, #20]	; (8006bf0 <xTaskGetTickCount+0x1c>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006be0:	687b      	ldr	r3, [r7, #4]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	20000c28 	.word	0x20000c28

08006bf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bfe:	4b4f      	ldr	r3, [pc, #316]	; (8006d3c <xTaskIncrementTick+0x148>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f040 808f 	bne.w	8006d26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c08:	4b4d      	ldr	r3, [pc, #308]	; (8006d40 <xTaskIncrementTick+0x14c>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c10:	4a4b      	ldr	r2, [pc, #300]	; (8006d40 <xTaskIncrementTick+0x14c>)
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d120      	bne.n	8006c5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c1c:	4b49      	ldr	r3, [pc, #292]	; (8006d44 <xTaskIncrementTick+0x150>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00a      	beq.n	8006c3c <xTaskIncrementTick+0x48>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	603b      	str	r3, [r7, #0]
}
 8006c38:	bf00      	nop
 8006c3a:	e7fe      	b.n	8006c3a <xTaskIncrementTick+0x46>
 8006c3c:	4b41      	ldr	r3, [pc, #260]	; (8006d44 <xTaskIncrementTick+0x150>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	60fb      	str	r3, [r7, #12]
 8006c42:	4b41      	ldr	r3, [pc, #260]	; (8006d48 <xTaskIncrementTick+0x154>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a3f      	ldr	r2, [pc, #252]	; (8006d44 <xTaskIncrementTick+0x150>)
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	4a3f      	ldr	r2, [pc, #252]	; (8006d48 <xTaskIncrementTick+0x154>)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	4b3e      	ldr	r3, [pc, #248]	; (8006d4c <xTaskIncrementTick+0x158>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	3301      	adds	r3, #1
 8006c56:	4a3d      	ldr	r2, [pc, #244]	; (8006d4c <xTaskIncrementTick+0x158>)
 8006c58:	6013      	str	r3, [r2, #0]
 8006c5a:	f000 fad1 	bl	8007200 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c5e:	4b3c      	ldr	r3, [pc, #240]	; (8006d50 <xTaskIncrementTick+0x15c>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d349      	bcc.n	8006cfc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c68:	4b36      	ldr	r3, [pc, #216]	; (8006d44 <xTaskIncrementTick+0x150>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d104      	bne.n	8006c7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c72:	4b37      	ldr	r3, [pc, #220]	; (8006d50 <xTaskIncrementTick+0x15c>)
 8006c74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c78:	601a      	str	r2, [r3, #0]
					break;
 8006c7a:	e03f      	b.n	8006cfc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c7c:	4b31      	ldr	r3, [pc, #196]	; (8006d44 <xTaskIncrementTick+0x150>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d203      	bcs.n	8006c9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006c94:	4a2e      	ldr	r2, [pc, #184]	; (8006d50 <xTaskIncrementTick+0x15c>)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006c9a:	e02f      	b.n	8006cfc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f7fe ff99 	bl	8005bd8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d004      	beq.n	8006cb8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	3318      	adds	r3, #24
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7fe ff90 	bl	8005bd8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cbc:	4b25      	ldr	r3, [pc, #148]	; (8006d54 <xTaskIncrementTick+0x160>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d903      	bls.n	8006ccc <xTaskIncrementTick+0xd8>
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	4a22      	ldr	r2, [pc, #136]	; (8006d54 <xTaskIncrementTick+0x160>)
 8006cca:	6013      	str	r3, [r2, #0]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	4413      	add	r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	4a1f      	ldr	r2, [pc, #124]	; (8006d58 <xTaskIncrementTick+0x164>)
 8006cda:	441a      	add	r2, r3
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	3304      	adds	r3, #4
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	4610      	mov	r0, r2
 8006ce4:	f7fe ff1b 	bl	8005b1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cec:	4b1b      	ldr	r3, [pc, #108]	; (8006d5c <xTaskIncrementTick+0x168>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d3b8      	bcc.n	8006c68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cfa:	e7b5      	b.n	8006c68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006cfc:	4b17      	ldr	r3, [pc, #92]	; (8006d5c <xTaskIncrementTick+0x168>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d02:	4915      	ldr	r1, [pc, #84]	; (8006d58 <xTaskIncrementTick+0x164>)
 8006d04:	4613      	mov	r3, r2
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	009b      	lsls	r3, r3, #2
 8006d0c:	440b      	add	r3, r1
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d901      	bls.n	8006d18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006d14:	2301      	movs	r3, #1
 8006d16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d18:	4b11      	ldr	r3, [pc, #68]	; (8006d60 <xTaskIncrementTick+0x16c>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d007      	beq.n	8006d30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006d20:	2301      	movs	r3, #1
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	e004      	b.n	8006d30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d26:	4b0f      	ldr	r3, [pc, #60]	; (8006d64 <xTaskIncrementTick+0x170>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	4a0d      	ldr	r2, [pc, #52]	; (8006d64 <xTaskIncrementTick+0x170>)
 8006d2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d30:	697b      	ldr	r3, [r7, #20]
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3718      	adds	r7, #24
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	20000c4c 	.word	0x20000c4c
 8006d40:	20000c28 	.word	0x20000c28
 8006d44:	20000bdc 	.word	0x20000bdc
 8006d48:	20000be0 	.word	0x20000be0
 8006d4c:	20000c3c 	.word	0x20000c3c
 8006d50:	20000c44 	.word	0x20000c44
 8006d54:	20000c2c 	.word	0x20000c2c
 8006d58:	20000754 	.word	0x20000754
 8006d5c:	20000750 	.word	0x20000750
 8006d60:	20000c38 	.word	0x20000c38
 8006d64:	20000c34 	.word	0x20000c34

08006d68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d6e:	4b28      	ldr	r3, [pc, #160]	; (8006e10 <vTaskSwitchContext+0xa8>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d003      	beq.n	8006d7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d76:	4b27      	ldr	r3, [pc, #156]	; (8006e14 <vTaskSwitchContext+0xac>)
 8006d78:	2201      	movs	r2, #1
 8006d7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d7c:	e041      	b.n	8006e02 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006d7e:	4b25      	ldr	r3, [pc, #148]	; (8006e14 <vTaskSwitchContext+0xac>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d84:	4b24      	ldr	r3, [pc, #144]	; (8006e18 <vTaskSwitchContext+0xb0>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	60fb      	str	r3, [r7, #12]
 8006d8a:	e010      	b.n	8006dae <vTaskSwitchContext+0x46>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10a      	bne.n	8006da8 <vTaskSwitchContext+0x40>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	607b      	str	r3, [r7, #4]
}
 8006da4:	bf00      	nop
 8006da6:	e7fe      	b.n	8006da6 <vTaskSwitchContext+0x3e>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3b01      	subs	r3, #1
 8006dac:	60fb      	str	r3, [r7, #12]
 8006dae:	491b      	ldr	r1, [pc, #108]	; (8006e1c <vTaskSwitchContext+0xb4>)
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	4613      	mov	r3, r2
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4413      	add	r3, r2
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	440b      	add	r3, r1
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d0e4      	beq.n	8006d8c <vTaskSwitchContext+0x24>
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	4413      	add	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4a13      	ldr	r2, [pc, #76]	; (8006e1c <vTaskSwitchContext+0xb4>)
 8006dce:	4413      	add	r3, r2
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	605a      	str	r2, [r3, #4]
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	3308      	adds	r3, #8
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d104      	bne.n	8006df2 <vTaskSwitchContext+0x8a>
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	605a      	str	r2, [r3, #4]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	4a09      	ldr	r2, [pc, #36]	; (8006e20 <vTaskSwitchContext+0xb8>)
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	4a06      	ldr	r2, [pc, #24]	; (8006e18 <vTaskSwitchContext+0xb0>)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6013      	str	r3, [r2, #0]
}
 8006e02:	bf00      	nop
 8006e04:	3714      	adds	r7, #20
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	20000c4c 	.word	0x20000c4c
 8006e14:	20000c38 	.word	0x20000c38
 8006e18:	20000c2c 	.word	0x20000c2c
 8006e1c:	20000754 	.word	0x20000754
 8006e20:	20000750 	.word	0x20000750

08006e24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	60fb      	str	r3, [r7, #12]
}
 8006e46:	bf00      	nop
 8006e48:	e7fe      	b.n	8006e48 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e4a:	4b07      	ldr	r3, [pc, #28]	; (8006e68 <vTaskPlaceOnEventList+0x44>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	3318      	adds	r3, #24
 8006e50:	4619      	mov	r1, r3
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7fe fe87 	bl	8005b66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e58:	2101      	movs	r1, #1
 8006e5a:	6838      	ldr	r0, [r7, #0]
 8006e5c:	f000 fa7c 	bl	8007358 <prvAddCurrentTaskToDelayedList>
}
 8006e60:	bf00      	nop
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	20000750 	.word	0x20000750

08006e6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b086      	sub	sp, #24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10a      	bne.n	8006e94 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	617b      	str	r3, [r7, #20]
}
 8006e90:	bf00      	nop
 8006e92:	e7fe      	b.n	8006e92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e94:	4b0a      	ldr	r3, [pc, #40]	; (8006ec0 <vTaskPlaceOnEventListRestricted+0x54>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3318      	adds	r3, #24
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	68f8      	ldr	r0, [r7, #12]
 8006e9e:	f7fe fe3e 	bl	8005b1e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d002      	beq.n	8006eae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006ea8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006eac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006eae:	6879      	ldr	r1, [r7, #4]
 8006eb0:	68b8      	ldr	r0, [r7, #8]
 8006eb2:	f000 fa51 	bl	8007358 <prvAddCurrentTaskToDelayedList>
	}
 8006eb6:	bf00      	nop
 8006eb8:	3718      	adds	r7, #24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	20000750 	.word	0x20000750

08006ec4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10a      	bne.n	8006ef0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ede:	f383 8811 	msr	BASEPRI, r3
 8006ee2:	f3bf 8f6f 	isb	sy
 8006ee6:	f3bf 8f4f 	dsb	sy
 8006eea:	60fb      	str	r3, [r7, #12]
}
 8006eec:	bf00      	nop
 8006eee:	e7fe      	b.n	8006eee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	3318      	adds	r3, #24
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fe fe6f 	bl	8005bd8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006efa:	4b1e      	ldr	r3, [pc, #120]	; (8006f74 <xTaskRemoveFromEventList+0xb0>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d11d      	bne.n	8006f3e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	3304      	adds	r3, #4
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fe fe66 	bl	8005bd8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f10:	4b19      	ldr	r3, [pc, #100]	; (8006f78 <xTaskRemoveFromEventList+0xb4>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d903      	bls.n	8006f20 <xTaskRemoveFromEventList+0x5c>
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1c:	4a16      	ldr	r2, [pc, #88]	; (8006f78 <xTaskRemoveFromEventList+0xb4>)
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f24:	4613      	mov	r3, r2
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4a13      	ldr	r2, [pc, #76]	; (8006f7c <xTaskRemoveFromEventList+0xb8>)
 8006f2e:	441a      	add	r2, r3
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	3304      	adds	r3, #4
 8006f34:	4619      	mov	r1, r3
 8006f36:	4610      	mov	r0, r2
 8006f38:	f7fe fdf1 	bl	8005b1e <vListInsertEnd>
 8006f3c:	e005      	b.n	8006f4a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	3318      	adds	r3, #24
 8006f42:	4619      	mov	r1, r3
 8006f44:	480e      	ldr	r0, [pc, #56]	; (8006f80 <xTaskRemoveFromEventList+0xbc>)
 8006f46:	f7fe fdea 	bl	8005b1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <xTaskRemoveFromEventList+0xc0>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d905      	bls.n	8006f64 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f5c:	4b0a      	ldr	r3, [pc, #40]	; (8006f88 <xTaskRemoveFromEventList+0xc4>)
 8006f5e:	2201      	movs	r2, #1
 8006f60:	601a      	str	r2, [r3, #0]
 8006f62:	e001      	b.n	8006f68 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006f64:	2300      	movs	r3, #0
 8006f66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f68:	697b      	ldr	r3, [r7, #20]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3718      	adds	r7, #24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop
 8006f74:	20000c4c 	.word	0x20000c4c
 8006f78:	20000c2c 	.word	0x20000c2c
 8006f7c:	20000754 	.word	0x20000754
 8006f80:	20000be4 	.word	0x20000be4
 8006f84:	20000750 	.word	0x20000750
 8006f88:	20000c38 	.word	0x20000c38

08006f8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006f94:	4b06      	ldr	r3, [pc, #24]	; (8006fb0 <vTaskInternalSetTimeOutState+0x24>)
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006f9c:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <vTaskInternalSetTimeOutState+0x28>)
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	605a      	str	r2, [r3, #4]
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr
 8006fb0:	20000c3c 	.word	0x20000c3c
 8006fb4:	20000c28 	.word	0x20000c28

08006fb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10a      	bne.n	8006fde <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fcc:	f383 8811 	msr	BASEPRI, r3
 8006fd0:	f3bf 8f6f 	isb	sy
 8006fd4:	f3bf 8f4f 	dsb	sy
 8006fd8:	613b      	str	r3, [r7, #16]
}
 8006fda:	bf00      	nop
 8006fdc:	e7fe      	b.n	8006fdc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	60fb      	str	r3, [r7, #12]
}
 8006ff6:	bf00      	nop
 8006ff8:	e7fe      	b.n	8006ff8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006ffa:	f000 fe7b 	bl	8007cf4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006ffe:	4b1d      	ldr	r3, [pc, #116]	; (8007074 <xTaskCheckForTimeOut+0xbc>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	69ba      	ldr	r2, [r7, #24]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007016:	d102      	bne.n	800701e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007018:	2300      	movs	r3, #0
 800701a:	61fb      	str	r3, [r7, #28]
 800701c:	e023      	b.n	8007066 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	4b15      	ldr	r3, [pc, #84]	; (8007078 <xTaskCheckForTimeOut+0xc0>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	429a      	cmp	r2, r3
 8007028:	d007      	beq.n	800703a <xTaskCheckForTimeOut+0x82>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	429a      	cmp	r2, r3
 8007032:	d302      	bcc.n	800703a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007034:	2301      	movs	r3, #1
 8007036:	61fb      	str	r3, [r7, #28]
 8007038:	e015      	b.n	8007066 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	429a      	cmp	r2, r3
 8007042:	d20b      	bcs.n	800705c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	1ad2      	subs	r2, r2, r3
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7ff ff9b 	bl	8006f8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007056:	2300      	movs	r3, #0
 8007058:	61fb      	str	r3, [r7, #28]
 800705a:	e004      	b.n	8007066 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	2200      	movs	r2, #0
 8007060:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007062:	2301      	movs	r3, #1
 8007064:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007066:	f000 fe75 	bl	8007d54 <vPortExitCritical>

	return xReturn;
 800706a:	69fb      	ldr	r3, [r7, #28]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3720      	adds	r7, #32
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	20000c28 	.word	0x20000c28
 8007078:	20000c3c 	.word	0x20000c3c

0800707c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800707c:	b480      	push	{r7}
 800707e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007080:	4b03      	ldr	r3, [pc, #12]	; (8007090 <vTaskMissedYield+0x14>)
 8007082:	2201      	movs	r2, #1
 8007084:	601a      	str	r2, [r3, #0]
}
 8007086:	bf00      	nop
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	20000c38 	.word	0x20000c38

08007094 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800709c:	f000 f852 	bl	8007144 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80070a0:	4b06      	ldr	r3, [pc, #24]	; (80070bc <prvIdleTask+0x28>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d9f9      	bls.n	800709c <prvIdleTask+0x8>
			{
				taskYIELD();
 80070a8:	4b05      	ldr	r3, [pc, #20]	; (80070c0 <prvIdleTask+0x2c>)
 80070aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070ae:	601a      	str	r2, [r3, #0]
 80070b0:	f3bf 8f4f 	dsb	sy
 80070b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80070b8:	e7f0      	b.n	800709c <prvIdleTask+0x8>
 80070ba:	bf00      	nop
 80070bc:	20000754 	.word	0x20000754
 80070c0:	e000ed04 	.word	0xe000ed04

080070c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070ca:	2300      	movs	r3, #0
 80070cc:	607b      	str	r3, [r7, #4]
 80070ce:	e00c      	b.n	80070ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	4a12      	ldr	r2, [pc, #72]	; (8007124 <prvInitialiseTaskLists+0x60>)
 80070dc:	4413      	add	r3, r2
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fe fcf0 	bl	8005ac4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	3301      	adds	r3, #1
 80070e8:	607b      	str	r3, [r7, #4]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b37      	cmp	r3, #55	; 0x37
 80070ee:	d9ef      	bls.n	80070d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80070f0:	480d      	ldr	r0, [pc, #52]	; (8007128 <prvInitialiseTaskLists+0x64>)
 80070f2:	f7fe fce7 	bl	8005ac4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80070f6:	480d      	ldr	r0, [pc, #52]	; (800712c <prvInitialiseTaskLists+0x68>)
 80070f8:	f7fe fce4 	bl	8005ac4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80070fc:	480c      	ldr	r0, [pc, #48]	; (8007130 <prvInitialiseTaskLists+0x6c>)
 80070fe:	f7fe fce1 	bl	8005ac4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007102:	480c      	ldr	r0, [pc, #48]	; (8007134 <prvInitialiseTaskLists+0x70>)
 8007104:	f7fe fcde 	bl	8005ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007108:	480b      	ldr	r0, [pc, #44]	; (8007138 <prvInitialiseTaskLists+0x74>)
 800710a:	f7fe fcdb 	bl	8005ac4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800710e:	4b0b      	ldr	r3, [pc, #44]	; (800713c <prvInitialiseTaskLists+0x78>)
 8007110:	4a05      	ldr	r2, [pc, #20]	; (8007128 <prvInitialiseTaskLists+0x64>)
 8007112:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007114:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <prvInitialiseTaskLists+0x7c>)
 8007116:	4a05      	ldr	r2, [pc, #20]	; (800712c <prvInitialiseTaskLists+0x68>)
 8007118:	601a      	str	r2, [r3, #0]
}
 800711a:	bf00      	nop
 800711c:	3708      	adds	r7, #8
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	20000754 	.word	0x20000754
 8007128:	20000bb4 	.word	0x20000bb4
 800712c:	20000bc8 	.word	0x20000bc8
 8007130:	20000be4 	.word	0x20000be4
 8007134:	20000bf8 	.word	0x20000bf8
 8007138:	20000c10 	.word	0x20000c10
 800713c:	20000bdc 	.word	0x20000bdc
 8007140:	20000be0 	.word	0x20000be0

08007144 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800714a:	e019      	b.n	8007180 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800714c:	f000 fdd2 	bl	8007cf4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007150:	4b10      	ldr	r3, [pc, #64]	; (8007194 <prvCheckTasksWaitingTermination+0x50>)
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	3304      	adds	r3, #4
 800715c:	4618      	mov	r0, r3
 800715e:	f7fe fd3b 	bl	8005bd8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007162:	4b0d      	ldr	r3, [pc, #52]	; (8007198 <prvCheckTasksWaitingTermination+0x54>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3b01      	subs	r3, #1
 8007168:	4a0b      	ldr	r2, [pc, #44]	; (8007198 <prvCheckTasksWaitingTermination+0x54>)
 800716a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800716c:	4b0b      	ldr	r3, [pc, #44]	; (800719c <prvCheckTasksWaitingTermination+0x58>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3b01      	subs	r3, #1
 8007172:	4a0a      	ldr	r2, [pc, #40]	; (800719c <prvCheckTasksWaitingTermination+0x58>)
 8007174:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007176:	f000 fded 	bl	8007d54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f810 	bl	80071a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007180:	4b06      	ldr	r3, [pc, #24]	; (800719c <prvCheckTasksWaitingTermination+0x58>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e1      	bne.n	800714c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007188:	bf00      	nop
 800718a:	bf00      	nop
 800718c:	3708      	adds	r7, #8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000bf8 	.word	0x20000bf8
 8007198:	20000c24 	.word	0x20000c24
 800719c:	20000c0c 	.word	0x20000c0c

080071a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d108      	bne.n	80071c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 ff8a 	bl	80080d0 <vPortFree>
				vPortFree( pxTCB );
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 ff87 	bl	80080d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80071c2:	e018      	b.n	80071f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d103      	bne.n	80071d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 ff7e 	bl	80080d0 <vPortFree>
	}
 80071d4:	e00f      	b.n	80071f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d00a      	beq.n	80071f6 <prvDeleteTCB+0x56>
	__asm volatile
 80071e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e4:	f383 8811 	msr	BASEPRI, r3
 80071e8:	f3bf 8f6f 	isb	sy
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	60fb      	str	r3, [r7, #12]
}
 80071f2:	bf00      	nop
 80071f4:	e7fe      	b.n	80071f4 <prvDeleteTCB+0x54>
	}
 80071f6:	bf00      	nop
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007206:	4b0c      	ldr	r3, [pc, #48]	; (8007238 <prvResetNextTaskUnblockTime+0x38>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d104      	bne.n	800721a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007210:	4b0a      	ldr	r3, [pc, #40]	; (800723c <prvResetNextTaskUnblockTime+0x3c>)
 8007212:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007216:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007218:	e008      	b.n	800722c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800721a:	4b07      	ldr	r3, [pc, #28]	; (8007238 <prvResetNextTaskUnblockTime+0x38>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	4a04      	ldr	r2, [pc, #16]	; (800723c <prvResetNextTaskUnblockTime+0x3c>)
 800722a:	6013      	str	r3, [r2, #0]
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr
 8007238:	20000bdc 	.word	0x20000bdc
 800723c:	20000c44 	.word	0x20000c44

08007240 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007246:	4b0b      	ldr	r3, [pc, #44]	; (8007274 <xTaskGetSchedulerState+0x34>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800724e:	2301      	movs	r3, #1
 8007250:	607b      	str	r3, [r7, #4]
 8007252:	e008      	b.n	8007266 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007254:	4b08      	ldr	r3, [pc, #32]	; (8007278 <xTaskGetSchedulerState+0x38>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d102      	bne.n	8007262 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800725c:	2302      	movs	r3, #2
 800725e:	607b      	str	r3, [r7, #4]
 8007260:	e001      	b.n	8007266 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007262:	2300      	movs	r3, #0
 8007264:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007266:	687b      	ldr	r3, [r7, #4]
	}
 8007268:	4618      	mov	r0, r3
 800726a:	370c      	adds	r7, #12
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	20000c30 	.word	0x20000c30
 8007278:	20000c4c 	.word	0x20000c4c

0800727c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007288:	2300      	movs	r3, #0
 800728a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d056      	beq.n	8007340 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007292:	4b2e      	ldr	r3, [pc, #184]	; (800734c <xTaskPriorityDisinherit+0xd0>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	429a      	cmp	r2, r3
 800729a:	d00a      	beq.n	80072b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800729c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	60fb      	str	r3, [r7, #12]
}
 80072ae:	bf00      	nop
 80072b0:	e7fe      	b.n	80072b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10a      	bne.n	80072d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80072ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072be:	f383 8811 	msr	BASEPRI, r3
 80072c2:	f3bf 8f6f 	isb	sy
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	60bb      	str	r3, [r7, #8]
}
 80072cc:	bf00      	nop
 80072ce:	e7fe      	b.n	80072ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072d4:	1e5a      	subs	r2, r3, #1
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d02c      	beq.n	8007340 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d128      	bne.n	8007340 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	3304      	adds	r3, #4
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7fe fc70 	bl	8005bd8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007310:	4b0f      	ldr	r3, [pc, #60]	; (8007350 <xTaskPriorityDisinherit+0xd4>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	429a      	cmp	r2, r3
 8007316:	d903      	bls.n	8007320 <xTaskPriorityDisinherit+0xa4>
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800731c:	4a0c      	ldr	r2, [pc, #48]	; (8007350 <xTaskPriorityDisinherit+0xd4>)
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007324:	4613      	mov	r3, r2
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4a09      	ldr	r2, [pc, #36]	; (8007354 <xTaskPriorityDisinherit+0xd8>)
 800732e:	441a      	add	r2, r3
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	3304      	adds	r3, #4
 8007334:	4619      	mov	r1, r3
 8007336:	4610      	mov	r0, r2
 8007338:	f7fe fbf1 	bl	8005b1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800733c:	2301      	movs	r3, #1
 800733e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007340:	697b      	ldr	r3, [r7, #20]
	}
 8007342:	4618      	mov	r0, r3
 8007344:	3718      	adds	r7, #24
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20000750 	.word	0x20000750
 8007350:	20000c2c 	.word	0x20000c2c
 8007354:	20000754 	.word	0x20000754

08007358 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007362:	4b21      	ldr	r3, [pc, #132]	; (80073e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007368:	4b20      	ldr	r3, [pc, #128]	; (80073ec <prvAddCurrentTaskToDelayedList+0x94>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3304      	adds	r3, #4
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe fc32 	bl	8005bd8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800737a:	d10a      	bne.n	8007392 <prvAddCurrentTaskToDelayedList+0x3a>
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d007      	beq.n	8007392 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007382:	4b1a      	ldr	r3, [pc, #104]	; (80073ec <prvAddCurrentTaskToDelayedList+0x94>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3304      	adds	r3, #4
 8007388:	4619      	mov	r1, r3
 800738a:	4819      	ldr	r0, [pc, #100]	; (80073f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800738c:	f7fe fbc7 	bl	8005b1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007390:	e026      	b.n	80073e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4413      	add	r3, r2
 8007398:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800739a:	4b14      	ldr	r3, [pc, #80]	; (80073ec <prvAddCurrentTaskToDelayedList+0x94>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d209      	bcs.n	80073be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073aa:	4b12      	ldr	r3, [pc, #72]	; (80073f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	4b0f      	ldr	r3, [pc, #60]	; (80073ec <prvAddCurrentTaskToDelayedList+0x94>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	3304      	adds	r3, #4
 80073b4:	4619      	mov	r1, r3
 80073b6:	4610      	mov	r0, r2
 80073b8:	f7fe fbd5 	bl	8005b66 <vListInsert>
}
 80073bc:	e010      	b.n	80073e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073be:	4b0e      	ldr	r3, [pc, #56]	; (80073f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	4b0a      	ldr	r3, [pc, #40]	; (80073ec <prvAddCurrentTaskToDelayedList+0x94>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	3304      	adds	r3, #4
 80073c8:	4619      	mov	r1, r3
 80073ca:	4610      	mov	r0, r2
 80073cc:	f7fe fbcb 	bl	8005b66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80073d0:	4b0a      	ldr	r3, [pc, #40]	; (80073fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d202      	bcs.n	80073e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80073da:	4a08      	ldr	r2, [pc, #32]	; (80073fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	6013      	str	r3, [r2, #0]
}
 80073e0:	bf00      	nop
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20000c28 	.word	0x20000c28
 80073ec:	20000750 	.word	0x20000750
 80073f0:	20000c10 	.word	0x20000c10
 80073f4:	20000be0 	.word	0x20000be0
 80073f8:	20000bdc 	.word	0x20000bdc
 80073fc:	20000c44 	.word	0x20000c44

08007400 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b08a      	sub	sp, #40	; 0x28
 8007404:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007406:	2300      	movs	r3, #0
 8007408:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800740a:	f000 fb07 	bl	8007a1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800740e:	4b1c      	ldr	r3, [pc, #112]	; (8007480 <xTimerCreateTimerTask+0x80>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d021      	beq.n	800745a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007416:	2300      	movs	r3, #0
 8007418:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800741a:	2300      	movs	r3, #0
 800741c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800741e:	1d3a      	adds	r2, r7, #4
 8007420:	f107 0108 	add.w	r1, r7, #8
 8007424:	f107 030c 	add.w	r3, r7, #12
 8007428:	4618      	mov	r0, r3
 800742a:	f7fe fb31 	bl	8005a90 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800742e:	6879      	ldr	r1, [r7, #4]
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	9202      	str	r2, [sp, #8]
 8007436:	9301      	str	r3, [sp, #4]
 8007438:	2302      	movs	r3, #2
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	2300      	movs	r3, #0
 800743e:	460a      	mov	r2, r1
 8007440:	4910      	ldr	r1, [pc, #64]	; (8007484 <xTimerCreateTimerTask+0x84>)
 8007442:	4811      	ldr	r0, [pc, #68]	; (8007488 <xTimerCreateTimerTask+0x88>)
 8007444:	f7ff f8de 	bl	8006604 <xTaskCreateStatic>
 8007448:	4603      	mov	r3, r0
 800744a:	4a10      	ldr	r2, [pc, #64]	; (800748c <xTimerCreateTimerTask+0x8c>)
 800744c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800744e:	4b0f      	ldr	r3, [pc, #60]	; (800748c <xTimerCreateTimerTask+0x8c>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007456:	2301      	movs	r3, #1
 8007458:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10a      	bne.n	8007476 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	613b      	str	r3, [r7, #16]
}
 8007472:	bf00      	nop
 8007474:	e7fe      	b.n	8007474 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007476:	697b      	ldr	r3, [r7, #20]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3718      	adds	r7, #24
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	20000c80 	.word	0x20000c80
 8007484:	080097a8 	.word	0x080097a8
 8007488:	080075c5 	.word	0x080075c5
 800748c:	20000c84 	.word	0x20000c84

08007490 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b08a      	sub	sp, #40	; 0x28
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
 800749c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800749e:	2300      	movs	r3, #0
 80074a0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <xTimerGenericCommand+0x2e>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	623b      	str	r3, [r7, #32]
}
 80074ba:	bf00      	nop
 80074bc:	e7fe      	b.n	80074bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80074be:	4b1a      	ldr	r3, [pc, #104]	; (8007528 <xTimerGenericCommand+0x98>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d02a      	beq.n	800751c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	2b05      	cmp	r3, #5
 80074d6:	dc18      	bgt.n	800750a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80074d8:	f7ff feb2 	bl	8007240 <xTaskGetSchedulerState>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d109      	bne.n	80074f6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80074e2:	4b11      	ldr	r3, [pc, #68]	; (8007528 <xTimerGenericCommand+0x98>)
 80074e4:	6818      	ldr	r0, [r3, #0]
 80074e6:	f107 0110 	add.w	r1, r7, #16
 80074ea:	2300      	movs	r3, #0
 80074ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074ee:	f7fe fca1 	bl	8005e34 <xQueueGenericSend>
 80074f2:	6278      	str	r0, [r7, #36]	; 0x24
 80074f4:	e012      	b.n	800751c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80074f6:	4b0c      	ldr	r3, [pc, #48]	; (8007528 <xTimerGenericCommand+0x98>)
 80074f8:	6818      	ldr	r0, [r3, #0]
 80074fa:	f107 0110 	add.w	r1, r7, #16
 80074fe:	2300      	movs	r3, #0
 8007500:	2200      	movs	r2, #0
 8007502:	f7fe fc97 	bl	8005e34 <xQueueGenericSend>
 8007506:	6278      	str	r0, [r7, #36]	; 0x24
 8007508:	e008      	b.n	800751c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800750a:	4b07      	ldr	r3, [pc, #28]	; (8007528 <xTimerGenericCommand+0x98>)
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	f107 0110 	add.w	r1, r7, #16
 8007512:	2300      	movs	r3, #0
 8007514:	683a      	ldr	r2, [r7, #0]
 8007516:	f7fe fd8b 	bl	8006030 <xQueueGenericSendFromISR>
 800751a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800751c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800751e:	4618      	mov	r0, r3
 8007520:	3728      	adds	r7, #40	; 0x28
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	20000c80 	.word	0x20000c80

0800752c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af02      	add	r7, sp, #8
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007536:	4b22      	ldr	r3, [pc, #136]	; (80075c0 <prvProcessExpiredTimer+0x94>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	3304      	adds	r3, #4
 8007544:	4618      	mov	r0, r3
 8007546:	f7fe fb47 	bl	8005bd8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007550:	f003 0304 	and.w	r3, r3, #4
 8007554:	2b00      	cmp	r3, #0
 8007556:	d022      	beq.n	800759e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	699a      	ldr	r2, [r3, #24]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	18d1      	adds	r1, r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	683a      	ldr	r2, [r7, #0]
 8007564:	6978      	ldr	r0, [r7, #20]
 8007566:	f000 f8d1 	bl	800770c <prvInsertTimerInActiveList>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d01f      	beq.n	80075b0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007570:	2300      	movs	r3, #0
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	2300      	movs	r3, #0
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	2100      	movs	r1, #0
 800757a:	6978      	ldr	r0, [r7, #20]
 800757c:	f7ff ff88 	bl	8007490 <xTimerGenericCommand>
 8007580:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d113      	bne.n	80075b0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800758c:	f383 8811 	msr	BASEPRI, r3
 8007590:	f3bf 8f6f 	isb	sy
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	60fb      	str	r3, [r7, #12]
}
 800759a:	bf00      	nop
 800759c:	e7fe      	b.n	800759c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80075a4:	f023 0301 	bic.w	r3, r3, #1
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	6978      	ldr	r0, [r7, #20]
 80075b6:	4798      	blx	r3
}
 80075b8:	bf00      	nop
 80075ba:	3718      	adds	r7, #24
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	20000c78 	.word	0x20000c78

080075c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075cc:	f107 0308 	add.w	r3, r7, #8
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 f857 	bl	8007684 <prvGetNextExpireTime>
 80075d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4619      	mov	r1, r3
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f000 f803 	bl	80075e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80075e2:	f000 f8d5 	bl	8007790 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075e6:	e7f1      	b.n	80075cc <prvTimerTask+0x8>

080075e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80075f2:	f7ff fa43 	bl	8006a7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075f6:	f107 0308 	add.w	r3, r7, #8
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 f866 	bl	80076cc <prvSampleTimeNow>
 8007600:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d130      	bne.n	800766a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10a      	bne.n	8007624 <prvProcessTimerOrBlockTask+0x3c>
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	429a      	cmp	r2, r3
 8007614:	d806      	bhi.n	8007624 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007616:	f7ff fa3f 	bl	8006a98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800761a:	68f9      	ldr	r1, [r7, #12]
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7ff ff85 	bl	800752c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007622:	e024      	b.n	800766e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d008      	beq.n	800763c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800762a:	4b13      	ldr	r3, [pc, #76]	; (8007678 <prvProcessTimerOrBlockTask+0x90>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d101      	bne.n	8007638 <prvProcessTimerOrBlockTask+0x50>
 8007634:	2301      	movs	r3, #1
 8007636:	e000      	b.n	800763a <prvProcessTimerOrBlockTask+0x52>
 8007638:	2300      	movs	r3, #0
 800763a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800763c:	4b0f      	ldr	r3, [pc, #60]	; (800767c <prvProcessTimerOrBlockTask+0x94>)
 800763e:	6818      	ldr	r0, [r3, #0]
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	4619      	mov	r1, r3
 800764a:	f7fe ffa7 	bl	800659c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800764e:	f7ff fa23 	bl	8006a98 <xTaskResumeAll>
 8007652:	4603      	mov	r3, r0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10a      	bne.n	800766e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007658:	4b09      	ldr	r3, [pc, #36]	; (8007680 <prvProcessTimerOrBlockTask+0x98>)
 800765a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	f3bf 8f6f 	isb	sy
}
 8007668:	e001      	b.n	800766e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800766a:	f7ff fa15 	bl	8006a98 <xTaskResumeAll>
}
 800766e:	bf00      	nop
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	20000c7c 	.word	0x20000c7c
 800767c:	20000c80 	.word	0x20000c80
 8007680:	e000ed04 	.word	0xe000ed04

08007684 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800768c:	4b0e      	ldr	r3, [pc, #56]	; (80076c8 <prvGetNextExpireTime+0x44>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <prvGetNextExpireTime+0x16>
 8007696:	2201      	movs	r2, #1
 8007698:	e000      	b.n	800769c <prvGetNextExpireTime+0x18>
 800769a:	2200      	movs	r2, #0
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d105      	bne.n	80076b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076a8:	4b07      	ldr	r3, [pc, #28]	; (80076c8 <prvGetNextExpireTime+0x44>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	60fb      	str	r3, [r7, #12]
 80076b2:	e001      	b.n	80076b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80076b4:	2300      	movs	r3, #0
 80076b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80076b8:	68fb      	ldr	r3, [r7, #12]
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	20000c78 	.word	0x20000c78

080076cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80076d4:	f7ff fa7e 	bl	8006bd4 <xTaskGetTickCount>
 80076d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80076da:	4b0b      	ldr	r3, [pc, #44]	; (8007708 <prvSampleTimeNow+0x3c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68fa      	ldr	r2, [r7, #12]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d205      	bcs.n	80076f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80076e4:	f000 f936 	bl	8007954 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	601a      	str	r2, [r3, #0]
 80076ee:	e002      	b.n	80076f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80076f6:	4a04      	ldr	r2, [pc, #16]	; (8007708 <prvSampleTimeNow+0x3c>)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80076fc:	68fb      	ldr	r3, [r7, #12]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	20000c88 	.word	0x20000c88

0800770c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b086      	sub	sp, #24
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
 8007718:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800771a:	2300      	movs	r3, #0
 800771c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800772a:	68ba      	ldr	r2, [r7, #8]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	429a      	cmp	r2, r3
 8007730:	d812      	bhi.n	8007758 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	1ad2      	subs	r2, r2, r3
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	429a      	cmp	r2, r3
 800773e:	d302      	bcc.n	8007746 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007740:	2301      	movs	r3, #1
 8007742:	617b      	str	r3, [r7, #20]
 8007744:	e01b      	b.n	800777e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007746:	4b10      	ldr	r3, [pc, #64]	; (8007788 <prvInsertTimerInActiveList+0x7c>)
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	3304      	adds	r3, #4
 800774e:	4619      	mov	r1, r3
 8007750:	4610      	mov	r0, r2
 8007752:	f7fe fa08 	bl	8005b66 <vListInsert>
 8007756:	e012      	b.n	800777e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	429a      	cmp	r2, r3
 800775e:	d206      	bcs.n	800776e <prvInsertTimerInActiveList+0x62>
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	429a      	cmp	r2, r3
 8007766:	d302      	bcc.n	800776e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007768:	2301      	movs	r3, #1
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	e007      	b.n	800777e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800776e:	4b07      	ldr	r3, [pc, #28]	; (800778c <prvInsertTimerInActiveList+0x80>)
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	3304      	adds	r3, #4
 8007776:	4619      	mov	r1, r3
 8007778:	4610      	mov	r0, r2
 800777a:	f7fe f9f4 	bl	8005b66 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800777e:	697b      	ldr	r3, [r7, #20]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3718      	adds	r7, #24
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	20000c7c 	.word	0x20000c7c
 800778c:	20000c78 	.word	0x20000c78

08007790 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b08e      	sub	sp, #56	; 0x38
 8007794:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007796:	e0ca      	b.n	800792e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2b00      	cmp	r3, #0
 800779c:	da18      	bge.n	80077d0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800779e:	1d3b      	adds	r3, r7, #4
 80077a0:	3304      	adds	r3, #4
 80077a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80077a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10a      	bne.n	80077c0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	61fb      	str	r3, [r7, #28]
}
 80077bc:	bf00      	nop
 80077be:	e7fe      	b.n	80077be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80077c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077c6:	6850      	ldr	r0, [r2, #4]
 80077c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077ca:	6892      	ldr	r2, [r2, #8]
 80077cc:	4611      	mov	r1, r2
 80077ce:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	f2c0 80aa 	blt.w	800792c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80077dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077de:	695b      	ldr	r3, [r3, #20]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d004      	beq.n	80077ee <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e6:	3304      	adds	r3, #4
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7fe f9f5 	bl	8005bd8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077ee:	463b      	mov	r3, r7
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7ff ff6b 	bl	80076cc <prvSampleTimeNow>
 80077f6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2b09      	cmp	r3, #9
 80077fc:	f200 8097 	bhi.w	800792e <prvProcessReceivedCommands+0x19e>
 8007800:	a201      	add	r2, pc, #4	; (adr r2, 8007808 <prvProcessReceivedCommands+0x78>)
 8007802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007806:	bf00      	nop
 8007808:	08007831 	.word	0x08007831
 800780c:	08007831 	.word	0x08007831
 8007810:	08007831 	.word	0x08007831
 8007814:	080078a5 	.word	0x080078a5
 8007818:	080078b9 	.word	0x080078b9
 800781c:	08007903 	.word	0x08007903
 8007820:	08007831 	.word	0x08007831
 8007824:	08007831 	.word	0x08007831
 8007828:	080078a5 	.word	0x080078a5
 800782c:	080078b9 	.word	0x080078b9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007832:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007836:	f043 0301 	orr.w	r3, r3, #1
 800783a:	b2da      	uxtb	r2, r3
 800783c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	18d1      	adds	r1, r2, r3
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800784e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007850:	f7ff ff5c 	bl	800770c <prvInsertTimerInActiveList>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	d069      	beq.n	800792e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800785a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785c:	6a1b      	ldr	r3, [r3, #32]
 800785e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007860:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007864:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007868:	f003 0304 	and.w	r3, r3, #4
 800786c:	2b00      	cmp	r3, #0
 800786e:	d05e      	beq.n	800792e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	441a      	add	r2, r3
 8007878:	2300      	movs	r3, #0
 800787a:	9300      	str	r3, [sp, #0]
 800787c:	2300      	movs	r3, #0
 800787e:	2100      	movs	r1, #0
 8007880:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007882:	f7ff fe05 	bl	8007490 <xTimerGenericCommand>
 8007886:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d14f      	bne.n	800792e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800788e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007892:	f383 8811 	msr	BASEPRI, r3
 8007896:	f3bf 8f6f 	isb	sy
 800789a:	f3bf 8f4f 	dsb	sy
 800789e:	61bb      	str	r3, [r7, #24]
}
 80078a0:	bf00      	nop
 80078a2:	e7fe      	b.n	80078a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078aa:	f023 0301 	bic.w	r3, r3, #1
 80078ae:	b2da      	uxtb	r2, r3
 80078b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80078b6:	e03a      	b.n	800792e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80078b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078be:	f043 0301 	orr.w	r3, r3, #1
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ce:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80078d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10a      	bne.n	80078ee <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80078d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078dc:	f383 8811 	msr	BASEPRI, r3
 80078e0:	f3bf 8f6f 	isb	sy
 80078e4:	f3bf 8f4f 	dsb	sy
 80078e8:	617b      	str	r3, [r7, #20]
}
 80078ea:	bf00      	nop
 80078ec:	e7fe      	b.n	80078ec <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80078ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078f0:	699a      	ldr	r2, [r3, #24]
 80078f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f4:	18d1      	adds	r1, r2, r3
 80078f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80078fc:	f7ff ff06 	bl	800770c <prvInsertTimerInActiveList>
					break;
 8007900:	e015      	b.n	800792e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007904:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007908:	f003 0302 	and.w	r3, r3, #2
 800790c:	2b00      	cmp	r3, #0
 800790e:	d103      	bne.n	8007918 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007910:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007912:	f000 fbdd 	bl	80080d0 <vPortFree>
 8007916:	e00a      	b.n	800792e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800791a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800791e:	f023 0301 	bic.w	r3, r3, #1
 8007922:	b2da      	uxtb	r2, r3
 8007924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007926:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800792a:	e000      	b.n	800792e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800792c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800792e:	4b08      	ldr	r3, [pc, #32]	; (8007950 <prvProcessReceivedCommands+0x1c0>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	1d39      	adds	r1, r7, #4
 8007934:	2200      	movs	r2, #0
 8007936:	4618      	mov	r0, r3
 8007938:	f7fe fc16 	bl	8006168 <xQueueReceive>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	f47f af2a 	bne.w	8007798 <prvProcessReceivedCommands+0x8>
	}
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop
 8007948:	3730      	adds	r7, #48	; 0x30
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20000c80 	.word	0x20000c80

08007954 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b088      	sub	sp, #32
 8007958:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800795a:	e048      	b.n	80079ee <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800795c:	4b2d      	ldr	r3, [pc, #180]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007966:	4b2b      	ldr	r3, [pc, #172]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	3304      	adds	r3, #4
 8007974:	4618      	mov	r0, r3
 8007976:	f7fe f92f 	bl	8005bd8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007988:	f003 0304 	and.w	r3, r3, #4
 800798c:	2b00      	cmp	r3, #0
 800798e:	d02e      	beq.n	80079ee <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	4413      	add	r3, r2
 8007998:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d90e      	bls.n	80079c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ae:	4b19      	ldr	r3, [pc, #100]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3304      	adds	r3, #4
 80079b6:	4619      	mov	r1, r3
 80079b8:	4610      	mov	r0, r2
 80079ba:	f7fe f8d4 	bl	8005b66 <vListInsert>
 80079be:	e016      	b.n	80079ee <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80079c0:	2300      	movs	r3, #0
 80079c2:	9300      	str	r3, [sp, #0]
 80079c4:	2300      	movs	r3, #0
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	2100      	movs	r1, #0
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f7ff fd60 	bl	8007490 <xTimerGenericCommand>
 80079d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10a      	bne.n	80079ee <prvSwitchTimerLists+0x9a>
	__asm volatile
 80079d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	603b      	str	r3, [r7, #0]
}
 80079ea:	bf00      	nop
 80079ec:	e7fe      	b.n	80079ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80079ee:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1b1      	bne.n	800795c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80079f8:	4b06      	ldr	r3, [pc, #24]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80079fe:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <prvSwitchTimerLists+0xc4>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a04      	ldr	r2, [pc, #16]	; (8007a14 <prvSwitchTimerLists+0xc0>)
 8007a04:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007a06:	4a04      	ldr	r2, [pc, #16]	; (8007a18 <prvSwitchTimerLists+0xc4>)
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	6013      	str	r3, [r2, #0]
}
 8007a0c:	bf00      	nop
 8007a0e:	3718      	adds	r7, #24
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}
 8007a14:	20000c78 	.word	0x20000c78
 8007a18:	20000c7c 	.word	0x20000c7c

08007a1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007a22:	f000 f967 	bl	8007cf4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007a26:	4b15      	ldr	r3, [pc, #84]	; (8007a7c <prvCheckForValidListAndQueue+0x60>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d120      	bne.n	8007a70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007a2e:	4814      	ldr	r0, [pc, #80]	; (8007a80 <prvCheckForValidListAndQueue+0x64>)
 8007a30:	f7fe f848 	bl	8005ac4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a34:	4813      	ldr	r0, [pc, #76]	; (8007a84 <prvCheckForValidListAndQueue+0x68>)
 8007a36:	f7fe f845 	bl	8005ac4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a3a:	4b13      	ldr	r3, [pc, #76]	; (8007a88 <prvCheckForValidListAndQueue+0x6c>)
 8007a3c:	4a10      	ldr	r2, [pc, #64]	; (8007a80 <prvCheckForValidListAndQueue+0x64>)
 8007a3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a40:	4b12      	ldr	r3, [pc, #72]	; (8007a8c <prvCheckForValidListAndQueue+0x70>)
 8007a42:	4a10      	ldr	r2, [pc, #64]	; (8007a84 <prvCheckForValidListAndQueue+0x68>)
 8007a44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a46:	2300      	movs	r3, #0
 8007a48:	9300      	str	r3, [sp, #0]
 8007a4a:	4b11      	ldr	r3, [pc, #68]	; (8007a90 <prvCheckForValidListAndQueue+0x74>)
 8007a4c:	4a11      	ldr	r2, [pc, #68]	; (8007a94 <prvCheckForValidListAndQueue+0x78>)
 8007a4e:	2110      	movs	r1, #16
 8007a50:	200a      	movs	r0, #10
 8007a52:	f7fe f953 	bl	8005cfc <xQueueGenericCreateStatic>
 8007a56:	4603      	mov	r3, r0
 8007a58:	4a08      	ldr	r2, [pc, #32]	; (8007a7c <prvCheckForValidListAndQueue+0x60>)
 8007a5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a5c:	4b07      	ldr	r3, [pc, #28]	; (8007a7c <prvCheckForValidListAndQueue+0x60>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d005      	beq.n	8007a70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007a64:	4b05      	ldr	r3, [pc, #20]	; (8007a7c <prvCheckForValidListAndQueue+0x60>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	490b      	ldr	r1, [pc, #44]	; (8007a98 <prvCheckForValidListAndQueue+0x7c>)
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fe fd6c 	bl	8006548 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a70:	f000 f970 	bl	8007d54 <vPortExitCritical>
}
 8007a74:	bf00      	nop
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000c80 	.word	0x20000c80
 8007a80:	20000c50 	.word	0x20000c50
 8007a84:	20000c64 	.word	0x20000c64
 8007a88:	20000c78 	.word	0x20000c78
 8007a8c:	20000c7c 	.word	0x20000c7c
 8007a90:	20000d2c 	.word	0x20000d2c
 8007a94:	20000c8c 	.word	0x20000c8c
 8007a98:	080097b0 	.word	0x080097b0

08007a9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	3b04      	subs	r3, #4
 8007aac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ab4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	3b04      	subs	r3, #4
 8007aba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	f023 0201 	bic.w	r2, r3, #1
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	3b04      	subs	r3, #4
 8007aca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007acc:	4a0c      	ldr	r2, [pc, #48]	; (8007b00 <pxPortInitialiseStack+0x64>)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	3b14      	subs	r3, #20
 8007ad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	3b04      	subs	r3, #4
 8007ae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f06f 0202 	mvn.w	r2, #2
 8007aea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	3b20      	subs	r3, #32
 8007af0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007af2:	68fb      	ldr	r3, [r7, #12]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3714      	adds	r7, #20
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr
 8007b00:	08007b05 	.word	0x08007b05

08007b04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007b0e:	4b12      	ldr	r3, [pc, #72]	; (8007b58 <prvTaskExitError+0x54>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b16:	d00a      	beq.n	8007b2e <prvTaskExitError+0x2a>
	__asm volatile
 8007b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1c:	f383 8811 	msr	BASEPRI, r3
 8007b20:	f3bf 8f6f 	isb	sy
 8007b24:	f3bf 8f4f 	dsb	sy
 8007b28:	60fb      	str	r3, [r7, #12]
}
 8007b2a:	bf00      	nop
 8007b2c:	e7fe      	b.n	8007b2c <prvTaskExitError+0x28>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	60bb      	str	r3, [r7, #8]
}
 8007b40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007b42:	bf00      	nop
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0fc      	beq.n	8007b44 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	2000000c 	.word	0x2000000c
 8007b5c:	00000000 	.word	0x00000000

08007b60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007b60:	4b07      	ldr	r3, [pc, #28]	; (8007b80 <pxCurrentTCBConst2>)
 8007b62:	6819      	ldr	r1, [r3, #0]
 8007b64:	6808      	ldr	r0, [r1, #0]
 8007b66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b6a:	f380 8809 	msr	PSP, r0
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f04f 0000 	mov.w	r0, #0
 8007b76:	f380 8811 	msr	BASEPRI, r0
 8007b7a:	4770      	bx	lr
 8007b7c:	f3af 8000 	nop.w

08007b80 <pxCurrentTCBConst2>:
 8007b80:	20000750 	.word	0x20000750
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007b84:	bf00      	nop
 8007b86:	bf00      	nop

08007b88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007b88:	4808      	ldr	r0, [pc, #32]	; (8007bac <prvPortStartFirstTask+0x24>)
 8007b8a:	6800      	ldr	r0, [r0, #0]
 8007b8c:	6800      	ldr	r0, [r0, #0]
 8007b8e:	f380 8808 	msr	MSP, r0
 8007b92:	f04f 0000 	mov.w	r0, #0
 8007b96:	f380 8814 	msr	CONTROL, r0
 8007b9a:	b662      	cpsie	i
 8007b9c:	b661      	cpsie	f
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	f3bf 8f6f 	isb	sy
 8007ba6:	df00      	svc	0
 8007ba8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007baa:	bf00      	nop
 8007bac:	e000ed08 	.word	0xe000ed08

08007bb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b086      	sub	sp, #24
 8007bb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007bb6:	4b46      	ldr	r3, [pc, #280]	; (8007cd0 <xPortStartScheduler+0x120>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a46      	ldr	r2, [pc, #280]	; (8007cd4 <xPortStartScheduler+0x124>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d10a      	bne.n	8007bd6 <xPortStartScheduler+0x26>
	__asm volatile
 8007bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc4:	f383 8811 	msr	BASEPRI, r3
 8007bc8:	f3bf 8f6f 	isb	sy
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	613b      	str	r3, [r7, #16]
}
 8007bd2:	bf00      	nop
 8007bd4:	e7fe      	b.n	8007bd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007bd6:	4b3e      	ldr	r3, [pc, #248]	; (8007cd0 <xPortStartScheduler+0x120>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a3f      	ldr	r2, [pc, #252]	; (8007cd8 <xPortStartScheduler+0x128>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d10a      	bne.n	8007bf6 <xPortStartScheduler+0x46>
	__asm volatile
 8007be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	60fb      	str	r3, [r7, #12]
}
 8007bf2:	bf00      	nop
 8007bf4:	e7fe      	b.n	8007bf4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007bf6:	4b39      	ldr	r3, [pc, #228]	; (8007cdc <xPortStartScheduler+0x12c>)
 8007bf8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	22ff      	movs	r2, #255	; 0xff
 8007c06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c10:	78fb      	ldrb	r3, [r7, #3]
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	4b31      	ldr	r3, [pc, #196]	; (8007ce0 <xPortStartScheduler+0x130>)
 8007c1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c1e:	4b31      	ldr	r3, [pc, #196]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c20:	2207      	movs	r2, #7
 8007c22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c24:	e009      	b.n	8007c3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007c26:	4b2f      	ldr	r3, [pc, #188]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	4a2d      	ldr	r2, [pc, #180]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007c30:	78fb      	ldrb	r3, [r7, #3]
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	005b      	lsls	r3, r3, #1
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c3a:	78fb      	ldrb	r3, [r7, #3]
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c42:	2b80      	cmp	r3, #128	; 0x80
 8007c44:	d0ef      	beq.n	8007c26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007c46:	4b27      	ldr	r3, [pc, #156]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f1c3 0307 	rsb	r3, r3, #7
 8007c4e:	2b04      	cmp	r3, #4
 8007c50:	d00a      	beq.n	8007c68 <xPortStartScheduler+0xb8>
	__asm volatile
 8007c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	60bb      	str	r3, [r7, #8]
}
 8007c64:	bf00      	nop
 8007c66:	e7fe      	b.n	8007c66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007c68:	4b1e      	ldr	r3, [pc, #120]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	021b      	lsls	r3, r3, #8
 8007c6e:	4a1d      	ldr	r2, [pc, #116]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007c72:	4b1c      	ldr	r3, [pc, #112]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007c7a:	4a1a      	ldr	r2, [pc, #104]	; (8007ce4 <xPortStartScheduler+0x134>)
 8007c7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007c86:	4b18      	ldr	r3, [pc, #96]	; (8007ce8 <xPortStartScheduler+0x138>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a17      	ldr	r2, [pc, #92]	; (8007ce8 <xPortStartScheduler+0x138>)
 8007c8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007c90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007c92:	4b15      	ldr	r3, [pc, #84]	; (8007ce8 <xPortStartScheduler+0x138>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a14      	ldr	r2, [pc, #80]	; (8007ce8 <xPortStartScheduler+0x138>)
 8007c98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007c9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007c9e:	f000 f8dd 	bl	8007e5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ca2:	4b12      	ldr	r3, [pc, #72]	; (8007cec <xPortStartScheduler+0x13c>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007ca8:	f000 f8fc 	bl	8007ea4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007cac:	4b10      	ldr	r3, [pc, #64]	; (8007cf0 <xPortStartScheduler+0x140>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a0f      	ldr	r2, [pc, #60]	; (8007cf0 <xPortStartScheduler+0x140>)
 8007cb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007cb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007cb8:	f7ff ff66 	bl	8007b88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007cbc:	f7ff f854 	bl	8006d68 <vTaskSwitchContext>
	prvTaskExitError();
 8007cc0:	f7ff ff20 	bl	8007b04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3718      	adds	r7, #24
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	e000ed00 	.word	0xe000ed00
 8007cd4:	410fc271 	.word	0x410fc271
 8007cd8:	410fc270 	.word	0x410fc270
 8007cdc:	e000e400 	.word	0xe000e400
 8007ce0:	20000d7c 	.word	0x20000d7c
 8007ce4:	20000d80 	.word	0x20000d80
 8007ce8:	e000ed20 	.word	0xe000ed20
 8007cec:	2000000c 	.word	0x2000000c
 8007cf0:	e000ef34 	.word	0xe000ef34

08007cf4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	607b      	str	r3, [r7, #4]
}
 8007d0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d0e:	4b0f      	ldr	r3, [pc, #60]	; (8007d4c <vPortEnterCritical+0x58>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	3301      	adds	r3, #1
 8007d14:	4a0d      	ldr	r2, [pc, #52]	; (8007d4c <vPortEnterCritical+0x58>)
 8007d16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d18:	4b0c      	ldr	r3, [pc, #48]	; (8007d4c <vPortEnterCritical+0x58>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d10f      	bne.n	8007d40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d20:	4b0b      	ldr	r3, [pc, #44]	; (8007d50 <vPortEnterCritical+0x5c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00a      	beq.n	8007d40 <vPortEnterCritical+0x4c>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	603b      	str	r3, [r7, #0]
}
 8007d3c:	bf00      	nop
 8007d3e:	e7fe      	b.n	8007d3e <vPortEnterCritical+0x4a>
	}
}
 8007d40:	bf00      	nop
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	2000000c 	.word	0x2000000c
 8007d50:	e000ed04 	.word	0xe000ed04

08007d54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007d5a:	4b12      	ldr	r3, [pc, #72]	; (8007da4 <vPortExitCritical+0x50>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10a      	bne.n	8007d78 <vPortExitCritical+0x24>
	__asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d66:	f383 8811 	msr	BASEPRI, r3
 8007d6a:	f3bf 8f6f 	isb	sy
 8007d6e:	f3bf 8f4f 	dsb	sy
 8007d72:	607b      	str	r3, [r7, #4]
}
 8007d74:	bf00      	nop
 8007d76:	e7fe      	b.n	8007d76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007d78:	4b0a      	ldr	r3, [pc, #40]	; (8007da4 <vPortExitCritical+0x50>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	4a09      	ldr	r2, [pc, #36]	; (8007da4 <vPortExitCritical+0x50>)
 8007d80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007d82:	4b08      	ldr	r3, [pc, #32]	; (8007da4 <vPortExitCritical+0x50>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d105      	bne.n	8007d96 <vPortExitCritical+0x42>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	f383 8811 	msr	BASEPRI, r3
}
 8007d94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	2000000c 	.word	0x2000000c
	...

08007db0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007db0:	f3ef 8009 	mrs	r0, PSP
 8007db4:	f3bf 8f6f 	isb	sy
 8007db8:	4b15      	ldr	r3, [pc, #84]	; (8007e10 <pxCurrentTCBConst>)
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	f01e 0f10 	tst.w	lr, #16
 8007dc0:	bf08      	it	eq
 8007dc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007dc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dca:	6010      	str	r0, [r2, #0]
 8007dcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007dd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007dd4:	f380 8811 	msr	BASEPRI, r0
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	f7fe ffc2 	bl	8006d68 <vTaskSwitchContext>
 8007de4:	f04f 0000 	mov.w	r0, #0
 8007de8:	f380 8811 	msr	BASEPRI, r0
 8007dec:	bc09      	pop	{r0, r3}
 8007dee:	6819      	ldr	r1, [r3, #0]
 8007df0:	6808      	ldr	r0, [r1, #0]
 8007df2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df6:	f01e 0f10 	tst.w	lr, #16
 8007dfa:	bf08      	it	eq
 8007dfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007e00:	f380 8809 	msr	PSP, r0
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	f3af 8000 	nop.w

08007e10 <pxCurrentTCBConst>:
 8007e10:	20000750 	.word	0x20000750
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e14:	bf00      	nop
 8007e16:	bf00      	nop

08007e18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	607b      	str	r3, [r7, #4]
}
 8007e30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e32:	f7fe fedf 	bl	8006bf4 <xTaskIncrementTick>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d003      	beq.n	8007e44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e3c:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <xPortSysTickHandler+0x40>)
 8007e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	2300      	movs	r3, #0
 8007e46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	f383 8811 	msr	BASEPRI, r3
}
 8007e4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e50:	bf00      	nop
 8007e52:	3708      	adds	r7, #8
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}
 8007e58:	e000ed04 	.word	0xe000ed04

08007e5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e60:	4b0b      	ldr	r3, [pc, #44]	; (8007e90 <vPortSetupTimerInterrupt+0x34>)
 8007e62:	2200      	movs	r2, #0
 8007e64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e66:	4b0b      	ldr	r3, [pc, #44]	; (8007e94 <vPortSetupTimerInterrupt+0x38>)
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e6c:	4b0a      	ldr	r3, [pc, #40]	; (8007e98 <vPortSetupTimerInterrupt+0x3c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a0a      	ldr	r2, [pc, #40]	; (8007e9c <vPortSetupTimerInterrupt+0x40>)
 8007e72:	fba2 2303 	umull	r2, r3, r2, r3
 8007e76:	099b      	lsrs	r3, r3, #6
 8007e78:	4a09      	ldr	r2, [pc, #36]	; (8007ea0 <vPortSetupTimerInterrupt+0x44>)
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007e7e:	4b04      	ldr	r3, [pc, #16]	; (8007e90 <vPortSetupTimerInterrupt+0x34>)
 8007e80:	2207      	movs	r2, #7
 8007e82:	601a      	str	r2, [r3, #0]
}
 8007e84:	bf00      	nop
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	e000e010 	.word	0xe000e010
 8007e94:	e000e018 	.word	0xe000e018
 8007e98:	20000000 	.word	0x20000000
 8007e9c:	10624dd3 	.word	0x10624dd3
 8007ea0:	e000e014 	.word	0xe000e014

08007ea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ea4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007eb4 <vPortEnableVFP+0x10>
 8007ea8:	6801      	ldr	r1, [r0, #0]
 8007eaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007eae:	6001      	str	r1, [r0, #0]
 8007eb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007eb2:	bf00      	nop
 8007eb4:	e000ed88 	.word	0xe000ed88

08007eb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007ebe:	f3ef 8305 	mrs	r3, IPSR
 8007ec2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2b0f      	cmp	r3, #15
 8007ec8:	d914      	bls.n	8007ef4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007eca:	4a17      	ldr	r2, [pc, #92]	; (8007f28 <vPortValidateInterruptPriority+0x70>)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	4413      	add	r3, r2
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007ed4:	4b15      	ldr	r3, [pc, #84]	; (8007f2c <vPortValidateInterruptPriority+0x74>)
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	7afa      	ldrb	r2, [r7, #11]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d20a      	bcs.n	8007ef4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	607b      	str	r3, [r7, #4]
}
 8007ef0:	bf00      	nop
 8007ef2:	e7fe      	b.n	8007ef2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007ef4:	4b0e      	ldr	r3, [pc, #56]	; (8007f30 <vPortValidateInterruptPriority+0x78>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007efc:	4b0d      	ldr	r3, [pc, #52]	; (8007f34 <vPortValidateInterruptPriority+0x7c>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d90a      	bls.n	8007f1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	603b      	str	r3, [r7, #0]
}
 8007f16:	bf00      	nop
 8007f18:	e7fe      	b.n	8007f18 <vPortValidateInterruptPriority+0x60>
	}
 8007f1a:	bf00      	nop
 8007f1c:	3714      	adds	r7, #20
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	e000e3f0 	.word	0xe000e3f0
 8007f2c:	20000d7c 	.word	0x20000d7c
 8007f30:	e000ed0c 	.word	0xe000ed0c
 8007f34:	20000d80 	.word	0x20000d80

08007f38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b08a      	sub	sp, #40	; 0x28
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f40:	2300      	movs	r3, #0
 8007f42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f44:	f7fe fd9a 	bl	8006a7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f48:	4b5b      	ldr	r3, [pc, #364]	; (80080b8 <pvPortMalloc+0x180>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f50:	f000 f920 	bl	8008194 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f54:	4b59      	ldr	r3, [pc, #356]	; (80080bc <pvPortMalloc+0x184>)
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f040 8093 	bne.w	8008088 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d01d      	beq.n	8007fa4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007f68:	2208      	movs	r2, #8
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f003 0307 	and.w	r3, r3, #7
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d014      	beq.n	8007fa4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f023 0307 	bic.w	r3, r3, #7
 8007f80:	3308      	adds	r3, #8
 8007f82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f003 0307 	and.w	r3, r3, #7
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00a      	beq.n	8007fa4 <pvPortMalloc+0x6c>
	__asm volatile
 8007f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	617b      	str	r3, [r7, #20]
}
 8007fa0:	bf00      	nop
 8007fa2:	e7fe      	b.n	8007fa2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d06e      	beq.n	8008088 <pvPortMalloc+0x150>
 8007faa:	4b45      	ldr	r3, [pc, #276]	; (80080c0 <pvPortMalloc+0x188>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d869      	bhi.n	8008088 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fb4:	4b43      	ldr	r3, [pc, #268]	; (80080c4 <pvPortMalloc+0x18c>)
 8007fb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fb8:	4b42      	ldr	r3, [pc, #264]	; (80080c4 <pvPortMalloc+0x18c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fbe:	e004      	b.n	8007fca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d903      	bls.n	8007fdc <pvPortMalloc+0xa4>
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1f1      	bne.n	8007fc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007fdc:	4b36      	ldr	r3, [pc, #216]	; (80080b8 <pvPortMalloc+0x180>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d050      	beq.n	8008088 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	2208      	movs	r2, #8
 8007fec:	4413      	add	r3, r2
 8007fee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	6a3b      	ldr	r3, [r7, #32]
 8007ff6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	1ad2      	subs	r2, r2, r3
 8008000:	2308      	movs	r3, #8
 8008002:	005b      	lsls	r3, r3, #1
 8008004:	429a      	cmp	r2, r3
 8008006:	d91f      	bls.n	8008048 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4413      	add	r3, r2
 800800e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	f003 0307 	and.w	r3, r3, #7
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00a      	beq.n	8008030 <pvPortMalloc+0xf8>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	613b      	str	r3, [r7, #16]
}
 800802c:	bf00      	nop
 800802e:	e7fe      	b.n	800802e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	1ad2      	subs	r2, r2, r3
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800803c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008042:	69b8      	ldr	r0, [r7, #24]
 8008044:	f000 f908 	bl	8008258 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008048:	4b1d      	ldr	r3, [pc, #116]	; (80080c0 <pvPortMalloc+0x188>)
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	4a1b      	ldr	r2, [pc, #108]	; (80080c0 <pvPortMalloc+0x188>)
 8008054:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008056:	4b1a      	ldr	r3, [pc, #104]	; (80080c0 <pvPortMalloc+0x188>)
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	4b1b      	ldr	r3, [pc, #108]	; (80080c8 <pvPortMalloc+0x190>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	429a      	cmp	r2, r3
 8008060:	d203      	bcs.n	800806a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008062:	4b17      	ldr	r3, [pc, #92]	; (80080c0 <pvPortMalloc+0x188>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a18      	ldr	r2, [pc, #96]	; (80080c8 <pvPortMalloc+0x190>)
 8008068:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800806a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	4b13      	ldr	r3, [pc, #76]	; (80080bc <pvPortMalloc+0x184>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	431a      	orrs	r2, r3
 8008074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008076:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800807e:	4b13      	ldr	r3, [pc, #76]	; (80080cc <pvPortMalloc+0x194>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	3301      	adds	r3, #1
 8008084:	4a11      	ldr	r2, [pc, #68]	; (80080cc <pvPortMalloc+0x194>)
 8008086:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008088:	f7fe fd06 	bl	8006a98 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800808c:	69fb      	ldr	r3, [r7, #28]
 800808e:	f003 0307 	and.w	r3, r3, #7
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00a      	beq.n	80080ac <pvPortMalloc+0x174>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	60fb      	str	r3, [r7, #12]
}
 80080a8:	bf00      	nop
 80080aa:	e7fe      	b.n	80080aa <pvPortMalloc+0x172>
	return pvReturn;
 80080ac:	69fb      	ldr	r3, [r7, #28]
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3728      	adds	r7, #40	; 0x28
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	2000498c 	.word	0x2000498c
 80080bc:	200049a0 	.word	0x200049a0
 80080c0:	20004990 	.word	0x20004990
 80080c4:	20004984 	.word	0x20004984
 80080c8:	20004994 	.word	0x20004994
 80080cc:	20004998 	.word	0x20004998

080080d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d04d      	beq.n	800817e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080e2:	2308      	movs	r3, #8
 80080e4:	425b      	negs	r3, r3
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	4413      	add	r3, r2
 80080ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	685a      	ldr	r2, [r3, #4]
 80080f4:	4b24      	ldr	r3, [pc, #144]	; (8008188 <vPortFree+0xb8>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4013      	ands	r3, r2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10a      	bne.n	8008114 <vPortFree+0x44>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	60fb      	str	r3, [r7, #12]
}
 8008110:	bf00      	nop
 8008112:	e7fe      	b.n	8008112 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00a      	beq.n	8008132 <vPortFree+0x62>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	60bb      	str	r3, [r7, #8]
}
 800812e:	bf00      	nop
 8008130:	e7fe      	b.n	8008130 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	685a      	ldr	r2, [r3, #4]
 8008136:	4b14      	ldr	r3, [pc, #80]	; (8008188 <vPortFree+0xb8>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4013      	ands	r3, r2
 800813c:	2b00      	cmp	r3, #0
 800813e:	d01e      	beq.n	800817e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d11a      	bne.n	800817e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	685a      	ldr	r2, [r3, #4]
 800814c:	4b0e      	ldr	r3, [pc, #56]	; (8008188 <vPortFree+0xb8>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	43db      	mvns	r3, r3
 8008152:	401a      	ands	r2, r3
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008158:	f7fe fc90 	bl	8006a7c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	685a      	ldr	r2, [r3, #4]
 8008160:	4b0a      	ldr	r3, [pc, #40]	; (800818c <vPortFree+0xbc>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4413      	add	r3, r2
 8008166:	4a09      	ldr	r2, [pc, #36]	; (800818c <vPortFree+0xbc>)
 8008168:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800816a:	6938      	ldr	r0, [r7, #16]
 800816c:	f000 f874 	bl	8008258 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008170:	4b07      	ldr	r3, [pc, #28]	; (8008190 <vPortFree+0xc0>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	3301      	adds	r3, #1
 8008176:	4a06      	ldr	r2, [pc, #24]	; (8008190 <vPortFree+0xc0>)
 8008178:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800817a:	f7fe fc8d 	bl	8006a98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800817e:	bf00      	nop
 8008180:	3718      	adds	r7, #24
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	200049a0 	.word	0x200049a0
 800818c:	20004990 	.word	0x20004990
 8008190:	2000499c 	.word	0x2000499c

08008194 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800819a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800819e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80081a0:	4b27      	ldr	r3, [pc, #156]	; (8008240 <prvHeapInit+0xac>)
 80081a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f003 0307 	and.w	r3, r3, #7
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00c      	beq.n	80081c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	3307      	adds	r3, #7
 80081b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f023 0307 	bic.w	r3, r3, #7
 80081ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081bc:	68ba      	ldr	r2, [r7, #8]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	4a1f      	ldr	r2, [pc, #124]	; (8008240 <prvHeapInit+0xac>)
 80081c4:	4413      	add	r3, r2
 80081c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081cc:	4a1d      	ldr	r2, [pc, #116]	; (8008244 <prvHeapInit+0xb0>)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081d2:	4b1c      	ldr	r3, [pc, #112]	; (8008244 <prvHeapInit+0xb0>)
 80081d4:	2200      	movs	r2, #0
 80081d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	4413      	add	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80081e0:	2208      	movs	r2, #8
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	1a9b      	subs	r3, r3, r2
 80081e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f023 0307 	bic.w	r3, r3, #7
 80081ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	4a15      	ldr	r2, [pc, #84]	; (8008248 <prvHeapInit+0xb4>)
 80081f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80081f6:	4b14      	ldr	r3, [pc, #80]	; (8008248 <prvHeapInit+0xb4>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2200      	movs	r2, #0
 80081fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80081fe:	4b12      	ldr	r3, [pc, #72]	; (8008248 <prvHeapInit+0xb4>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	1ad2      	subs	r2, r2, r3
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008214:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <prvHeapInit+0xb4>)
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	4a0a      	ldr	r2, [pc, #40]	; (800824c <prvHeapInit+0xb8>)
 8008222:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	4a09      	ldr	r2, [pc, #36]	; (8008250 <prvHeapInit+0xbc>)
 800822a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800822c:	4b09      	ldr	r3, [pc, #36]	; (8008254 <prvHeapInit+0xc0>)
 800822e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008232:	601a      	str	r2, [r3, #0]
}
 8008234:	bf00      	nop
 8008236:	3714      	adds	r7, #20
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	20000d84 	.word	0x20000d84
 8008244:	20004984 	.word	0x20004984
 8008248:	2000498c 	.word	0x2000498c
 800824c:	20004994 	.word	0x20004994
 8008250:	20004990 	.word	0x20004990
 8008254:	200049a0 	.word	0x200049a0

08008258 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008258:	b480      	push	{r7}
 800825a:	b085      	sub	sp, #20
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008260:	4b28      	ldr	r3, [pc, #160]	; (8008304 <prvInsertBlockIntoFreeList+0xac>)
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	e002      	b.n	800826c <prvInsertBlockIntoFreeList+0x14>
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	60fb      	str	r3, [r7, #12]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	429a      	cmp	r2, r3
 8008274:	d8f7      	bhi.n	8008266 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	4413      	add	r3, r2
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	429a      	cmp	r2, r3
 8008286:	d108      	bne.n	800829a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	441a      	add	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	441a      	add	r2, r3
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d118      	bne.n	80082e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	4b15      	ldr	r3, [pc, #84]	; (8008308 <prvInsertBlockIntoFreeList+0xb0>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d00d      	beq.n	80082d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685a      	ldr	r2, [r3, #4]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	441a      	add	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	601a      	str	r2, [r3, #0]
 80082d4:	e008      	b.n	80082e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082d6:	4b0c      	ldr	r3, [pc, #48]	; (8008308 <prvInsertBlockIntoFreeList+0xb0>)
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	601a      	str	r2, [r3, #0]
 80082de:	e003      	b.n	80082e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d002      	beq.n	80082f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082f6:	bf00      	nop
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	20004984 	.word	0x20004984
 8008308:	2000498c 	.word	0x2000498c

0800830c <__errno>:
 800830c:	4b01      	ldr	r3, [pc, #4]	; (8008314 <__errno+0x8>)
 800830e:	6818      	ldr	r0, [r3, #0]
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	20000010 	.word	0x20000010

08008318 <__libc_init_array>:
 8008318:	b570      	push	{r4, r5, r6, lr}
 800831a:	4d0d      	ldr	r5, [pc, #52]	; (8008350 <__libc_init_array+0x38>)
 800831c:	4c0d      	ldr	r4, [pc, #52]	; (8008354 <__libc_init_array+0x3c>)
 800831e:	1b64      	subs	r4, r4, r5
 8008320:	10a4      	asrs	r4, r4, #2
 8008322:	2600      	movs	r6, #0
 8008324:	42a6      	cmp	r6, r4
 8008326:	d109      	bne.n	800833c <__libc_init_array+0x24>
 8008328:	4d0b      	ldr	r5, [pc, #44]	; (8008358 <__libc_init_array+0x40>)
 800832a:	4c0c      	ldr	r4, [pc, #48]	; (800835c <__libc_init_array+0x44>)
 800832c:	f001 f9be 	bl	80096ac <_init>
 8008330:	1b64      	subs	r4, r4, r5
 8008332:	10a4      	asrs	r4, r4, #2
 8008334:	2600      	movs	r6, #0
 8008336:	42a6      	cmp	r6, r4
 8008338:	d105      	bne.n	8008346 <__libc_init_array+0x2e>
 800833a:	bd70      	pop	{r4, r5, r6, pc}
 800833c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008340:	4798      	blx	r3
 8008342:	3601      	adds	r6, #1
 8008344:	e7ee      	b.n	8008324 <__libc_init_array+0xc>
 8008346:	f855 3b04 	ldr.w	r3, [r5], #4
 800834a:	4798      	blx	r3
 800834c:	3601      	adds	r6, #1
 800834e:	e7f2      	b.n	8008336 <__libc_init_array+0x1e>
 8008350:	08009ab8 	.word	0x08009ab8
 8008354:	08009ab8 	.word	0x08009ab8
 8008358:	08009ab8 	.word	0x08009ab8
 800835c:	08009abc 	.word	0x08009abc

08008360 <memcpy>:
 8008360:	440a      	add	r2, r1
 8008362:	4291      	cmp	r1, r2
 8008364:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008368:	d100      	bne.n	800836c <memcpy+0xc>
 800836a:	4770      	bx	lr
 800836c:	b510      	push	{r4, lr}
 800836e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008372:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008376:	4291      	cmp	r1, r2
 8008378:	d1f9      	bne.n	800836e <memcpy+0xe>
 800837a:	bd10      	pop	{r4, pc}

0800837c <memset>:
 800837c:	4402      	add	r2, r0
 800837e:	4603      	mov	r3, r0
 8008380:	4293      	cmp	r3, r2
 8008382:	d100      	bne.n	8008386 <memset+0xa>
 8008384:	4770      	bx	lr
 8008386:	f803 1b01 	strb.w	r1, [r3], #1
 800838a:	e7f9      	b.n	8008380 <memset+0x4>

0800838c <iprintf>:
 800838c:	b40f      	push	{r0, r1, r2, r3}
 800838e:	4b0a      	ldr	r3, [pc, #40]	; (80083b8 <iprintf+0x2c>)
 8008390:	b513      	push	{r0, r1, r4, lr}
 8008392:	681c      	ldr	r4, [r3, #0]
 8008394:	b124      	cbz	r4, 80083a0 <iprintf+0x14>
 8008396:	69a3      	ldr	r3, [r4, #24]
 8008398:	b913      	cbnz	r3, 80083a0 <iprintf+0x14>
 800839a:	4620      	mov	r0, r4
 800839c:	f000 fa7e 	bl	800889c <__sinit>
 80083a0:	ab05      	add	r3, sp, #20
 80083a2:	9a04      	ldr	r2, [sp, #16]
 80083a4:	68a1      	ldr	r1, [r4, #8]
 80083a6:	9301      	str	r3, [sp, #4]
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 fdab 	bl	8008f04 <_vfiprintf_r>
 80083ae:	b002      	add	sp, #8
 80083b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083b4:	b004      	add	sp, #16
 80083b6:	4770      	bx	lr
 80083b8:	20000010 	.word	0x20000010

080083bc <_puts_r>:
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	460e      	mov	r6, r1
 80083c0:	4605      	mov	r5, r0
 80083c2:	b118      	cbz	r0, 80083cc <_puts_r+0x10>
 80083c4:	6983      	ldr	r3, [r0, #24]
 80083c6:	b90b      	cbnz	r3, 80083cc <_puts_r+0x10>
 80083c8:	f000 fa68 	bl	800889c <__sinit>
 80083cc:	69ab      	ldr	r3, [r5, #24]
 80083ce:	68ac      	ldr	r4, [r5, #8]
 80083d0:	b913      	cbnz	r3, 80083d8 <_puts_r+0x1c>
 80083d2:	4628      	mov	r0, r5
 80083d4:	f000 fa62 	bl	800889c <__sinit>
 80083d8:	4b2c      	ldr	r3, [pc, #176]	; (800848c <_puts_r+0xd0>)
 80083da:	429c      	cmp	r4, r3
 80083dc:	d120      	bne.n	8008420 <_puts_r+0x64>
 80083de:	686c      	ldr	r4, [r5, #4]
 80083e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083e2:	07db      	lsls	r3, r3, #31
 80083e4:	d405      	bmi.n	80083f2 <_puts_r+0x36>
 80083e6:	89a3      	ldrh	r3, [r4, #12]
 80083e8:	0598      	lsls	r0, r3, #22
 80083ea:	d402      	bmi.n	80083f2 <_puts_r+0x36>
 80083ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083ee:	f000 faf3 	bl	80089d8 <__retarget_lock_acquire_recursive>
 80083f2:	89a3      	ldrh	r3, [r4, #12]
 80083f4:	0719      	lsls	r1, r3, #28
 80083f6:	d51d      	bpl.n	8008434 <_puts_r+0x78>
 80083f8:	6923      	ldr	r3, [r4, #16]
 80083fa:	b1db      	cbz	r3, 8008434 <_puts_r+0x78>
 80083fc:	3e01      	subs	r6, #1
 80083fe:	68a3      	ldr	r3, [r4, #8]
 8008400:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008404:	3b01      	subs	r3, #1
 8008406:	60a3      	str	r3, [r4, #8]
 8008408:	bb39      	cbnz	r1, 800845a <_puts_r+0x9e>
 800840a:	2b00      	cmp	r3, #0
 800840c:	da38      	bge.n	8008480 <_puts_r+0xc4>
 800840e:	4622      	mov	r2, r4
 8008410:	210a      	movs	r1, #10
 8008412:	4628      	mov	r0, r5
 8008414:	f000 f868 	bl	80084e8 <__swbuf_r>
 8008418:	3001      	adds	r0, #1
 800841a:	d011      	beq.n	8008440 <_puts_r+0x84>
 800841c:	250a      	movs	r5, #10
 800841e:	e011      	b.n	8008444 <_puts_r+0x88>
 8008420:	4b1b      	ldr	r3, [pc, #108]	; (8008490 <_puts_r+0xd4>)
 8008422:	429c      	cmp	r4, r3
 8008424:	d101      	bne.n	800842a <_puts_r+0x6e>
 8008426:	68ac      	ldr	r4, [r5, #8]
 8008428:	e7da      	b.n	80083e0 <_puts_r+0x24>
 800842a:	4b1a      	ldr	r3, [pc, #104]	; (8008494 <_puts_r+0xd8>)
 800842c:	429c      	cmp	r4, r3
 800842e:	bf08      	it	eq
 8008430:	68ec      	ldreq	r4, [r5, #12]
 8008432:	e7d5      	b.n	80083e0 <_puts_r+0x24>
 8008434:	4621      	mov	r1, r4
 8008436:	4628      	mov	r0, r5
 8008438:	f000 f8a8 	bl	800858c <__swsetup_r>
 800843c:	2800      	cmp	r0, #0
 800843e:	d0dd      	beq.n	80083fc <_puts_r+0x40>
 8008440:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008444:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008446:	07da      	lsls	r2, r3, #31
 8008448:	d405      	bmi.n	8008456 <_puts_r+0x9a>
 800844a:	89a3      	ldrh	r3, [r4, #12]
 800844c:	059b      	lsls	r3, r3, #22
 800844e:	d402      	bmi.n	8008456 <_puts_r+0x9a>
 8008450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008452:	f000 fac2 	bl	80089da <__retarget_lock_release_recursive>
 8008456:	4628      	mov	r0, r5
 8008458:	bd70      	pop	{r4, r5, r6, pc}
 800845a:	2b00      	cmp	r3, #0
 800845c:	da04      	bge.n	8008468 <_puts_r+0xac>
 800845e:	69a2      	ldr	r2, [r4, #24]
 8008460:	429a      	cmp	r2, r3
 8008462:	dc06      	bgt.n	8008472 <_puts_r+0xb6>
 8008464:	290a      	cmp	r1, #10
 8008466:	d004      	beq.n	8008472 <_puts_r+0xb6>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	1c5a      	adds	r2, r3, #1
 800846c:	6022      	str	r2, [r4, #0]
 800846e:	7019      	strb	r1, [r3, #0]
 8008470:	e7c5      	b.n	80083fe <_puts_r+0x42>
 8008472:	4622      	mov	r2, r4
 8008474:	4628      	mov	r0, r5
 8008476:	f000 f837 	bl	80084e8 <__swbuf_r>
 800847a:	3001      	adds	r0, #1
 800847c:	d1bf      	bne.n	80083fe <_puts_r+0x42>
 800847e:	e7df      	b.n	8008440 <_puts_r+0x84>
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	250a      	movs	r5, #10
 8008484:	1c5a      	adds	r2, r3, #1
 8008486:	6022      	str	r2, [r4, #0]
 8008488:	701d      	strb	r5, [r3, #0]
 800848a:	e7db      	b.n	8008444 <_puts_r+0x88>
 800848c:	08009a3c 	.word	0x08009a3c
 8008490:	08009a5c 	.word	0x08009a5c
 8008494:	08009a1c 	.word	0x08009a1c

08008498 <puts>:
 8008498:	4b02      	ldr	r3, [pc, #8]	; (80084a4 <puts+0xc>)
 800849a:	4601      	mov	r1, r0
 800849c:	6818      	ldr	r0, [r3, #0]
 800849e:	f7ff bf8d 	b.w	80083bc <_puts_r>
 80084a2:	bf00      	nop
 80084a4:	20000010 	.word	0x20000010

080084a8 <siprintf>:
 80084a8:	b40e      	push	{r1, r2, r3}
 80084aa:	b500      	push	{lr}
 80084ac:	b09c      	sub	sp, #112	; 0x70
 80084ae:	ab1d      	add	r3, sp, #116	; 0x74
 80084b0:	9002      	str	r0, [sp, #8]
 80084b2:	9006      	str	r0, [sp, #24]
 80084b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80084b8:	4809      	ldr	r0, [pc, #36]	; (80084e0 <siprintf+0x38>)
 80084ba:	9107      	str	r1, [sp, #28]
 80084bc:	9104      	str	r1, [sp, #16]
 80084be:	4909      	ldr	r1, [pc, #36]	; (80084e4 <siprintf+0x3c>)
 80084c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80084c4:	9105      	str	r1, [sp, #20]
 80084c6:	6800      	ldr	r0, [r0, #0]
 80084c8:	9301      	str	r3, [sp, #4]
 80084ca:	a902      	add	r1, sp, #8
 80084cc:	f000 fbf0 	bl	8008cb0 <_svfiprintf_r>
 80084d0:	9b02      	ldr	r3, [sp, #8]
 80084d2:	2200      	movs	r2, #0
 80084d4:	701a      	strb	r2, [r3, #0]
 80084d6:	b01c      	add	sp, #112	; 0x70
 80084d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80084dc:	b003      	add	sp, #12
 80084de:	4770      	bx	lr
 80084e0:	20000010 	.word	0x20000010
 80084e4:	ffff0208 	.word	0xffff0208

080084e8 <__swbuf_r>:
 80084e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ea:	460e      	mov	r6, r1
 80084ec:	4614      	mov	r4, r2
 80084ee:	4605      	mov	r5, r0
 80084f0:	b118      	cbz	r0, 80084fa <__swbuf_r+0x12>
 80084f2:	6983      	ldr	r3, [r0, #24]
 80084f4:	b90b      	cbnz	r3, 80084fa <__swbuf_r+0x12>
 80084f6:	f000 f9d1 	bl	800889c <__sinit>
 80084fa:	4b21      	ldr	r3, [pc, #132]	; (8008580 <__swbuf_r+0x98>)
 80084fc:	429c      	cmp	r4, r3
 80084fe:	d12b      	bne.n	8008558 <__swbuf_r+0x70>
 8008500:	686c      	ldr	r4, [r5, #4]
 8008502:	69a3      	ldr	r3, [r4, #24]
 8008504:	60a3      	str	r3, [r4, #8]
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	071a      	lsls	r2, r3, #28
 800850a:	d52f      	bpl.n	800856c <__swbuf_r+0x84>
 800850c:	6923      	ldr	r3, [r4, #16]
 800850e:	b36b      	cbz	r3, 800856c <__swbuf_r+0x84>
 8008510:	6923      	ldr	r3, [r4, #16]
 8008512:	6820      	ldr	r0, [r4, #0]
 8008514:	1ac0      	subs	r0, r0, r3
 8008516:	6963      	ldr	r3, [r4, #20]
 8008518:	b2f6      	uxtb	r6, r6
 800851a:	4283      	cmp	r3, r0
 800851c:	4637      	mov	r7, r6
 800851e:	dc04      	bgt.n	800852a <__swbuf_r+0x42>
 8008520:	4621      	mov	r1, r4
 8008522:	4628      	mov	r0, r5
 8008524:	f000 f926 	bl	8008774 <_fflush_r>
 8008528:	bb30      	cbnz	r0, 8008578 <__swbuf_r+0x90>
 800852a:	68a3      	ldr	r3, [r4, #8]
 800852c:	3b01      	subs	r3, #1
 800852e:	60a3      	str	r3, [r4, #8]
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	1c5a      	adds	r2, r3, #1
 8008534:	6022      	str	r2, [r4, #0]
 8008536:	701e      	strb	r6, [r3, #0]
 8008538:	6963      	ldr	r3, [r4, #20]
 800853a:	3001      	adds	r0, #1
 800853c:	4283      	cmp	r3, r0
 800853e:	d004      	beq.n	800854a <__swbuf_r+0x62>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	07db      	lsls	r3, r3, #31
 8008544:	d506      	bpl.n	8008554 <__swbuf_r+0x6c>
 8008546:	2e0a      	cmp	r6, #10
 8008548:	d104      	bne.n	8008554 <__swbuf_r+0x6c>
 800854a:	4621      	mov	r1, r4
 800854c:	4628      	mov	r0, r5
 800854e:	f000 f911 	bl	8008774 <_fflush_r>
 8008552:	b988      	cbnz	r0, 8008578 <__swbuf_r+0x90>
 8008554:	4638      	mov	r0, r7
 8008556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008558:	4b0a      	ldr	r3, [pc, #40]	; (8008584 <__swbuf_r+0x9c>)
 800855a:	429c      	cmp	r4, r3
 800855c:	d101      	bne.n	8008562 <__swbuf_r+0x7a>
 800855e:	68ac      	ldr	r4, [r5, #8]
 8008560:	e7cf      	b.n	8008502 <__swbuf_r+0x1a>
 8008562:	4b09      	ldr	r3, [pc, #36]	; (8008588 <__swbuf_r+0xa0>)
 8008564:	429c      	cmp	r4, r3
 8008566:	bf08      	it	eq
 8008568:	68ec      	ldreq	r4, [r5, #12]
 800856a:	e7ca      	b.n	8008502 <__swbuf_r+0x1a>
 800856c:	4621      	mov	r1, r4
 800856e:	4628      	mov	r0, r5
 8008570:	f000 f80c 	bl	800858c <__swsetup_r>
 8008574:	2800      	cmp	r0, #0
 8008576:	d0cb      	beq.n	8008510 <__swbuf_r+0x28>
 8008578:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800857c:	e7ea      	b.n	8008554 <__swbuf_r+0x6c>
 800857e:	bf00      	nop
 8008580:	08009a3c 	.word	0x08009a3c
 8008584:	08009a5c 	.word	0x08009a5c
 8008588:	08009a1c 	.word	0x08009a1c

0800858c <__swsetup_r>:
 800858c:	4b32      	ldr	r3, [pc, #200]	; (8008658 <__swsetup_r+0xcc>)
 800858e:	b570      	push	{r4, r5, r6, lr}
 8008590:	681d      	ldr	r5, [r3, #0]
 8008592:	4606      	mov	r6, r0
 8008594:	460c      	mov	r4, r1
 8008596:	b125      	cbz	r5, 80085a2 <__swsetup_r+0x16>
 8008598:	69ab      	ldr	r3, [r5, #24]
 800859a:	b913      	cbnz	r3, 80085a2 <__swsetup_r+0x16>
 800859c:	4628      	mov	r0, r5
 800859e:	f000 f97d 	bl	800889c <__sinit>
 80085a2:	4b2e      	ldr	r3, [pc, #184]	; (800865c <__swsetup_r+0xd0>)
 80085a4:	429c      	cmp	r4, r3
 80085a6:	d10f      	bne.n	80085c8 <__swsetup_r+0x3c>
 80085a8:	686c      	ldr	r4, [r5, #4]
 80085aa:	89a3      	ldrh	r3, [r4, #12]
 80085ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085b0:	0719      	lsls	r1, r3, #28
 80085b2:	d42c      	bmi.n	800860e <__swsetup_r+0x82>
 80085b4:	06dd      	lsls	r5, r3, #27
 80085b6:	d411      	bmi.n	80085dc <__swsetup_r+0x50>
 80085b8:	2309      	movs	r3, #9
 80085ba:	6033      	str	r3, [r6, #0]
 80085bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085c6:	e03e      	b.n	8008646 <__swsetup_r+0xba>
 80085c8:	4b25      	ldr	r3, [pc, #148]	; (8008660 <__swsetup_r+0xd4>)
 80085ca:	429c      	cmp	r4, r3
 80085cc:	d101      	bne.n	80085d2 <__swsetup_r+0x46>
 80085ce:	68ac      	ldr	r4, [r5, #8]
 80085d0:	e7eb      	b.n	80085aa <__swsetup_r+0x1e>
 80085d2:	4b24      	ldr	r3, [pc, #144]	; (8008664 <__swsetup_r+0xd8>)
 80085d4:	429c      	cmp	r4, r3
 80085d6:	bf08      	it	eq
 80085d8:	68ec      	ldreq	r4, [r5, #12]
 80085da:	e7e6      	b.n	80085aa <__swsetup_r+0x1e>
 80085dc:	0758      	lsls	r0, r3, #29
 80085de:	d512      	bpl.n	8008606 <__swsetup_r+0x7a>
 80085e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085e2:	b141      	cbz	r1, 80085f6 <__swsetup_r+0x6a>
 80085e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085e8:	4299      	cmp	r1, r3
 80085ea:	d002      	beq.n	80085f2 <__swsetup_r+0x66>
 80085ec:	4630      	mov	r0, r6
 80085ee:	f000 fa59 	bl	8008aa4 <_free_r>
 80085f2:	2300      	movs	r3, #0
 80085f4:	6363      	str	r3, [r4, #52]	; 0x34
 80085f6:	89a3      	ldrh	r3, [r4, #12]
 80085f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085fc:	81a3      	strh	r3, [r4, #12]
 80085fe:	2300      	movs	r3, #0
 8008600:	6063      	str	r3, [r4, #4]
 8008602:	6923      	ldr	r3, [r4, #16]
 8008604:	6023      	str	r3, [r4, #0]
 8008606:	89a3      	ldrh	r3, [r4, #12]
 8008608:	f043 0308 	orr.w	r3, r3, #8
 800860c:	81a3      	strh	r3, [r4, #12]
 800860e:	6923      	ldr	r3, [r4, #16]
 8008610:	b94b      	cbnz	r3, 8008626 <__swsetup_r+0x9a>
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800861c:	d003      	beq.n	8008626 <__swsetup_r+0x9a>
 800861e:	4621      	mov	r1, r4
 8008620:	4630      	mov	r0, r6
 8008622:	f000 f9ff 	bl	8008a24 <__smakebuf_r>
 8008626:	89a0      	ldrh	r0, [r4, #12]
 8008628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800862c:	f010 0301 	ands.w	r3, r0, #1
 8008630:	d00a      	beq.n	8008648 <__swsetup_r+0xbc>
 8008632:	2300      	movs	r3, #0
 8008634:	60a3      	str	r3, [r4, #8]
 8008636:	6963      	ldr	r3, [r4, #20]
 8008638:	425b      	negs	r3, r3
 800863a:	61a3      	str	r3, [r4, #24]
 800863c:	6923      	ldr	r3, [r4, #16]
 800863e:	b943      	cbnz	r3, 8008652 <__swsetup_r+0xc6>
 8008640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008644:	d1ba      	bne.n	80085bc <__swsetup_r+0x30>
 8008646:	bd70      	pop	{r4, r5, r6, pc}
 8008648:	0781      	lsls	r1, r0, #30
 800864a:	bf58      	it	pl
 800864c:	6963      	ldrpl	r3, [r4, #20]
 800864e:	60a3      	str	r3, [r4, #8]
 8008650:	e7f4      	b.n	800863c <__swsetup_r+0xb0>
 8008652:	2000      	movs	r0, #0
 8008654:	e7f7      	b.n	8008646 <__swsetup_r+0xba>
 8008656:	bf00      	nop
 8008658:	20000010 	.word	0x20000010
 800865c:	08009a3c 	.word	0x08009a3c
 8008660:	08009a5c 	.word	0x08009a5c
 8008664:	08009a1c 	.word	0x08009a1c

08008668 <__sflush_r>:
 8008668:	898a      	ldrh	r2, [r1, #12]
 800866a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800866e:	4605      	mov	r5, r0
 8008670:	0710      	lsls	r0, r2, #28
 8008672:	460c      	mov	r4, r1
 8008674:	d458      	bmi.n	8008728 <__sflush_r+0xc0>
 8008676:	684b      	ldr	r3, [r1, #4]
 8008678:	2b00      	cmp	r3, #0
 800867a:	dc05      	bgt.n	8008688 <__sflush_r+0x20>
 800867c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800867e:	2b00      	cmp	r3, #0
 8008680:	dc02      	bgt.n	8008688 <__sflush_r+0x20>
 8008682:	2000      	movs	r0, #0
 8008684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800868a:	2e00      	cmp	r6, #0
 800868c:	d0f9      	beq.n	8008682 <__sflush_r+0x1a>
 800868e:	2300      	movs	r3, #0
 8008690:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008694:	682f      	ldr	r7, [r5, #0]
 8008696:	602b      	str	r3, [r5, #0]
 8008698:	d032      	beq.n	8008700 <__sflush_r+0x98>
 800869a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800869c:	89a3      	ldrh	r3, [r4, #12]
 800869e:	075a      	lsls	r2, r3, #29
 80086a0:	d505      	bpl.n	80086ae <__sflush_r+0x46>
 80086a2:	6863      	ldr	r3, [r4, #4]
 80086a4:	1ac0      	subs	r0, r0, r3
 80086a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086a8:	b10b      	cbz	r3, 80086ae <__sflush_r+0x46>
 80086aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086ac:	1ac0      	subs	r0, r0, r3
 80086ae:	2300      	movs	r3, #0
 80086b0:	4602      	mov	r2, r0
 80086b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086b4:	6a21      	ldr	r1, [r4, #32]
 80086b6:	4628      	mov	r0, r5
 80086b8:	47b0      	blx	r6
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	d106      	bne.n	80086ce <__sflush_r+0x66>
 80086c0:	6829      	ldr	r1, [r5, #0]
 80086c2:	291d      	cmp	r1, #29
 80086c4:	d82c      	bhi.n	8008720 <__sflush_r+0xb8>
 80086c6:	4a2a      	ldr	r2, [pc, #168]	; (8008770 <__sflush_r+0x108>)
 80086c8:	40ca      	lsrs	r2, r1
 80086ca:	07d6      	lsls	r6, r2, #31
 80086cc:	d528      	bpl.n	8008720 <__sflush_r+0xb8>
 80086ce:	2200      	movs	r2, #0
 80086d0:	6062      	str	r2, [r4, #4]
 80086d2:	04d9      	lsls	r1, r3, #19
 80086d4:	6922      	ldr	r2, [r4, #16]
 80086d6:	6022      	str	r2, [r4, #0]
 80086d8:	d504      	bpl.n	80086e4 <__sflush_r+0x7c>
 80086da:	1c42      	adds	r2, r0, #1
 80086dc:	d101      	bne.n	80086e2 <__sflush_r+0x7a>
 80086de:	682b      	ldr	r3, [r5, #0]
 80086e0:	b903      	cbnz	r3, 80086e4 <__sflush_r+0x7c>
 80086e2:	6560      	str	r0, [r4, #84]	; 0x54
 80086e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086e6:	602f      	str	r7, [r5, #0]
 80086e8:	2900      	cmp	r1, #0
 80086ea:	d0ca      	beq.n	8008682 <__sflush_r+0x1a>
 80086ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086f0:	4299      	cmp	r1, r3
 80086f2:	d002      	beq.n	80086fa <__sflush_r+0x92>
 80086f4:	4628      	mov	r0, r5
 80086f6:	f000 f9d5 	bl	8008aa4 <_free_r>
 80086fa:	2000      	movs	r0, #0
 80086fc:	6360      	str	r0, [r4, #52]	; 0x34
 80086fe:	e7c1      	b.n	8008684 <__sflush_r+0x1c>
 8008700:	6a21      	ldr	r1, [r4, #32]
 8008702:	2301      	movs	r3, #1
 8008704:	4628      	mov	r0, r5
 8008706:	47b0      	blx	r6
 8008708:	1c41      	adds	r1, r0, #1
 800870a:	d1c7      	bne.n	800869c <__sflush_r+0x34>
 800870c:	682b      	ldr	r3, [r5, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d0c4      	beq.n	800869c <__sflush_r+0x34>
 8008712:	2b1d      	cmp	r3, #29
 8008714:	d001      	beq.n	800871a <__sflush_r+0xb2>
 8008716:	2b16      	cmp	r3, #22
 8008718:	d101      	bne.n	800871e <__sflush_r+0xb6>
 800871a:	602f      	str	r7, [r5, #0]
 800871c:	e7b1      	b.n	8008682 <__sflush_r+0x1a>
 800871e:	89a3      	ldrh	r3, [r4, #12]
 8008720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008724:	81a3      	strh	r3, [r4, #12]
 8008726:	e7ad      	b.n	8008684 <__sflush_r+0x1c>
 8008728:	690f      	ldr	r7, [r1, #16]
 800872a:	2f00      	cmp	r7, #0
 800872c:	d0a9      	beq.n	8008682 <__sflush_r+0x1a>
 800872e:	0793      	lsls	r3, r2, #30
 8008730:	680e      	ldr	r6, [r1, #0]
 8008732:	bf08      	it	eq
 8008734:	694b      	ldreq	r3, [r1, #20]
 8008736:	600f      	str	r7, [r1, #0]
 8008738:	bf18      	it	ne
 800873a:	2300      	movne	r3, #0
 800873c:	eba6 0807 	sub.w	r8, r6, r7
 8008740:	608b      	str	r3, [r1, #8]
 8008742:	f1b8 0f00 	cmp.w	r8, #0
 8008746:	dd9c      	ble.n	8008682 <__sflush_r+0x1a>
 8008748:	6a21      	ldr	r1, [r4, #32]
 800874a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800874c:	4643      	mov	r3, r8
 800874e:	463a      	mov	r2, r7
 8008750:	4628      	mov	r0, r5
 8008752:	47b0      	blx	r6
 8008754:	2800      	cmp	r0, #0
 8008756:	dc06      	bgt.n	8008766 <__sflush_r+0xfe>
 8008758:	89a3      	ldrh	r3, [r4, #12]
 800875a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800875e:	81a3      	strh	r3, [r4, #12]
 8008760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008764:	e78e      	b.n	8008684 <__sflush_r+0x1c>
 8008766:	4407      	add	r7, r0
 8008768:	eba8 0800 	sub.w	r8, r8, r0
 800876c:	e7e9      	b.n	8008742 <__sflush_r+0xda>
 800876e:	bf00      	nop
 8008770:	20400001 	.word	0x20400001

08008774 <_fflush_r>:
 8008774:	b538      	push	{r3, r4, r5, lr}
 8008776:	690b      	ldr	r3, [r1, #16]
 8008778:	4605      	mov	r5, r0
 800877a:	460c      	mov	r4, r1
 800877c:	b913      	cbnz	r3, 8008784 <_fflush_r+0x10>
 800877e:	2500      	movs	r5, #0
 8008780:	4628      	mov	r0, r5
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	b118      	cbz	r0, 800878e <_fflush_r+0x1a>
 8008786:	6983      	ldr	r3, [r0, #24]
 8008788:	b90b      	cbnz	r3, 800878e <_fflush_r+0x1a>
 800878a:	f000 f887 	bl	800889c <__sinit>
 800878e:	4b14      	ldr	r3, [pc, #80]	; (80087e0 <_fflush_r+0x6c>)
 8008790:	429c      	cmp	r4, r3
 8008792:	d11b      	bne.n	80087cc <_fflush_r+0x58>
 8008794:	686c      	ldr	r4, [r5, #4]
 8008796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d0ef      	beq.n	800877e <_fflush_r+0xa>
 800879e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80087a0:	07d0      	lsls	r0, r2, #31
 80087a2:	d404      	bmi.n	80087ae <_fflush_r+0x3a>
 80087a4:	0599      	lsls	r1, r3, #22
 80087a6:	d402      	bmi.n	80087ae <_fflush_r+0x3a>
 80087a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087aa:	f000 f915 	bl	80089d8 <__retarget_lock_acquire_recursive>
 80087ae:	4628      	mov	r0, r5
 80087b0:	4621      	mov	r1, r4
 80087b2:	f7ff ff59 	bl	8008668 <__sflush_r>
 80087b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087b8:	07da      	lsls	r2, r3, #31
 80087ba:	4605      	mov	r5, r0
 80087bc:	d4e0      	bmi.n	8008780 <_fflush_r+0xc>
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	059b      	lsls	r3, r3, #22
 80087c2:	d4dd      	bmi.n	8008780 <_fflush_r+0xc>
 80087c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80087c6:	f000 f908 	bl	80089da <__retarget_lock_release_recursive>
 80087ca:	e7d9      	b.n	8008780 <_fflush_r+0xc>
 80087cc:	4b05      	ldr	r3, [pc, #20]	; (80087e4 <_fflush_r+0x70>)
 80087ce:	429c      	cmp	r4, r3
 80087d0:	d101      	bne.n	80087d6 <_fflush_r+0x62>
 80087d2:	68ac      	ldr	r4, [r5, #8]
 80087d4:	e7df      	b.n	8008796 <_fflush_r+0x22>
 80087d6:	4b04      	ldr	r3, [pc, #16]	; (80087e8 <_fflush_r+0x74>)
 80087d8:	429c      	cmp	r4, r3
 80087da:	bf08      	it	eq
 80087dc:	68ec      	ldreq	r4, [r5, #12]
 80087de:	e7da      	b.n	8008796 <_fflush_r+0x22>
 80087e0:	08009a3c 	.word	0x08009a3c
 80087e4:	08009a5c 	.word	0x08009a5c
 80087e8:	08009a1c 	.word	0x08009a1c

080087ec <std>:
 80087ec:	2300      	movs	r3, #0
 80087ee:	b510      	push	{r4, lr}
 80087f0:	4604      	mov	r4, r0
 80087f2:	e9c0 3300 	strd	r3, r3, [r0]
 80087f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087fa:	6083      	str	r3, [r0, #8]
 80087fc:	8181      	strh	r1, [r0, #12]
 80087fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008800:	81c2      	strh	r2, [r0, #14]
 8008802:	6183      	str	r3, [r0, #24]
 8008804:	4619      	mov	r1, r3
 8008806:	2208      	movs	r2, #8
 8008808:	305c      	adds	r0, #92	; 0x5c
 800880a:	f7ff fdb7 	bl	800837c <memset>
 800880e:	4b05      	ldr	r3, [pc, #20]	; (8008824 <std+0x38>)
 8008810:	6263      	str	r3, [r4, #36]	; 0x24
 8008812:	4b05      	ldr	r3, [pc, #20]	; (8008828 <std+0x3c>)
 8008814:	62a3      	str	r3, [r4, #40]	; 0x28
 8008816:	4b05      	ldr	r3, [pc, #20]	; (800882c <std+0x40>)
 8008818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800881a:	4b05      	ldr	r3, [pc, #20]	; (8008830 <std+0x44>)
 800881c:	6224      	str	r4, [r4, #32]
 800881e:	6323      	str	r3, [r4, #48]	; 0x30
 8008820:	bd10      	pop	{r4, pc}
 8008822:	bf00      	nop
 8008824:	080094ad 	.word	0x080094ad
 8008828:	080094cf 	.word	0x080094cf
 800882c:	08009507 	.word	0x08009507
 8008830:	0800952b 	.word	0x0800952b

08008834 <_cleanup_r>:
 8008834:	4901      	ldr	r1, [pc, #4]	; (800883c <_cleanup_r+0x8>)
 8008836:	f000 b8af 	b.w	8008998 <_fwalk_reent>
 800883a:	bf00      	nop
 800883c:	08008775 	.word	0x08008775

08008840 <__sfmoreglue>:
 8008840:	b570      	push	{r4, r5, r6, lr}
 8008842:	1e4a      	subs	r2, r1, #1
 8008844:	2568      	movs	r5, #104	; 0x68
 8008846:	4355      	muls	r5, r2
 8008848:	460e      	mov	r6, r1
 800884a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800884e:	f000 f979 	bl	8008b44 <_malloc_r>
 8008852:	4604      	mov	r4, r0
 8008854:	b140      	cbz	r0, 8008868 <__sfmoreglue+0x28>
 8008856:	2100      	movs	r1, #0
 8008858:	e9c0 1600 	strd	r1, r6, [r0]
 800885c:	300c      	adds	r0, #12
 800885e:	60a0      	str	r0, [r4, #8]
 8008860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008864:	f7ff fd8a 	bl	800837c <memset>
 8008868:	4620      	mov	r0, r4
 800886a:	bd70      	pop	{r4, r5, r6, pc}

0800886c <__sfp_lock_acquire>:
 800886c:	4801      	ldr	r0, [pc, #4]	; (8008874 <__sfp_lock_acquire+0x8>)
 800886e:	f000 b8b3 	b.w	80089d8 <__retarget_lock_acquire_recursive>
 8008872:	bf00      	nop
 8008874:	20004c6c 	.word	0x20004c6c

08008878 <__sfp_lock_release>:
 8008878:	4801      	ldr	r0, [pc, #4]	; (8008880 <__sfp_lock_release+0x8>)
 800887a:	f000 b8ae 	b.w	80089da <__retarget_lock_release_recursive>
 800887e:	bf00      	nop
 8008880:	20004c6c 	.word	0x20004c6c

08008884 <__sinit_lock_acquire>:
 8008884:	4801      	ldr	r0, [pc, #4]	; (800888c <__sinit_lock_acquire+0x8>)
 8008886:	f000 b8a7 	b.w	80089d8 <__retarget_lock_acquire_recursive>
 800888a:	bf00      	nop
 800888c:	20004c67 	.word	0x20004c67

08008890 <__sinit_lock_release>:
 8008890:	4801      	ldr	r0, [pc, #4]	; (8008898 <__sinit_lock_release+0x8>)
 8008892:	f000 b8a2 	b.w	80089da <__retarget_lock_release_recursive>
 8008896:	bf00      	nop
 8008898:	20004c67 	.word	0x20004c67

0800889c <__sinit>:
 800889c:	b510      	push	{r4, lr}
 800889e:	4604      	mov	r4, r0
 80088a0:	f7ff fff0 	bl	8008884 <__sinit_lock_acquire>
 80088a4:	69a3      	ldr	r3, [r4, #24]
 80088a6:	b11b      	cbz	r3, 80088b0 <__sinit+0x14>
 80088a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088ac:	f7ff bff0 	b.w	8008890 <__sinit_lock_release>
 80088b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80088b4:	6523      	str	r3, [r4, #80]	; 0x50
 80088b6:	4b13      	ldr	r3, [pc, #76]	; (8008904 <__sinit+0x68>)
 80088b8:	4a13      	ldr	r2, [pc, #76]	; (8008908 <__sinit+0x6c>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80088be:	42a3      	cmp	r3, r4
 80088c0:	bf04      	itt	eq
 80088c2:	2301      	moveq	r3, #1
 80088c4:	61a3      	streq	r3, [r4, #24]
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 f820 	bl	800890c <__sfp>
 80088cc:	6060      	str	r0, [r4, #4]
 80088ce:	4620      	mov	r0, r4
 80088d0:	f000 f81c 	bl	800890c <__sfp>
 80088d4:	60a0      	str	r0, [r4, #8]
 80088d6:	4620      	mov	r0, r4
 80088d8:	f000 f818 	bl	800890c <__sfp>
 80088dc:	2200      	movs	r2, #0
 80088de:	60e0      	str	r0, [r4, #12]
 80088e0:	2104      	movs	r1, #4
 80088e2:	6860      	ldr	r0, [r4, #4]
 80088e4:	f7ff ff82 	bl	80087ec <std>
 80088e8:	68a0      	ldr	r0, [r4, #8]
 80088ea:	2201      	movs	r2, #1
 80088ec:	2109      	movs	r1, #9
 80088ee:	f7ff ff7d 	bl	80087ec <std>
 80088f2:	68e0      	ldr	r0, [r4, #12]
 80088f4:	2202      	movs	r2, #2
 80088f6:	2112      	movs	r1, #18
 80088f8:	f7ff ff78 	bl	80087ec <std>
 80088fc:	2301      	movs	r3, #1
 80088fe:	61a3      	str	r3, [r4, #24]
 8008900:	e7d2      	b.n	80088a8 <__sinit+0xc>
 8008902:	bf00      	nop
 8008904:	08009a18 	.word	0x08009a18
 8008908:	08008835 	.word	0x08008835

0800890c <__sfp>:
 800890c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890e:	4607      	mov	r7, r0
 8008910:	f7ff ffac 	bl	800886c <__sfp_lock_acquire>
 8008914:	4b1e      	ldr	r3, [pc, #120]	; (8008990 <__sfp+0x84>)
 8008916:	681e      	ldr	r6, [r3, #0]
 8008918:	69b3      	ldr	r3, [r6, #24]
 800891a:	b913      	cbnz	r3, 8008922 <__sfp+0x16>
 800891c:	4630      	mov	r0, r6
 800891e:	f7ff ffbd 	bl	800889c <__sinit>
 8008922:	3648      	adds	r6, #72	; 0x48
 8008924:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008928:	3b01      	subs	r3, #1
 800892a:	d503      	bpl.n	8008934 <__sfp+0x28>
 800892c:	6833      	ldr	r3, [r6, #0]
 800892e:	b30b      	cbz	r3, 8008974 <__sfp+0x68>
 8008930:	6836      	ldr	r6, [r6, #0]
 8008932:	e7f7      	b.n	8008924 <__sfp+0x18>
 8008934:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008938:	b9d5      	cbnz	r5, 8008970 <__sfp+0x64>
 800893a:	4b16      	ldr	r3, [pc, #88]	; (8008994 <__sfp+0x88>)
 800893c:	60e3      	str	r3, [r4, #12]
 800893e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008942:	6665      	str	r5, [r4, #100]	; 0x64
 8008944:	f000 f847 	bl	80089d6 <__retarget_lock_init_recursive>
 8008948:	f7ff ff96 	bl	8008878 <__sfp_lock_release>
 800894c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008954:	6025      	str	r5, [r4, #0]
 8008956:	61a5      	str	r5, [r4, #24]
 8008958:	2208      	movs	r2, #8
 800895a:	4629      	mov	r1, r5
 800895c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008960:	f7ff fd0c 	bl	800837c <memset>
 8008964:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008968:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800896c:	4620      	mov	r0, r4
 800896e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008970:	3468      	adds	r4, #104	; 0x68
 8008972:	e7d9      	b.n	8008928 <__sfp+0x1c>
 8008974:	2104      	movs	r1, #4
 8008976:	4638      	mov	r0, r7
 8008978:	f7ff ff62 	bl	8008840 <__sfmoreglue>
 800897c:	4604      	mov	r4, r0
 800897e:	6030      	str	r0, [r6, #0]
 8008980:	2800      	cmp	r0, #0
 8008982:	d1d5      	bne.n	8008930 <__sfp+0x24>
 8008984:	f7ff ff78 	bl	8008878 <__sfp_lock_release>
 8008988:	230c      	movs	r3, #12
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	e7ee      	b.n	800896c <__sfp+0x60>
 800898e:	bf00      	nop
 8008990:	08009a18 	.word	0x08009a18
 8008994:	ffff0001 	.word	0xffff0001

08008998 <_fwalk_reent>:
 8008998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800899c:	4606      	mov	r6, r0
 800899e:	4688      	mov	r8, r1
 80089a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80089a4:	2700      	movs	r7, #0
 80089a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089aa:	f1b9 0901 	subs.w	r9, r9, #1
 80089ae:	d505      	bpl.n	80089bc <_fwalk_reent+0x24>
 80089b0:	6824      	ldr	r4, [r4, #0]
 80089b2:	2c00      	cmp	r4, #0
 80089b4:	d1f7      	bne.n	80089a6 <_fwalk_reent+0xe>
 80089b6:	4638      	mov	r0, r7
 80089b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089bc:	89ab      	ldrh	r3, [r5, #12]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d907      	bls.n	80089d2 <_fwalk_reent+0x3a>
 80089c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089c6:	3301      	adds	r3, #1
 80089c8:	d003      	beq.n	80089d2 <_fwalk_reent+0x3a>
 80089ca:	4629      	mov	r1, r5
 80089cc:	4630      	mov	r0, r6
 80089ce:	47c0      	blx	r8
 80089d0:	4307      	orrs	r7, r0
 80089d2:	3568      	adds	r5, #104	; 0x68
 80089d4:	e7e9      	b.n	80089aa <_fwalk_reent+0x12>

080089d6 <__retarget_lock_init_recursive>:
 80089d6:	4770      	bx	lr

080089d8 <__retarget_lock_acquire_recursive>:
 80089d8:	4770      	bx	lr

080089da <__retarget_lock_release_recursive>:
 80089da:	4770      	bx	lr

080089dc <__swhatbuf_r>:
 80089dc:	b570      	push	{r4, r5, r6, lr}
 80089de:	460e      	mov	r6, r1
 80089e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e4:	2900      	cmp	r1, #0
 80089e6:	b096      	sub	sp, #88	; 0x58
 80089e8:	4614      	mov	r4, r2
 80089ea:	461d      	mov	r5, r3
 80089ec:	da07      	bge.n	80089fe <__swhatbuf_r+0x22>
 80089ee:	2300      	movs	r3, #0
 80089f0:	602b      	str	r3, [r5, #0]
 80089f2:	89b3      	ldrh	r3, [r6, #12]
 80089f4:	061a      	lsls	r2, r3, #24
 80089f6:	d410      	bmi.n	8008a1a <__swhatbuf_r+0x3e>
 80089f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089fc:	e00e      	b.n	8008a1c <__swhatbuf_r+0x40>
 80089fe:	466a      	mov	r2, sp
 8008a00:	f000 fdba 	bl	8009578 <_fstat_r>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	dbf2      	blt.n	80089ee <__swhatbuf_r+0x12>
 8008a08:	9a01      	ldr	r2, [sp, #4]
 8008a0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a0e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a12:	425a      	negs	r2, r3
 8008a14:	415a      	adcs	r2, r3
 8008a16:	602a      	str	r2, [r5, #0]
 8008a18:	e7ee      	b.n	80089f8 <__swhatbuf_r+0x1c>
 8008a1a:	2340      	movs	r3, #64	; 0x40
 8008a1c:	2000      	movs	r0, #0
 8008a1e:	6023      	str	r3, [r4, #0]
 8008a20:	b016      	add	sp, #88	; 0x58
 8008a22:	bd70      	pop	{r4, r5, r6, pc}

08008a24 <__smakebuf_r>:
 8008a24:	898b      	ldrh	r3, [r1, #12]
 8008a26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a28:	079d      	lsls	r5, r3, #30
 8008a2a:	4606      	mov	r6, r0
 8008a2c:	460c      	mov	r4, r1
 8008a2e:	d507      	bpl.n	8008a40 <__smakebuf_r+0x1c>
 8008a30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	6123      	str	r3, [r4, #16]
 8008a38:	2301      	movs	r3, #1
 8008a3a:	6163      	str	r3, [r4, #20]
 8008a3c:	b002      	add	sp, #8
 8008a3e:	bd70      	pop	{r4, r5, r6, pc}
 8008a40:	ab01      	add	r3, sp, #4
 8008a42:	466a      	mov	r2, sp
 8008a44:	f7ff ffca 	bl	80089dc <__swhatbuf_r>
 8008a48:	9900      	ldr	r1, [sp, #0]
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	f000 f879 	bl	8008b44 <_malloc_r>
 8008a52:	b948      	cbnz	r0, 8008a68 <__smakebuf_r+0x44>
 8008a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a58:	059a      	lsls	r2, r3, #22
 8008a5a:	d4ef      	bmi.n	8008a3c <__smakebuf_r+0x18>
 8008a5c:	f023 0303 	bic.w	r3, r3, #3
 8008a60:	f043 0302 	orr.w	r3, r3, #2
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	e7e3      	b.n	8008a30 <__smakebuf_r+0xc>
 8008a68:	4b0d      	ldr	r3, [pc, #52]	; (8008aa0 <__smakebuf_r+0x7c>)
 8008a6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	6020      	str	r0, [r4, #0]
 8008a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a74:	81a3      	strh	r3, [r4, #12]
 8008a76:	9b00      	ldr	r3, [sp, #0]
 8008a78:	6163      	str	r3, [r4, #20]
 8008a7a:	9b01      	ldr	r3, [sp, #4]
 8008a7c:	6120      	str	r0, [r4, #16]
 8008a7e:	b15b      	cbz	r3, 8008a98 <__smakebuf_r+0x74>
 8008a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a84:	4630      	mov	r0, r6
 8008a86:	f000 fd89 	bl	800959c <_isatty_r>
 8008a8a:	b128      	cbz	r0, 8008a98 <__smakebuf_r+0x74>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	f023 0303 	bic.w	r3, r3, #3
 8008a92:	f043 0301 	orr.w	r3, r3, #1
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	89a0      	ldrh	r0, [r4, #12]
 8008a9a:	4305      	orrs	r5, r0
 8008a9c:	81a5      	strh	r5, [r4, #12]
 8008a9e:	e7cd      	b.n	8008a3c <__smakebuf_r+0x18>
 8008aa0:	08008835 	.word	0x08008835

08008aa4 <_free_r>:
 8008aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008aa6:	2900      	cmp	r1, #0
 8008aa8:	d048      	beq.n	8008b3c <_free_r+0x98>
 8008aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aae:	9001      	str	r0, [sp, #4]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f1a1 0404 	sub.w	r4, r1, #4
 8008ab6:	bfb8      	it	lt
 8008ab8:	18e4      	addlt	r4, r4, r3
 8008aba:	f000 fdab 	bl	8009614 <__malloc_lock>
 8008abe:	4a20      	ldr	r2, [pc, #128]	; (8008b40 <_free_r+0x9c>)
 8008ac0:	9801      	ldr	r0, [sp, #4]
 8008ac2:	6813      	ldr	r3, [r2, #0]
 8008ac4:	4615      	mov	r5, r2
 8008ac6:	b933      	cbnz	r3, 8008ad6 <_free_r+0x32>
 8008ac8:	6063      	str	r3, [r4, #4]
 8008aca:	6014      	str	r4, [r2, #0]
 8008acc:	b003      	add	sp, #12
 8008ace:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ad2:	f000 bda5 	b.w	8009620 <__malloc_unlock>
 8008ad6:	42a3      	cmp	r3, r4
 8008ad8:	d90b      	bls.n	8008af2 <_free_r+0x4e>
 8008ada:	6821      	ldr	r1, [r4, #0]
 8008adc:	1862      	adds	r2, r4, r1
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	bf04      	itt	eq
 8008ae2:	681a      	ldreq	r2, [r3, #0]
 8008ae4:	685b      	ldreq	r3, [r3, #4]
 8008ae6:	6063      	str	r3, [r4, #4]
 8008ae8:	bf04      	itt	eq
 8008aea:	1852      	addeq	r2, r2, r1
 8008aec:	6022      	streq	r2, [r4, #0]
 8008aee:	602c      	str	r4, [r5, #0]
 8008af0:	e7ec      	b.n	8008acc <_free_r+0x28>
 8008af2:	461a      	mov	r2, r3
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	b10b      	cbz	r3, 8008afc <_free_r+0x58>
 8008af8:	42a3      	cmp	r3, r4
 8008afa:	d9fa      	bls.n	8008af2 <_free_r+0x4e>
 8008afc:	6811      	ldr	r1, [r2, #0]
 8008afe:	1855      	adds	r5, r2, r1
 8008b00:	42a5      	cmp	r5, r4
 8008b02:	d10b      	bne.n	8008b1c <_free_r+0x78>
 8008b04:	6824      	ldr	r4, [r4, #0]
 8008b06:	4421      	add	r1, r4
 8008b08:	1854      	adds	r4, r2, r1
 8008b0a:	42a3      	cmp	r3, r4
 8008b0c:	6011      	str	r1, [r2, #0]
 8008b0e:	d1dd      	bne.n	8008acc <_free_r+0x28>
 8008b10:	681c      	ldr	r4, [r3, #0]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	6053      	str	r3, [r2, #4]
 8008b16:	4421      	add	r1, r4
 8008b18:	6011      	str	r1, [r2, #0]
 8008b1a:	e7d7      	b.n	8008acc <_free_r+0x28>
 8008b1c:	d902      	bls.n	8008b24 <_free_r+0x80>
 8008b1e:	230c      	movs	r3, #12
 8008b20:	6003      	str	r3, [r0, #0]
 8008b22:	e7d3      	b.n	8008acc <_free_r+0x28>
 8008b24:	6825      	ldr	r5, [r4, #0]
 8008b26:	1961      	adds	r1, r4, r5
 8008b28:	428b      	cmp	r3, r1
 8008b2a:	bf04      	itt	eq
 8008b2c:	6819      	ldreq	r1, [r3, #0]
 8008b2e:	685b      	ldreq	r3, [r3, #4]
 8008b30:	6063      	str	r3, [r4, #4]
 8008b32:	bf04      	itt	eq
 8008b34:	1949      	addeq	r1, r1, r5
 8008b36:	6021      	streq	r1, [r4, #0]
 8008b38:	6054      	str	r4, [r2, #4]
 8008b3a:	e7c7      	b.n	8008acc <_free_r+0x28>
 8008b3c:	b003      	add	sp, #12
 8008b3e:	bd30      	pop	{r4, r5, pc}
 8008b40:	200049a4 	.word	0x200049a4

08008b44 <_malloc_r>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	1ccd      	adds	r5, r1, #3
 8008b48:	f025 0503 	bic.w	r5, r5, #3
 8008b4c:	3508      	adds	r5, #8
 8008b4e:	2d0c      	cmp	r5, #12
 8008b50:	bf38      	it	cc
 8008b52:	250c      	movcc	r5, #12
 8008b54:	2d00      	cmp	r5, #0
 8008b56:	4606      	mov	r6, r0
 8008b58:	db01      	blt.n	8008b5e <_malloc_r+0x1a>
 8008b5a:	42a9      	cmp	r1, r5
 8008b5c:	d903      	bls.n	8008b66 <_malloc_r+0x22>
 8008b5e:	230c      	movs	r3, #12
 8008b60:	6033      	str	r3, [r6, #0]
 8008b62:	2000      	movs	r0, #0
 8008b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b66:	f000 fd55 	bl	8009614 <__malloc_lock>
 8008b6a:	4921      	ldr	r1, [pc, #132]	; (8008bf0 <_malloc_r+0xac>)
 8008b6c:	680a      	ldr	r2, [r1, #0]
 8008b6e:	4614      	mov	r4, r2
 8008b70:	b99c      	cbnz	r4, 8008b9a <_malloc_r+0x56>
 8008b72:	4f20      	ldr	r7, [pc, #128]	; (8008bf4 <_malloc_r+0xb0>)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	b923      	cbnz	r3, 8008b82 <_malloc_r+0x3e>
 8008b78:	4621      	mov	r1, r4
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	f000 fc86 	bl	800948c <_sbrk_r>
 8008b80:	6038      	str	r0, [r7, #0]
 8008b82:	4629      	mov	r1, r5
 8008b84:	4630      	mov	r0, r6
 8008b86:	f000 fc81 	bl	800948c <_sbrk_r>
 8008b8a:	1c43      	adds	r3, r0, #1
 8008b8c:	d123      	bne.n	8008bd6 <_malloc_r+0x92>
 8008b8e:	230c      	movs	r3, #12
 8008b90:	6033      	str	r3, [r6, #0]
 8008b92:	4630      	mov	r0, r6
 8008b94:	f000 fd44 	bl	8009620 <__malloc_unlock>
 8008b98:	e7e3      	b.n	8008b62 <_malloc_r+0x1e>
 8008b9a:	6823      	ldr	r3, [r4, #0]
 8008b9c:	1b5b      	subs	r3, r3, r5
 8008b9e:	d417      	bmi.n	8008bd0 <_malloc_r+0x8c>
 8008ba0:	2b0b      	cmp	r3, #11
 8008ba2:	d903      	bls.n	8008bac <_malloc_r+0x68>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	441c      	add	r4, r3
 8008ba8:	6025      	str	r5, [r4, #0]
 8008baa:	e004      	b.n	8008bb6 <_malloc_r+0x72>
 8008bac:	6863      	ldr	r3, [r4, #4]
 8008bae:	42a2      	cmp	r2, r4
 8008bb0:	bf0c      	ite	eq
 8008bb2:	600b      	streq	r3, [r1, #0]
 8008bb4:	6053      	strne	r3, [r2, #4]
 8008bb6:	4630      	mov	r0, r6
 8008bb8:	f000 fd32 	bl	8009620 <__malloc_unlock>
 8008bbc:	f104 000b 	add.w	r0, r4, #11
 8008bc0:	1d23      	adds	r3, r4, #4
 8008bc2:	f020 0007 	bic.w	r0, r0, #7
 8008bc6:	1ac2      	subs	r2, r0, r3
 8008bc8:	d0cc      	beq.n	8008b64 <_malloc_r+0x20>
 8008bca:	1a1b      	subs	r3, r3, r0
 8008bcc:	50a3      	str	r3, [r4, r2]
 8008bce:	e7c9      	b.n	8008b64 <_malloc_r+0x20>
 8008bd0:	4622      	mov	r2, r4
 8008bd2:	6864      	ldr	r4, [r4, #4]
 8008bd4:	e7cc      	b.n	8008b70 <_malloc_r+0x2c>
 8008bd6:	1cc4      	adds	r4, r0, #3
 8008bd8:	f024 0403 	bic.w	r4, r4, #3
 8008bdc:	42a0      	cmp	r0, r4
 8008bde:	d0e3      	beq.n	8008ba8 <_malloc_r+0x64>
 8008be0:	1a21      	subs	r1, r4, r0
 8008be2:	4630      	mov	r0, r6
 8008be4:	f000 fc52 	bl	800948c <_sbrk_r>
 8008be8:	3001      	adds	r0, #1
 8008bea:	d1dd      	bne.n	8008ba8 <_malloc_r+0x64>
 8008bec:	e7cf      	b.n	8008b8e <_malloc_r+0x4a>
 8008bee:	bf00      	nop
 8008bf0:	200049a4 	.word	0x200049a4
 8008bf4:	200049a8 	.word	0x200049a8

08008bf8 <__ssputs_r>:
 8008bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bfc:	688e      	ldr	r6, [r1, #8]
 8008bfe:	429e      	cmp	r6, r3
 8008c00:	4682      	mov	sl, r0
 8008c02:	460c      	mov	r4, r1
 8008c04:	4690      	mov	r8, r2
 8008c06:	461f      	mov	r7, r3
 8008c08:	d838      	bhi.n	8008c7c <__ssputs_r+0x84>
 8008c0a:	898a      	ldrh	r2, [r1, #12]
 8008c0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c10:	d032      	beq.n	8008c78 <__ssputs_r+0x80>
 8008c12:	6825      	ldr	r5, [r4, #0]
 8008c14:	6909      	ldr	r1, [r1, #16]
 8008c16:	eba5 0901 	sub.w	r9, r5, r1
 8008c1a:	6965      	ldr	r5, [r4, #20]
 8008c1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c24:	3301      	adds	r3, #1
 8008c26:	444b      	add	r3, r9
 8008c28:	106d      	asrs	r5, r5, #1
 8008c2a:	429d      	cmp	r5, r3
 8008c2c:	bf38      	it	cc
 8008c2e:	461d      	movcc	r5, r3
 8008c30:	0553      	lsls	r3, r2, #21
 8008c32:	d531      	bpl.n	8008c98 <__ssputs_r+0xa0>
 8008c34:	4629      	mov	r1, r5
 8008c36:	f7ff ff85 	bl	8008b44 <_malloc_r>
 8008c3a:	4606      	mov	r6, r0
 8008c3c:	b950      	cbnz	r0, 8008c54 <__ssputs_r+0x5c>
 8008c3e:	230c      	movs	r3, #12
 8008c40:	f8ca 3000 	str.w	r3, [sl]
 8008c44:	89a3      	ldrh	r3, [r4, #12]
 8008c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c4a:	81a3      	strh	r3, [r4, #12]
 8008c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c54:	6921      	ldr	r1, [r4, #16]
 8008c56:	464a      	mov	r2, r9
 8008c58:	f7ff fb82 	bl	8008360 <memcpy>
 8008c5c:	89a3      	ldrh	r3, [r4, #12]
 8008c5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c66:	81a3      	strh	r3, [r4, #12]
 8008c68:	6126      	str	r6, [r4, #16]
 8008c6a:	6165      	str	r5, [r4, #20]
 8008c6c:	444e      	add	r6, r9
 8008c6e:	eba5 0509 	sub.w	r5, r5, r9
 8008c72:	6026      	str	r6, [r4, #0]
 8008c74:	60a5      	str	r5, [r4, #8]
 8008c76:	463e      	mov	r6, r7
 8008c78:	42be      	cmp	r6, r7
 8008c7a:	d900      	bls.n	8008c7e <__ssputs_r+0x86>
 8008c7c:	463e      	mov	r6, r7
 8008c7e:	4632      	mov	r2, r6
 8008c80:	6820      	ldr	r0, [r4, #0]
 8008c82:	4641      	mov	r1, r8
 8008c84:	f000 fcac 	bl	80095e0 <memmove>
 8008c88:	68a3      	ldr	r3, [r4, #8]
 8008c8a:	6822      	ldr	r2, [r4, #0]
 8008c8c:	1b9b      	subs	r3, r3, r6
 8008c8e:	4432      	add	r2, r6
 8008c90:	60a3      	str	r3, [r4, #8]
 8008c92:	6022      	str	r2, [r4, #0]
 8008c94:	2000      	movs	r0, #0
 8008c96:	e7db      	b.n	8008c50 <__ssputs_r+0x58>
 8008c98:	462a      	mov	r2, r5
 8008c9a:	f000 fcc7 	bl	800962c <_realloc_r>
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d1e1      	bne.n	8008c68 <__ssputs_r+0x70>
 8008ca4:	6921      	ldr	r1, [r4, #16]
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	f7ff fefc 	bl	8008aa4 <_free_r>
 8008cac:	e7c7      	b.n	8008c3e <__ssputs_r+0x46>
	...

08008cb0 <_svfiprintf_r>:
 8008cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	4698      	mov	r8, r3
 8008cb6:	898b      	ldrh	r3, [r1, #12]
 8008cb8:	061b      	lsls	r3, r3, #24
 8008cba:	b09d      	sub	sp, #116	; 0x74
 8008cbc:	4607      	mov	r7, r0
 8008cbe:	460d      	mov	r5, r1
 8008cc0:	4614      	mov	r4, r2
 8008cc2:	d50e      	bpl.n	8008ce2 <_svfiprintf_r+0x32>
 8008cc4:	690b      	ldr	r3, [r1, #16]
 8008cc6:	b963      	cbnz	r3, 8008ce2 <_svfiprintf_r+0x32>
 8008cc8:	2140      	movs	r1, #64	; 0x40
 8008cca:	f7ff ff3b 	bl	8008b44 <_malloc_r>
 8008cce:	6028      	str	r0, [r5, #0]
 8008cd0:	6128      	str	r0, [r5, #16]
 8008cd2:	b920      	cbnz	r0, 8008cde <_svfiprintf_r+0x2e>
 8008cd4:	230c      	movs	r3, #12
 8008cd6:	603b      	str	r3, [r7, #0]
 8008cd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cdc:	e0d1      	b.n	8008e82 <_svfiprintf_r+0x1d2>
 8008cde:	2340      	movs	r3, #64	; 0x40
 8008ce0:	616b      	str	r3, [r5, #20]
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ce6:	2320      	movs	r3, #32
 8008ce8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cec:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cf0:	2330      	movs	r3, #48	; 0x30
 8008cf2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008e9c <_svfiprintf_r+0x1ec>
 8008cf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cfa:	f04f 0901 	mov.w	r9, #1
 8008cfe:	4623      	mov	r3, r4
 8008d00:	469a      	mov	sl, r3
 8008d02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d06:	b10a      	cbz	r2, 8008d0c <_svfiprintf_r+0x5c>
 8008d08:	2a25      	cmp	r2, #37	; 0x25
 8008d0a:	d1f9      	bne.n	8008d00 <_svfiprintf_r+0x50>
 8008d0c:	ebba 0b04 	subs.w	fp, sl, r4
 8008d10:	d00b      	beq.n	8008d2a <_svfiprintf_r+0x7a>
 8008d12:	465b      	mov	r3, fp
 8008d14:	4622      	mov	r2, r4
 8008d16:	4629      	mov	r1, r5
 8008d18:	4638      	mov	r0, r7
 8008d1a:	f7ff ff6d 	bl	8008bf8 <__ssputs_r>
 8008d1e:	3001      	adds	r0, #1
 8008d20:	f000 80aa 	beq.w	8008e78 <_svfiprintf_r+0x1c8>
 8008d24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d26:	445a      	add	r2, fp
 8008d28:	9209      	str	r2, [sp, #36]	; 0x24
 8008d2a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f000 80a2 	beq.w	8008e78 <_svfiprintf_r+0x1c8>
 8008d34:	2300      	movs	r3, #0
 8008d36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d3e:	f10a 0a01 	add.w	sl, sl, #1
 8008d42:	9304      	str	r3, [sp, #16]
 8008d44:	9307      	str	r3, [sp, #28]
 8008d46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d4a:	931a      	str	r3, [sp, #104]	; 0x68
 8008d4c:	4654      	mov	r4, sl
 8008d4e:	2205      	movs	r2, #5
 8008d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d54:	4851      	ldr	r0, [pc, #324]	; (8008e9c <_svfiprintf_r+0x1ec>)
 8008d56:	f7f7 fa3b 	bl	80001d0 <memchr>
 8008d5a:	9a04      	ldr	r2, [sp, #16]
 8008d5c:	b9d8      	cbnz	r0, 8008d96 <_svfiprintf_r+0xe6>
 8008d5e:	06d0      	lsls	r0, r2, #27
 8008d60:	bf44      	itt	mi
 8008d62:	2320      	movmi	r3, #32
 8008d64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d68:	0711      	lsls	r1, r2, #28
 8008d6a:	bf44      	itt	mi
 8008d6c:	232b      	movmi	r3, #43	; 0x2b
 8008d6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d72:	f89a 3000 	ldrb.w	r3, [sl]
 8008d76:	2b2a      	cmp	r3, #42	; 0x2a
 8008d78:	d015      	beq.n	8008da6 <_svfiprintf_r+0xf6>
 8008d7a:	9a07      	ldr	r2, [sp, #28]
 8008d7c:	4654      	mov	r4, sl
 8008d7e:	2000      	movs	r0, #0
 8008d80:	f04f 0c0a 	mov.w	ip, #10
 8008d84:	4621      	mov	r1, r4
 8008d86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d8a:	3b30      	subs	r3, #48	; 0x30
 8008d8c:	2b09      	cmp	r3, #9
 8008d8e:	d94e      	bls.n	8008e2e <_svfiprintf_r+0x17e>
 8008d90:	b1b0      	cbz	r0, 8008dc0 <_svfiprintf_r+0x110>
 8008d92:	9207      	str	r2, [sp, #28]
 8008d94:	e014      	b.n	8008dc0 <_svfiprintf_r+0x110>
 8008d96:	eba0 0308 	sub.w	r3, r0, r8
 8008d9a:	fa09 f303 	lsl.w	r3, r9, r3
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	9304      	str	r3, [sp, #16]
 8008da2:	46a2      	mov	sl, r4
 8008da4:	e7d2      	b.n	8008d4c <_svfiprintf_r+0x9c>
 8008da6:	9b03      	ldr	r3, [sp, #12]
 8008da8:	1d19      	adds	r1, r3, #4
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	9103      	str	r1, [sp, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bfbb      	ittet	lt
 8008db2:	425b      	neglt	r3, r3
 8008db4:	f042 0202 	orrlt.w	r2, r2, #2
 8008db8:	9307      	strge	r3, [sp, #28]
 8008dba:	9307      	strlt	r3, [sp, #28]
 8008dbc:	bfb8      	it	lt
 8008dbe:	9204      	strlt	r2, [sp, #16]
 8008dc0:	7823      	ldrb	r3, [r4, #0]
 8008dc2:	2b2e      	cmp	r3, #46	; 0x2e
 8008dc4:	d10c      	bne.n	8008de0 <_svfiprintf_r+0x130>
 8008dc6:	7863      	ldrb	r3, [r4, #1]
 8008dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8008dca:	d135      	bne.n	8008e38 <_svfiprintf_r+0x188>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	1d1a      	adds	r2, r3, #4
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	9203      	str	r2, [sp, #12]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	bfb8      	it	lt
 8008dd8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008ddc:	3402      	adds	r4, #2
 8008dde:	9305      	str	r3, [sp, #20]
 8008de0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008eac <_svfiprintf_r+0x1fc>
 8008de4:	7821      	ldrb	r1, [r4, #0]
 8008de6:	2203      	movs	r2, #3
 8008de8:	4650      	mov	r0, sl
 8008dea:	f7f7 f9f1 	bl	80001d0 <memchr>
 8008dee:	b140      	cbz	r0, 8008e02 <_svfiprintf_r+0x152>
 8008df0:	2340      	movs	r3, #64	; 0x40
 8008df2:	eba0 000a 	sub.w	r0, r0, sl
 8008df6:	fa03 f000 	lsl.w	r0, r3, r0
 8008dfa:	9b04      	ldr	r3, [sp, #16]
 8008dfc:	4303      	orrs	r3, r0
 8008dfe:	3401      	adds	r4, #1
 8008e00:	9304      	str	r3, [sp, #16]
 8008e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e06:	4826      	ldr	r0, [pc, #152]	; (8008ea0 <_svfiprintf_r+0x1f0>)
 8008e08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e0c:	2206      	movs	r2, #6
 8008e0e:	f7f7 f9df 	bl	80001d0 <memchr>
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d038      	beq.n	8008e88 <_svfiprintf_r+0x1d8>
 8008e16:	4b23      	ldr	r3, [pc, #140]	; (8008ea4 <_svfiprintf_r+0x1f4>)
 8008e18:	bb1b      	cbnz	r3, 8008e62 <_svfiprintf_r+0x1b2>
 8008e1a:	9b03      	ldr	r3, [sp, #12]
 8008e1c:	3307      	adds	r3, #7
 8008e1e:	f023 0307 	bic.w	r3, r3, #7
 8008e22:	3308      	adds	r3, #8
 8008e24:	9303      	str	r3, [sp, #12]
 8008e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e28:	4433      	add	r3, r6
 8008e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e2c:	e767      	b.n	8008cfe <_svfiprintf_r+0x4e>
 8008e2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e32:	460c      	mov	r4, r1
 8008e34:	2001      	movs	r0, #1
 8008e36:	e7a5      	b.n	8008d84 <_svfiprintf_r+0xd4>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	3401      	adds	r4, #1
 8008e3c:	9305      	str	r3, [sp, #20]
 8008e3e:	4619      	mov	r1, r3
 8008e40:	f04f 0c0a 	mov.w	ip, #10
 8008e44:	4620      	mov	r0, r4
 8008e46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e4a:	3a30      	subs	r2, #48	; 0x30
 8008e4c:	2a09      	cmp	r2, #9
 8008e4e:	d903      	bls.n	8008e58 <_svfiprintf_r+0x1a8>
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d0c5      	beq.n	8008de0 <_svfiprintf_r+0x130>
 8008e54:	9105      	str	r1, [sp, #20]
 8008e56:	e7c3      	b.n	8008de0 <_svfiprintf_r+0x130>
 8008e58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e5c:	4604      	mov	r4, r0
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e7f0      	b.n	8008e44 <_svfiprintf_r+0x194>
 8008e62:	ab03      	add	r3, sp, #12
 8008e64:	9300      	str	r3, [sp, #0]
 8008e66:	462a      	mov	r2, r5
 8008e68:	4b0f      	ldr	r3, [pc, #60]	; (8008ea8 <_svfiprintf_r+0x1f8>)
 8008e6a:	a904      	add	r1, sp, #16
 8008e6c:	4638      	mov	r0, r7
 8008e6e:	f3af 8000 	nop.w
 8008e72:	1c42      	adds	r2, r0, #1
 8008e74:	4606      	mov	r6, r0
 8008e76:	d1d6      	bne.n	8008e26 <_svfiprintf_r+0x176>
 8008e78:	89ab      	ldrh	r3, [r5, #12]
 8008e7a:	065b      	lsls	r3, r3, #25
 8008e7c:	f53f af2c 	bmi.w	8008cd8 <_svfiprintf_r+0x28>
 8008e80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e82:	b01d      	add	sp, #116	; 0x74
 8008e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e88:	ab03      	add	r3, sp, #12
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	462a      	mov	r2, r5
 8008e8e:	4b06      	ldr	r3, [pc, #24]	; (8008ea8 <_svfiprintf_r+0x1f8>)
 8008e90:	a904      	add	r1, sp, #16
 8008e92:	4638      	mov	r0, r7
 8008e94:	f000 f9d4 	bl	8009240 <_printf_i>
 8008e98:	e7eb      	b.n	8008e72 <_svfiprintf_r+0x1c2>
 8008e9a:	bf00      	nop
 8008e9c:	08009a7c 	.word	0x08009a7c
 8008ea0:	08009a86 	.word	0x08009a86
 8008ea4:	00000000 	.word	0x00000000
 8008ea8:	08008bf9 	.word	0x08008bf9
 8008eac:	08009a82 	.word	0x08009a82

08008eb0 <__sfputc_r>:
 8008eb0:	6893      	ldr	r3, [r2, #8]
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	b410      	push	{r4}
 8008eb8:	6093      	str	r3, [r2, #8]
 8008eba:	da08      	bge.n	8008ece <__sfputc_r+0x1e>
 8008ebc:	6994      	ldr	r4, [r2, #24]
 8008ebe:	42a3      	cmp	r3, r4
 8008ec0:	db01      	blt.n	8008ec6 <__sfputc_r+0x16>
 8008ec2:	290a      	cmp	r1, #10
 8008ec4:	d103      	bne.n	8008ece <__sfputc_r+0x1e>
 8008ec6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008eca:	f7ff bb0d 	b.w	80084e8 <__swbuf_r>
 8008ece:	6813      	ldr	r3, [r2, #0]
 8008ed0:	1c58      	adds	r0, r3, #1
 8008ed2:	6010      	str	r0, [r2, #0]
 8008ed4:	7019      	strb	r1, [r3, #0]
 8008ed6:	4608      	mov	r0, r1
 8008ed8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008edc:	4770      	bx	lr

08008ede <__sfputs_r>:
 8008ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee0:	4606      	mov	r6, r0
 8008ee2:	460f      	mov	r7, r1
 8008ee4:	4614      	mov	r4, r2
 8008ee6:	18d5      	adds	r5, r2, r3
 8008ee8:	42ac      	cmp	r4, r5
 8008eea:	d101      	bne.n	8008ef0 <__sfputs_r+0x12>
 8008eec:	2000      	movs	r0, #0
 8008eee:	e007      	b.n	8008f00 <__sfputs_r+0x22>
 8008ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef4:	463a      	mov	r2, r7
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	f7ff ffda 	bl	8008eb0 <__sfputc_r>
 8008efc:	1c43      	adds	r3, r0, #1
 8008efe:	d1f3      	bne.n	8008ee8 <__sfputs_r+0xa>
 8008f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f04 <_vfiprintf_r>:
 8008f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f08:	460d      	mov	r5, r1
 8008f0a:	b09d      	sub	sp, #116	; 0x74
 8008f0c:	4614      	mov	r4, r2
 8008f0e:	4698      	mov	r8, r3
 8008f10:	4606      	mov	r6, r0
 8008f12:	b118      	cbz	r0, 8008f1c <_vfiprintf_r+0x18>
 8008f14:	6983      	ldr	r3, [r0, #24]
 8008f16:	b90b      	cbnz	r3, 8008f1c <_vfiprintf_r+0x18>
 8008f18:	f7ff fcc0 	bl	800889c <__sinit>
 8008f1c:	4b89      	ldr	r3, [pc, #548]	; (8009144 <_vfiprintf_r+0x240>)
 8008f1e:	429d      	cmp	r5, r3
 8008f20:	d11b      	bne.n	8008f5a <_vfiprintf_r+0x56>
 8008f22:	6875      	ldr	r5, [r6, #4]
 8008f24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f26:	07d9      	lsls	r1, r3, #31
 8008f28:	d405      	bmi.n	8008f36 <_vfiprintf_r+0x32>
 8008f2a:	89ab      	ldrh	r3, [r5, #12]
 8008f2c:	059a      	lsls	r2, r3, #22
 8008f2e:	d402      	bmi.n	8008f36 <_vfiprintf_r+0x32>
 8008f30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f32:	f7ff fd51 	bl	80089d8 <__retarget_lock_acquire_recursive>
 8008f36:	89ab      	ldrh	r3, [r5, #12]
 8008f38:	071b      	lsls	r3, r3, #28
 8008f3a:	d501      	bpl.n	8008f40 <_vfiprintf_r+0x3c>
 8008f3c:	692b      	ldr	r3, [r5, #16]
 8008f3e:	b9eb      	cbnz	r3, 8008f7c <_vfiprintf_r+0x78>
 8008f40:	4629      	mov	r1, r5
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7ff fb22 	bl	800858c <__swsetup_r>
 8008f48:	b1c0      	cbz	r0, 8008f7c <_vfiprintf_r+0x78>
 8008f4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f4c:	07dc      	lsls	r4, r3, #31
 8008f4e:	d50e      	bpl.n	8008f6e <_vfiprintf_r+0x6a>
 8008f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f54:	b01d      	add	sp, #116	; 0x74
 8008f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5a:	4b7b      	ldr	r3, [pc, #492]	; (8009148 <_vfiprintf_r+0x244>)
 8008f5c:	429d      	cmp	r5, r3
 8008f5e:	d101      	bne.n	8008f64 <_vfiprintf_r+0x60>
 8008f60:	68b5      	ldr	r5, [r6, #8]
 8008f62:	e7df      	b.n	8008f24 <_vfiprintf_r+0x20>
 8008f64:	4b79      	ldr	r3, [pc, #484]	; (800914c <_vfiprintf_r+0x248>)
 8008f66:	429d      	cmp	r5, r3
 8008f68:	bf08      	it	eq
 8008f6a:	68f5      	ldreq	r5, [r6, #12]
 8008f6c:	e7da      	b.n	8008f24 <_vfiprintf_r+0x20>
 8008f6e:	89ab      	ldrh	r3, [r5, #12]
 8008f70:	0598      	lsls	r0, r3, #22
 8008f72:	d4ed      	bmi.n	8008f50 <_vfiprintf_r+0x4c>
 8008f74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f76:	f7ff fd30 	bl	80089da <__retarget_lock_release_recursive>
 8008f7a:	e7e9      	b.n	8008f50 <_vfiprintf_r+0x4c>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f80:	2320      	movs	r3, #32
 8008f82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f86:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f8a:	2330      	movs	r3, #48	; 0x30
 8008f8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009150 <_vfiprintf_r+0x24c>
 8008f90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f94:	f04f 0901 	mov.w	r9, #1
 8008f98:	4623      	mov	r3, r4
 8008f9a:	469a      	mov	sl, r3
 8008f9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fa0:	b10a      	cbz	r2, 8008fa6 <_vfiprintf_r+0xa2>
 8008fa2:	2a25      	cmp	r2, #37	; 0x25
 8008fa4:	d1f9      	bne.n	8008f9a <_vfiprintf_r+0x96>
 8008fa6:	ebba 0b04 	subs.w	fp, sl, r4
 8008faa:	d00b      	beq.n	8008fc4 <_vfiprintf_r+0xc0>
 8008fac:	465b      	mov	r3, fp
 8008fae:	4622      	mov	r2, r4
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	f7ff ff93 	bl	8008ede <__sfputs_r>
 8008fb8:	3001      	adds	r0, #1
 8008fba:	f000 80aa 	beq.w	8009112 <_vfiprintf_r+0x20e>
 8008fbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fc0:	445a      	add	r2, fp
 8008fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8008fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	f000 80a2 	beq.w	8009112 <_vfiprintf_r+0x20e>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008fd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fd8:	f10a 0a01 	add.w	sl, sl, #1
 8008fdc:	9304      	str	r3, [sp, #16]
 8008fde:	9307      	str	r3, [sp, #28]
 8008fe0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fe4:	931a      	str	r3, [sp, #104]	; 0x68
 8008fe6:	4654      	mov	r4, sl
 8008fe8:	2205      	movs	r2, #5
 8008fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fee:	4858      	ldr	r0, [pc, #352]	; (8009150 <_vfiprintf_r+0x24c>)
 8008ff0:	f7f7 f8ee 	bl	80001d0 <memchr>
 8008ff4:	9a04      	ldr	r2, [sp, #16]
 8008ff6:	b9d8      	cbnz	r0, 8009030 <_vfiprintf_r+0x12c>
 8008ff8:	06d1      	lsls	r1, r2, #27
 8008ffa:	bf44      	itt	mi
 8008ffc:	2320      	movmi	r3, #32
 8008ffe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009002:	0713      	lsls	r3, r2, #28
 8009004:	bf44      	itt	mi
 8009006:	232b      	movmi	r3, #43	; 0x2b
 8009008:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800900c:	f89a 3000 	ldrb.w	r3, [sl]
 8009010:	2b2a      	cmp	r3, #42	; 0x2a
 8009012:	d015      	beq.n	8009040 <_vfiprintf_r+0x13c>
 8009014:	9a07      	ldr	r2, [sp, #28]
 8009016:	4654      	mov	r4, sl
 8009018:	2000      	movs	r0, #0
 800901a:	f04f 0c0a 	mov.w	ip, #10
 800901e:	4621      	mov	r1, r4
 8009020:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009024:	3b30      	subs	r3, #48	; 0x30
 8009026:	2b09      	cmp	r3, #9
 8009028:	d94e      	bls.n	80090c8 <_vfiprintf_r+0x1c4>
 800902a:	b1b0      	cbz	r0, 800905a <_vfiprintf_r+0x156>
 800902c:	9207      	str	r2, [sp, #28]
 800902e:	e014      	b.n	800905a <_vfiprintf_r+0x156>
 8009030:	eba0 0308 	sub.w	r3, r0, r8
 8009034:	fa09 f303 	lsl.w	r3, r9, r3
 8009038:	4313      	orrs	r3, r2
 800903a:	9304      	str	r3, [sp, #16]
 800903c:	46a2      	mov	sl, r4
 800903e:	e7d2      	b.n	8008fe6 <_vfiprintf_r+0xe2>
 8009040:	9b03      	ldr	r3, [sp, #12]
 8009042:	1d19      	adds	r1, r3, #4
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	9103      	str	r1, [sp, #12]
 8009048:	2b00      	cmp	r3, #0
 800904a:	bfbb      	ittet	lt
 800904c:	425b      	neglt	r3, r3
 800904e:	f042 0202 	orrlt.w	r2, r2, #2
 8009052:	9307      	strge	r3, [sp, #28]
 8009054:	9307      	strlt	r3, [sp, #28]
 8009056:	bfb8      	it	lt
 8009058:	9204      	strlt	r2, [sp, #16]
 800905a:	7823      	ldrb	r3, [r4, #0]
 800905c:	2b2e      	cmp	r3, #46	; 0x2e
 800905e:	d10c      	bne.n	800907a <_vfiprintf_r+0x176>
 8009060:	7863      	ldrb	r3, [r4, #1]
 8009062:	2b2a      	cmp	r3, #42	; 0x2a
 8009064:	d135      	bne.n	80090d2 <_vfiprintf_r+0x1ce>
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	1d1a      	adds	r2, r3, #4
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	9203      	str	r2, [sp, #12]
 800906e:	2b00      	cmp	r3, #0
 8009070:	bfb8      	it	lt
 8009072:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009076:	3402      	adds	r4, #2
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009160 <_vfiprintf_r+0x25c>
 800907e:	7821      	ldrb	r1, [r4, #0]
 8009080:	2203      	movs	r2, #3
 8009082:	4650      	mov	r0, sl
 8009084:	f7f7 f8a4 	bl	80001d0 <memchr>
 8009088:	b140      	cbz	r0, 800909c <_vfiprintf_r+0x198>
 800908a:	2340      	movs	r3, #64	; 0x40
 800908c:	eba0 000a 	sub.w	r0, r0, sl
 8009090:	fa03 f000 	lsl.w	r0, r3, r0
 8009094:	9b04      	ldr	r3, [sp, #16]
 8009096:	4303      	orrs	r3, r0
 8009098:	3401      	adds	r4, #1
 800909a:	9304      	str	r3, [sp, #16]
 800909c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090a0:	482c      	ldr	r0, [pc, #176]	; (8009154 <_vfiprintf_r+0x250>)
 80090a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090a6:	2206      	movs	r2, #6
 80090a8:	f7f7 f892 	bl	80001d0 <memchr>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	d03f      	beq.n	8009130 <_vfiprintf_r+0x22c>
 80090b0:	4b29      	ldr	r3, [pc, #164]	; (8009158 <_vfiprintf_r+0x254>)
 80090b2:	bb1b      	cbnz	r3, 80090fc <_vfiprintf_r+0x1f8>
 80090b4:	9b03      	ldr	r3, [sp, #12]
 80090b6:	3307      	adds	r3, #7
 80090b8:	f023 0307 	bic.w	r3, r3, #7
 80090bc:	3308      	adds	r3, #8
 80090be:	9303      	str	r3, [sp, #12]
 80090c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090c2:	443b      	add	r3, r7
 80090c4:	9309      	str	r3, [sp, #36]	; 0x24
 80090c6:	e767      	b.n	8008f98 <_vfiprintf_r+0x94>
 80090c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80090cc:	460c      	mov	r4, r1
 80090ce:	2001      	movs	r0, #1
 80090d0:	e7a5      	b.n	800901e <_vfiprintf_r+0x11a>
 80090d2:	2300      	movs	r3, #0
 80090d4:	3401      	adds	r4, #1
 80090d6:	9305      	str	r3, [sp, #20]
 80090d8:	4619      	mov	r1, r3
 80090da:	f04f 0c0a 	mov.w	ip, #10
 80090de:	4620      	mov	r0, r4
 80090e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090e4:	3a30      	subs	r2, #48	; 0x30
 80090e6:	2a09      	cmp	r2, #9
 80090e8:	d903      	bls.n	80090f2 <_vfiprintf_r+0x1ee>
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d0c5      	beq.n	800907a <_vfiprintf_r+0x176>
 80090ee:	9105      	str	r1, [sp, #20]
 80090f0:	e7c3      	b.n	800907a <_vfiprintf_r+0x176>
 80090f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80090f6:	4604      	mov	r4, r0
 80090f8:	2301      	movs	r3, #1
 80090fa:	e7f0      	b.n	80090de <_vfiprintf_r+0x1da>
 80090fc:	ab03      	add	r3, sp, #12
 80090fe:	9300      	str	r3, [sp, #0]
 8009100:	462a      	mov	r2, r5
 8009102:	4b16      	ldr	r3, [pc, #88]	; (800915c <_vfiprintf_r+0x258>)
 8009104:	a904      	add	r1, sp, #16
 8009106:	4630      	mov	r0, r6
 8009108:	f3af 8000 	nop.w
 800910c:	4607      	mov	r7, r0
 800910e:	1c78      	adds	r0, r7, #1
 8009110:	d1d6      	bne.n	80090c0 <_vfiprintf_r+0x1bc>
 8009112:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009114:	07d9      	lsls	r1, r3, #31
 8009116:	d405      	bmi.n	8009124 <_vfiprintf_r+0x220>
 8009118:	89ab      	ldrh	r3, [r5, #12]
 800911a:	059a      	lsls	r2, r3, #22
 800911c:	d402      	bmi.n	8009124 <_vfiprintf_r+0x220>
 800911e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009120:	f7ff fc5b 	bl	80089da <__retarget_lock_release_recursive>
 8009124:	89ab      	ldrh	r3, [r5, #12]
 8009126:	065b      	lsls	r3, r3, #25
 8009128:	f53f af12 	bmi.w	8008f50 <_vfiprintf_r+0x4c>
 800912c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800912e:	e711      	b.n	8008f54 <_vfiprintf_r+0x50>
 8009130:	ab03      	add	r3, sp, #12
 8009132:	9300      	str	r3, [sp, #0]
 8009134:	462a      	mov	r2, r5
 8009136:	4b09      	ldr	r3, [pc, #36]	; (800915c <_vfiprintf_r+0x258>)
 8009138:	a904      	add	r1, sp, #16
 800913a:	4630      	mov	r0, r6
 800913c:	f000 f880 	bl	8009240 <_printf_i>
 8009140:	e7e4      	b.n	800910c <_vfiprintf_r+0x208>
 8009142:	bf00      	nop
 8009144:	08009a3c 	.word	0x08009a3c
 8009148:	08009a5c 	.word	0x08009a5c
 800914c:	08009a1c 	.word	0x08009a1c
 8009150:	08009a7c 	.word	0x08009a7c
 8009154:	08009a86 	.word	0x08009a86
 8009158:	00000000 	.word	0x00000000
 800915c:	08008edf 	.word	0x08008edf
 8009160:	08009a82 	.word	0x08009a82

08009164 <_printf_common>:
 8009164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009168:	4616      	mov	r6, r2
 800916a:	4699      	mov	r9, r3
 800916c:	688a      	ldr	r2, [r1, #8]
 800916e:	690b      	ldr	r3, [r1, #16]
 8009170:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009174:	4293      	cmp	r3, r2
 8009176:	bfb8      	it	lt
 8009178:	4613      	movlt	r3, r2
 800917a:	6033      	str	r3, [r6, #0]
 800917c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009180:	4607      	mov	r7, r0
 8009182:	460c      	mov	r4, r1
 8009184:	b10a      	cbz	r2, 800918a <_printf_common+0x26>
 8009186:	3301      	adds	r3, #1
 8009188:	6033      	str	r3, [r6, #0]
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	0699      	lsls	r1, r3, #26
 800918e:	bf42      	ittt	mi
 8009190:	6833      	ldrmi	r3, [r6, #0]
 8009192:	3302      	addmi	r3, #2
 8009194:	6033      	strmi	r3, [r6, #0]
 8009196:	6825      	ldr	r5, [r4, #0]
 8009198:	f015 0506 	ands.w	r5, r5, #6
 800919c:	d106      	bne.n	80091ac <_printf_common+0x48>
 800919e:	f104 0a19 	add.w	sl, r4, #25
 80091a2:	68e3      	ldr	r3, [r4, #12]
 80091a4:	6832      	ldr	r2, [r6, #0]
 80091a6:	1a9b      	subs	r3, r3, r2
 80091a8:	42ab      	cmp	r3, r5
 80091aa:	dc26      	bgt.n	80091fa <_printf_common+0x96>
 80091ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80091b0:	1e13      	subs	r3, r2, #0
 80091b2:	6822      	ldr	r2, [r4, #0]
 80091b4:	bf18      	it	ne
 80091b6:	2301      	movne	r3, #1
 80091b8:	0692      	lsls	r2, r2, #26
 80091ba:	d42b      	bmi.n	8009214 <_printf_common+0xb0>
 80091bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80091c0:	4649      	mov	r1, r9
 80091c2:	4638      	mov	r0, r7
 80091c4:	47c0      	blx	r8
 80091c6:	3001      	adds	r0, #1
 80091c8:	d01e      	beq.n	8009208 <_printf_common+0xa4>
 80091ca:	6823      	ldr	r3, [r4, #0]
 80091cc:	68e5      	ldr	r5, [r4, #12]
 80091ce:	6832      	ldr	r2, [r6, #0]
 80091d0:	f003 0306 	and.w	r3, r3, #6
 80091d4:	2b04      	cmp	r3, #4
 80091d6:	bf08      	it	eq
 80091d8:	1aad      	subeq	r5, r5, r2
 80091da:	68a3      	ldr	r3, [r4, #8]
 80091dc:	6922      	ldr	r2, [r4, #16]
 80091de:	bf0c      	ite	eq
 80091e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091e4:	2500      	movne	r5, #0
 80091e6:	4293      	cmp	r3, r2
 80091e8:	bfc4      	itt	gt
 80091ea:	1a9b      	subgt	r3, r3, r2
 80091ec:	18ed      	addgt	r5, r5, r3
 80091ee:	2600      	movs	r6, #0
 80091f0:	341a      	adds	r4, #26
 80091f2:	42b5      	cmp	r5, r6
 80091f4:	d11a      	bne.n	800922c <_printf_common+0xc8>
 80091f6:	2000      	movs	r0, #0
 80091f8:	e008      	b.n	800920c <_printf_common+0xa8>
 80091fa:	2301      	movs	r3, #1
 80091fc:	4652      	mov	r2, sl
 80091fe:	4649      	mov	r1, r9
 8009200:	4638      	mov	r0, r7
 8009202:	47c0      	blx	r8
 8009204:	3001      	adds	r0, #1
 8009206:	d103      	bne.n	8009210 <_printf_common+0xac>
 8009208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800920c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009210:	3501      	adds	r5, #1
 8009212:	e7c6      	b.n	80091a2 <_printf_common+0x3e>
 8009214:	18e1      	adds	r1, r4, r3
 8009216:	1c5a      	adds	r2, r3, #1
 8009218:	2030      	movs	r0, #48	; 0x30
 800921a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800921e:	4422      	add	r2, r4
 8009220:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009224:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009228:	3302      	adds	r3, #2
 800922a:	e7c7      	b.n	80091bc <_printf_common+0x58>
 800922c:	2301      	movs	r3, #1
 800922e:	4622      	mov	r2, r4
 8009230:	4649      	mov	r1, r9
 8009232:	4638      	mov	r0, r7
 8009234:	47c0      	blx	r8
 8009236:	3001      	adds	r0, #1
 8009238:	d0e6      	beq.n	8009208 <_printf_common+0xa4>
 800923a:	3601      	adds	r6, #1
 800923c:	e7d9      	b.n	80091f2 <_printf_common+0x8e>
	...

08009240 <_printf_i>:
 8009240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009244:	460c      	mov	r4, r1
 8009246:	4691      	mov	r9, r2
 8009248:	7e27      	ldrb	r7, [r4, #24]
 800924a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800924c:	2f78      	cmp	r7, #120	; 0x78
 800924e:	4680      	mov	r8, r0
 8009250:	469a      	mov	sl, r3
 8009252:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009256:	d807      	bhi.n	8009268 <_printf_i+0x28>
 8009258:	2f62      	cmp	r7, #98	; 0x62
 800925a:	d80a      	bhi.n	8009272 <_printf_i+0x32>
 800925c:	2f00      	cmp	r7, #0
 800925e:	f000 80d8 	beq.w	8009412 <_printf_i+0x1d2>
 8009262:	2f58      	cmp	r7, #88	; 0x58
 8009264:	f000 80a3 	beq.w	80093ae <_printf_i+0x16e>
 8009268:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800926c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009270:	e03a      	b.n	80092e8 <_printf_i+0xa8>
 8009272:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009276:	2b15      	cmp	r3, #21
 8009278:	d8f6      	bhi.n	8009268 <_printf_i+0x28>
 800927a:	a001      	add	r0, pc, #4	; (adr r0, 8009280 <_printf_i+0x40>)
 800927c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009280:	080092d9 	.word	0x080092d9
 8009284:	080092ed 	.word	0x080092ed
 8009288:	08009269 	.word	0x08009269
 800928c:	08009269 	.word	0x08009269
 8009290:	08009269 	.word	0x08009269
 8009294:	08009269 	.word	0x08009269
 8009298:	080092ed 	.word	0x080092ed
 800929c:	08009269 	.word	0x08009269
 80092a0:	08009269 	.word	0x08009269
 80092a4:	08009269 	.word	0x08009269
 80092a8:	08009269 	.word	0x08009269
 80092ac:	080093f9 	.word	0x080093f9
 80092b0:	0800931d 	.word	0x0800931d
 80092b4:	080093db 	.word	0x080093db
 80092b8:	08009269 	.word	0x08009269
 80092bc:	08009269 	.word	0x08009269
 80092c0:	0800941b 	.word	0x0800941b
 80092c4:	08009269 	.word	0x08009269
 80092c8:	0800931d 	.word	0x0800931d
 80092cc:	08009269 	.word	0x08009269
 80092d0:	08009269 	.word	0x08009269
 80092d4:	080093e3 	.word	0x080093e3
 80092d8:	680b      	ldr	r3, [r1, #0]
 80092da:	1d1a      	adds	r2, r3, #4
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	600a      	str	r2, [r1, #0]
 80092e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092e8:	2301      	movs	r3, #1
 80092ea:	e0a3      	b.n	8009434 <_printf_i+0x1f4>
 80092ec:	6825      	ldr	r5, [r4, #0]
 80092ee:	6808      	ldr	r0, [r1, #0]
 80092f0:	062e      	lsls	r6, r5, #24
 80092f2:	f100 0304 	add.w	r3, r0, #4
 80092f6:	d50a      	bpl.n	800930e <_printf_i+0xce>
 80092f8:	6805      	ldr	r5, [r0, #0]
 80092fa:	600b      	str	r3, [r1, #0]
 80092fc:	2d00      	cmp	r5, #0
 80092fe:	da03      	bge.n	8009308 <_printf_i+0xc8>
 8009300:	232d      	movs	r3, #45	; 0x2d
 8009302:	426d      	negs	r5, r5
 8009304:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009308:	485e      	ldr	r0, [pc, #376]	; (8009484 <_printf_i+0x244>)
 800930a:	230a      	movs	r3, #10
 800930c:	e019      	b.n	8009342 <_printf_i+0x102>
 800930e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009312:	6805      	ldr	r5, [r0, #0]
 8009314:	600b      	str	r3, [r1, #0]
 8009316:	bf18      	it	ne
 8009318:	b22d      	sxthne	r5, r5
 800931a:	e7ef      	b.n	80092fc <_printf_i+0xbc>
 800931c:	680b      	ldr	r3, [r1, #0]
 800931e:	6825      	ldr	r5, [r4, #0]
 8009320:	1d18      	adds	r0, r3, #4
 8009322:	6008      	str	r0, [r1, #0]
 8009324:	0628      	lsls	r0, r5, #24
 8009326:	d501      	bpl.n	800932c <_printf_i+0xec>
 8009328:	681d      	ldr	r5, [r3, #0]
 800932a:	e002      	b.n	8009332 <_printf_i+0xf2>
 800932c:	0669      	lsls	r1, r5, #25
 800932e:	d5fb      	bpl.n	8009328 <_printf_i+0xe8>
 8009330:	881d      	ldrh	r5, [r3, #0]
 8009332:	4854      	ldr	r0, [pc, #336]	; (8009484 <_printf_i+0x244>)
 8009334:	2f6f      	cmp	r7, #111	; 0x6f
 8009336:	bf0c      	ite	eq
 8009338:	2308      	moveq	r3, #8
 800933a:	230a      	movne	r3, #10
 800933c:	2100      	movs	r1, #0
 800933e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009342:	6866      	ldr	r6, [r4, #4]
 8009344:	60a6      	str	r6, [r4, #8]
 8009346:	2e00      	cmp	r6, #0
 8009348:	bfa2      	ittt	ge
 800934a:	6821      	ldrge	r1, [r4, #0]
 800934c:	f021 0104 	bicge.w	r1, r1, #4
 8009350:	6021      	strge	r1, [r4, #0]
 8009352:	b90d      	cbnz	r5, 8009358 <_printf_i+0x118>
 8009354:	2e00      	cmp	r6, #0
 8009356:	d04d      	beq.n	80093f4 <_printf_i+0x1b4>
 8009358:	4616      	mov	r6, r2
 800935a:	fbb5 f1f3 	udiv	r1, r5, r3
 800935e:	fb03 5711 	mls	r7, r3, r1, r5
 8009362:	5dc7      	ldrb	r7, [r0, r7]
 8009364:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009368:	462f      	mov	r7, r5
 800936a:	42bb      	cmp	r3, r7
 800936c:	460d      	mov	r5, r1
 800936e:	d9f4      	bls.n	800935a <_printf_i+0x11a>
 8009370:	2b08      	cmp	r3, #8
 8009372:	d10b      	bne.n	800938c <_printf_i+0x14c>
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	07df      	lsls	r7, r3, #31
 8009378:	d508      	bpl.n	800938c <_printf_i+0x14c>
 800937a:	6923      	ldr	r3, [r4, #16]
 800937c:	6861      	ldr	r1, [r4, #4]
 800937e:	4299      	cmp	r1, r3
 8009380:	bfde      	ittt	le
 8009382:	2330      	movle	r3, #48	; 0x30
 8009384:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009388:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800938c:	1b92      	subs	r2, r2, r6
 800938e:	6122      	str	r2, [r4, #16]
 8009390:	f8cd a000 	str.w	sl, [sp]
 8009394:	464b      	mov	r3, r9
 8009396:	aa03      	add	r2, sp, #12
 8009398:	4621      	mov	r1, r4
 800939a:	4640      	mov	r0, r8
 800939c:	f7ff fee2 	bl	8009164 <_printf_common>
 80093a0:	3001      	adds	r0, #1
 80093a2:	d14c      	bne.n	800943e <_printf_i+0x1fe>
 80093a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093a8:	b004      	add	sp, #16
 80093aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ae:	4835      	ldr	r0, [pc, #212]	; (8009484 <_printf_i+0x244>)
 80093b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	680e      	ldr	r6, [r1, #0]
 80093b8:	061f      	lsls	r7, r3, #24
 80093ba:	f856 5b04 	ldr.w	r5, [r6], #4
 80093be:	600e      	str	r6, [r1, #0]
 80093c0:	d514      	bpl.n	80093ec <_printf_i+0x1ac>
 80093c2:	07d9      	lsls	r1, r3, #31
 80093c4:	bf44      	itt	mi
 80093c6:	f043 0320 	orrmi.w	r3, r3, #32
 80093ca:	6023      	strmi	r3, [r4, #0]
 80093cc:	b91d      	cbnz	r5, 80093d6 <_printf_i+0x196>
 80093ce:	6823      	ldr	r3, [r4, #0]
 80093d0:	f023 0320 	bic.w	r3, r3, #32
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	2310      	movs	r3, #16
 80093d8:	e7b0      	b.n	800933c <_printf_i+0xfc>
 80093da:	6823      	ldr	r3, [r4, #0]
 80093dc:	f043 0320 	orr.w	r3, r3, #32
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	2378      	movs	r3, #120	; 0x78
 80093e4:	4828      	ldr	r0, [pc, #160]	; (8009488 <_printf_i+0x248>)
 80093e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093ea:	e7e3      	b.n	80093b4 <_printf_i+0x174>
 80093ec:	065e      	lsls	r6, r3, #25
 80093ee:	bf48      	it	mi
 80093f0:	b2ad      	uxthmi	r5, r5
 80093f2:	e7e6      	b.n	80093c2 <_printf_i+0x182>
 80093f4:	4616      	mov	r6, r2
 80093f6:	e7bb      	b.n	8009370 <_printf_i+0x130>
 80093f8:	680b      	ldr	r3, [r1, #0]
 80093fa:	6826      	ldr	r6, [r4, #0]
 80093fc:	6960      	ldr	r0, [r4, #20]
 80093fe:	1d1d      	adds	r5, r3, #4
 8009400:	600d      	str	r5, [r1, #0]
 8009402:	0635      	lsls	r5, r6, #24
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	d501      	bpl.n	800940c <_printf_i+0x1cc>
 8009408:	6018      	str	r0, [r3, #0]
 800940a:	e002      	b.n	8009412 <_printf_i+0x1d2>
 800940c:	0671      	lsls	r1, r6, #25
 800940e:	d5fb      	bpl.n	8009408 <_printf_i+0x1c8>
 8009410:	8018      	strh	r0, [r3, #0]
 8009412:	2300      	movs	r3, #0
 8009414:	6123      	str	r3, [r4, #16]
 8009416:	4616      	mov	r6, r2
 8009418:	e7ba      	b.n	8009390 <_printf_i+0x150>
 800941a:	680b      	ldr	r3, [r1, #0]
 800941c:	1d1a      	adds	r2, r3, #4
 800941e:	600a      	str	r2, [r1, #0]
 8009420:	681e      	ldr	r6, [r3, #0]
 8009422:	6862      	ldr	r2, [r4, #4]
 8009424:	2100      	movs	r1, #0
 8009426:	4630      	mov	r0, r6
 8009428:	f7f6 fed2 	bl	80001d0 <memchr>
 800942c:	b108      	cbz	r0, 8009432 <_printf_i+0x1f2>
 800942e:	1b80      	subs	r0, r0, r6
 8009430:	6060      	str	r0, [r4, #4]
 8009432:	6863      	ldr	r3, [r4, #4]
 8009434:	6123      	str	r3, [r4, #16]
 8009436:	2300      	movs	r3, #0
 8009438:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800943c:	e7a8      	b.n	8009390 <_printf_i+0x150>
 800943e:	6923      	ldr	r3, [r4, #16]
 8009440:	4632      	mov	r2, r6
 8009442:	4649      	mov	r1, r9
 8009444:	4640      	mov	r0, r8
 8009446:	47d0      	blx	sl
 8009448:	3001      	adds	r0, #1
 800944a:	d0ab      	beq.n	80093a4 <_printf_i+0x164>
 800944c:	6823      	ldr	r3, [r4, #0]
 800944e:	079b      	lsls	r3, r3, #30
 8009450:	d413      	bmi.n	800947a <_printf_i+0x23a>
 8009452:	68e0      	ldr	r0, [r4, #12]
 8009454:	9b03      	ldr	r3, [sp, #12]
 8009456:	4298      	cmp	r0, r3
 8009458:	bfb8      	it	lt
 800945a:	4618      	movlt	r0, r3
 800945c:	e7a4      	b.n	80093a8 <_printf_i+0x168>
 800945e:	2301      	movs	r3, #1
 8009460:	4632      	mov	r2, r6
 8009462:	4649      	mov	r1, r9
 8009464:	4640      	mov	r0, r8
 8009466:	47d0      	blx	sl
 8009468:	3001      	adds	r0, #1
 800946a:	d09b      	beq.n	80093a4 <_printf_i+0x164>
 800946c:	3501      	adds	r5, #1
 800946e:	68e3      	ldr	r3, [r4, #12]
 8009470:	9903      	ldr	r1, [sp, #12]
 8009472:	1a5b      	subs	r3, r3, r1
 8009474:	42ab      	cmp	r3, r5
 8009476:	dcf2      	bgt.n	800945e <_printf_i+0x21e>
 8009478:	e7eb      	b.n	8009452 <_printf_i+0x212>
 800947a:	2500      	movs	r5, #0
 800947c:	f104 0619 	add.w	r6, r4, #25
 8009480:	e7f5      	b.n	800946e <_printf_i+0x22e>
 8009482:	bf00      	nop
 8009484:	08009a8d 	.word	0x08009a8d
 8009488:	08009a9e 	.word	0x08009a9e

0800948c <_sbrk_r>:
 800948c:	b538      	push	{r3, r4, r5, lr}
 800948e:	4d06      	ldr	r5, [pc, #24]	; (80094a8 <_sbrk_r+0x1c>)
 8009490:	2300      	movs	r3, #0
 8009492:	4604      	mov	r4, r0
 8009494:	4608      	mov	r0, r1
 8009496:	602b      	str	r3, [r5, #0]
 8009498:	f7f8 fa30 	bl	80018fc <_sbrk>
 800949c:	1c43      	adds	r3, r0, #1
 800949e:	d102      	bne.n	80094a6 <_sbrk_r+0x1a>
 80094a0:	682b      	ldr	r3, [r5, #0]
 80094a2:	b103      	cbz	r3, 80094a6 <_sbrk_r+0x1a>
 80094a4:	6023      	str	r3, [r4, #0]
 80094a6:	bd38      	pop	{r3, r4, r5, pc}
 80094a8:	20004c70 	.word	0x20004c70

080094ac <__sread>:
 80094ac:	b510      	push	{r4, lr}
 80094ae:	460c      	mov	r4, r1
 80094b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094b4:	f000 f8e0 	bl	8009678 <_read_r>
 80094b8:	2800      	cmp	r0, #0
 80094ba:	bfab      	itete	ge
 80094bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094be:	89a3      	ldrhlt	r3, [r4, #12]
 80094c0:	181b      	addge	r3, r3, r0
 80094c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094c6:	bfac      	ite	ge
 80094c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80094ca:	81a3      	strhlt	r3, [r4, #12]
 80094cc:	bd10      	pop	{r4, pc}

080094ce <__swrite>:
 80094ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d2:	461f      	mov	r7, r3
 80094d4:	898b      	ldrh	r3, [r1, #12]
 80094d6:	05db      	lsls	r3, r3, #23
 80094d8:	4605      	mov	r5, r0
 80094da:	460c      	mov	r4, r1
 80094dc:	4616      	mov	r6, r2
 80094de:	d505      	bpl.n	80094ec <__swrite+0x1e>
 80094e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e4:	2302      	movs	r3, #2
 80094e6:	2200      	movs	r2, #0
 80094e8:	f000 f868 	bl	80095bc <_lseek_r>
 80094ec:	89a3      	ldrh	r3, [r4, #12]
 80094ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094f6:	81a3      	strh	r3, [r4, #12]
 80094f8:	4632      	mov	r2, r6
 80094fa:	463b      	mov	r3, r7
 80094fc:	4628      	mov	r0, r5
 80094fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009502:	f000 b817 	b.w	8009534 <_write_r>

08009506 <__sseek>:
 8009506:	b510      	push	{r4, lr}
 8009508:	460c      	mov	r4, r1
 800950a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800950e:	f000 f855 	bl	80095bc <_lseek_r>
 8009512:	1c43      	adds	r3, r0, #1
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	bf15      	itete	ne
 8009518:	6560      	strne	r0, [r4, #84]	; 0x54
 800951a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800951e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009522:	81a3      	strheq	r3, [r4, #12]
 8009524:	bf18      	it	ne
 8009526:	81a3      	strhne	r3, [r4, #12]
 8009528:	bd10      	pop	{r4, pc}

0800952a <__sclose>:
 800952a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952e:	f000 b813 	b.w	8009558 <_close_r>
	...

08009534 <_write_r>:
 8009534:	b538      	push	{r3, r4, r5, lr}
 8009536:	4d07      	ldr	r5, [pc, #28]	; (8009554 <_write_r+0x20>)
 8009538:	4604      	mov	r4, r0
 800953a:	4608      	mov	r0, r1
 800953c:	4611      	mov	r1, r2
 800953e:	2200      	movs	r2, #0
 8009540:	602a      	str	r2, [r5, #0]
 8009542:	461a      	mov	r2, r3
 8009544:	f7f8 f989 	bl	800185a <_write>
 8009548:	1c43      	adds	r3, r0, #1
 800954a:	d102      	bne.n	8009552 <_write_r+0x1e>
 800954c:	682b      	ldr	r3, [r5, #0]
 800954e:	b103      	cbz	r3, 8009552 <_write_r+0x1e>
 8009550:	6023      	str	r3, [r4, #0]
 8009552:	bd38      	pop	{r3, r4, r5, pc}
 8009554:	20004c70 	.word	0x20004c70

08009558 <_close_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4d06      	ldr	r5, [pc, #24]	; (8009574 <_close_r+0x1c>)
 800955c:	2300      	movs	r3, #0
 800955e:	4604      	mov	r4, r0
 8009560:	4608      	mov	r0, r1
 8009562:	602b      	str	r3, [r5, #0]
 8009564:	f7f8 f995 	bl	8001892 <_close>
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d102      	bne.n	8009572 <_close_r+0x1a>
 800956c:	682b      	ldr	r3, [r5, #0]
 800956e:	b103      	cbz	r3, 8009572 <_close_r+0x1a>
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	20004c70 	.word	0x20004c70

08009578 <_fstat_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d07      	ldr	r5, [pc, #28]	; (8009598 <_fstat_r+0x20>)
 800957c:	2300      	movs	r3, #0
 800957e:	4604      	mov	r4, r0
 8009580:	4608      	mov	r0, r1
 8009582:	4611      	mov	r1, r2
 8009584:	602b      	str	r3, [r5, #0]
 8009586:	f7f8 f990 	bl	80018aa <_fstat>
 800958a:	1c43      	adds	r3, r0, #1
 800958c:	d102      	bne.n	8009594 <_fstat_r+0x1c>
 800958e:	682b      	ldr	r3, [r5, #0]
 8009590:	b103      	cbz	r3, 8009594 <_fstat_r+0x1c>
 8009592:	6023      	str	r3, [r4, #0]
 8009594:	bd38      	pop	{r3, r4, r5, pc}
 8009596:	bf00      	nop
 8009598:	20004c70 	.word	0x20004c70

0800959c <_isatty_r>:
 800959c:	b538      	push	{r3, r4, r5, lr}
 800959e:	4d06      	ldr	r5, [pc, #24]	; (80095b8 <_isatty_r+0x1c>)
 80095a0:	2300      	movs	r3, #0
 80095a2:	4604      	mov	r4, r0
 80095a4:	4608      	mov	r0, r1
 80095a6:	602b      	str	r3, [r5, #0]
 80095a8:	f7f8 f98f 	bl	80018ca <_isatty>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d102      	bne.n	80095b6 <_isatty_r+0x1a>
 80095b0:	682b      	ldr	r3, [r5, #0]
 80095b2:	b103      	cbz	r3, 80095b6 <_isatty_r+0x1a>
 80095b4:	6023      	str	r3, [r4, #0]
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	20004c70 	.word	0x20004c70

080095bc <_lseek_r>:
 80095bc:	b538      	push	{r3, r4, r5, lr}
 80095be:	4d07      	ldr	r5, [pc, #28]	; (80095dc <_lseek_r+0x20>)
 80095c0:	4604      	mov	r4, r0
 80095c2:	4608      	mov	r0, r1
 80095c4:	4611      	mov	r1, r2
 80095c6:	2200      	movs	r2, #0
 80095c8:	602a      	str	r2, [r5, #0]
 80095ca:	461a      	mov	r2, r3
 80095cc:	f7f8 f988 	bl	80018e0 <_lseek>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_lseek_r+0x1e>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_lseek_r+0x1e>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	20004c70 	.word	0x20004c70

080095e0 <memmove>:
 80095e0:	4288      	cmp	r0, r1
 80095e2:	b510      	push	{r4, lr}
 80095e4:	eb01 0402 	add.w	r4, r1, r2
 80095e8:	d902      	bls.n	80095f0 <memmove+0x10>
 80095ea:	4284      	cmp	r4, r0
 80095ec:	4623      	mov	r3, r4
 80095ee:	d807      	bhi.n	8009600 <memmove+0x20>
 80095f0:	1e43      	subs	r3, r0, #1
 80095f2:	42a1      	cmp	r1, r4
 80095f4:	d008      	beq.n	8009608 <memmove+0x28>
 80095f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095fe:	e7f8      	b.n	80095f2 <memmove+0x12>
 8009600:	4402      	add	r2, r0
 8009602:	4601      	mov	r1, r0
 8009604:	428a      	cmp	r2, r1
 8009606:	d100      	bne.n	800960a <memmove+0x2a>
 8009608:	bd10      	pop	{r4, pc}
 800960a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800960e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009612:	e7f7      	b.n	8009604 <memmove+0x24>

08009614 <__malloc_lock>:
 8009614:	4801      	ldr	r0, [pc, #4]	; (800961c <__malloc_lock+0x8>)
 8009616:	f7ff b9df 	b.w	80089d8 <__retarget_lock_acquire_recursive>
 800961a:	bf00      	nop
 800961c:	20004c68 	.word	0x20004c68

08009620 <__malloc_unlock>:
 8009620:	4801      	ldr	r0, [pc, #4]	; (8009628 <__malloc_unlock+0x8>)
 8009622:	f7ff b9da 	b.w	80089da <__retarget_lock_release_recursive>
 8009626:	bf00      	nop
 8009628:	20004c68 	.word	0x20004c68

0800962c <_realloc_r>:
 800962c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962e:	4607      	mov	r7, r0
 8009630:	4614      	mov	r4, r2
 8009632:	460e      	mov	r6, r1
 8009634:	b921      	cbnz	r1, 8009640 <_realloc_r+0x14>
 8009636:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800963a:	4611      	mov	r1, r2
 800963c:	f7ff ba82 	b.w	8008b44 <_malloc_r>
 8009640:	b922      	cbnz	r2, 800964c <_realloc_r+0x20>
 8009642:	f7ff fa2f 	bl	8008aa4 <_free_r>
 8009646:	4625      	mov	r5, r4
 8009648:	4628      	mov	r0, r5
 800964a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800964c:	f000 f826 	bl	800969c <_malloc_usable_size_r>
 8009650:	42a0      	cmp	r0, r4
 8009652:	d20f      	bcs.n	8009674 <_realloc_r+0x48>
 8009654:	4621      	mov	r1, r4
 8009656:	4638      	mov	r0, r7
 8009658:	f7ff fa74 	bl	8008b44 <_malloc_r>
 800965c:	4605      	mov	r5, r0
 800965e:	2800      	cmp	r0, #0
 8009660:	d0f2      	beq.n	8009648 <_realloc_r+0x1c>
 8009662:	4631      	mov	r1, r6
 8009664:	4622      	mov	r2, r4
 8009666:	f7fe fe7b 	bl	8008360 <memcpy>
 800966a:	4631      	mov	r1, r6
 800966c:	4638      	mov	r0, r7
 800966e:	f7ff fa19 	bl	8008aa4 <_free_r>
 8009672:	e7e9      	b.n	8009648 <_realloc_r+0x1c>
 8009674:	4635      	mov	r5, r6
 8009676:	e7e7      	b.n	8009648 <_realloc_r+0x1c>

08009678 <_read_r>:
 8009678:	b538      	push	{r3, r4, r5, lr}
 800967a:	4d07      	ldr	r5, [pc, #28]	; (8009698 <_read_r+0x20>)
 800967c:	4604      	mov	r4, r0
 800967e:	4608      	mov	r0, r1
 8009680:	4611      	mov	r1, r2
 8009682:	2200      	movs	r2, #0
 8009684:	602a      	str	r2, [r5, #0]
 8009686:	461a      	mov	r2, r3
 8009688:	f7f8 f8ca 	bl	8001820 <_read>
 800968c:	1c43      	adds	r3, r0, #1
 800968e:	d102      	bne.n	8009696 <_read_r+0x1e>
 8009690:	682b      	ldr	r3, [r5, #0]
 8009692:	b103      	cbz	r3, 8009696 <_read_r+0x1e>
 8009694:	6023      	str	r3, [r4, #0]
 8009696:	bd38      	pop	{r3, r4, r5, pc}
 8009698:	20004c70 	.word	0x20004c70

0800969c <_malloc_usable_size_r>:
 800969c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096a0:	1f18      	subs	r0, r3, #4
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	bfbc      	itt	lt
 80096a6:	580b      	ldrlt	r3, [r1, r0]
 80096a8:	18c0      	addlt	r0, r0, r3
 80096aa:	4770      	bx	lr

080096ac <_init>:
 80096ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ae:	bf00      	nop
 80096b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096b2:	bc08      	pop	{r3}
 80096b4:	469e      	mov	lr, r3
 80096b6:	4770      	bx	lr

080096b8 <_fini>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	bf00      	nop
 80096bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096be:	bc08      	pop	{r3}
 80096c0:	469e      	mov	lr, r3
 80096c2:	4770      	bx	lr
