Running: C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/TOC/practica_final/practica_final/test_ej2_isim_beh.exe -prj C:/hlocal/TOC/practica_final/practica_final/test_ej2_beh.prj test_ej2 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/registro.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/ram.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/flipflop.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/comparador.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/asm.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/practica_final/practica_final/recursos/test_eje2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity comparador [comparador_default]
Compiling architecture behavioral of entity flipflop [flipflop_default]
Compiling architecture behavioral of entity registro [\registro(5)\]
Compiling architecture behavioral of entity registro [\registro(6)\]
Compiling architecture circuito of entity rams [\rams(5,4)\]
Compiling architecture behavioral of entity asm [asm_default]
Compiling architecture behavior of entity test_ej2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/hlocal/TOC/practica_final/practica_final/test_ej2_isim_beh.exe
Fuse Memory Usage: 37948 KB
Fuse CPU Usage: 514 ms
