# <h1 id="header-1">Day 1- Introduction to Verilog design and synthesis</h1>
