INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/vivado/lab11/lab11.srcs/sim_1/new/BIST_RAM_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BIST_RAM_top_tb'
