module NE555 (
  input clk,
  input reset,
  input [7:0] threshold,
  input [7:0] duty_cycle,
  output reg out
);

  reg [7:0] counter;

  always @(posedge clk) begin
    if (reset) begin
      counter <= 0;
    end else begin
      if (counter < threshold) begin
        out <= 1;
      end else begin
        out <= 0;
      end
      counter <= counter + 1;
    end
  end

endmodule
