Info: Generated by version: 22.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch --family=Agilex --part=AGIB027R29A1E2VR0
Warning: emif_cal_two_ch.interface_requirements: Your system is missing the required interface "cal_debug_clk". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: emif_cal_two_ch.interface_requirements: Your system is missing the required interface "cal_debug_reset_n". Either export the interface, or edit your definitions in the Interface Requirements tab."
Info: emif_cal_two_ch: "Transforming system: emif_cal_two_ch"
Info: emif_cal_two_ch: "Naming system components in system: emif_cal_two_ch"
Info: emif_cal_two_ch: "Processing generation queue"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch_altera_emif_cal_261_yvjgaei"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy"
Info: emif_cal_two_ch: Done "emif_cal_two_ch" with 3 modules, 11 files
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	common/vcs_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch.ip --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for VCS simulator in /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch.ip --synthesis=VERILOG --output-directory=/tmp/alt9529_8442435674046616027.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/emif_cal_two_ch --family=Agilex --part=AGIB027R29A1E2VR0
Warning: emif_cal_two_ch.interface_requirements: Your system is missing the required interface "cal_debug_clk". Either export the interface, or edit your definitions in the Interface Requirements tab."
Warning: emif_cal_two_ch.interface_requirements: Your system is missing the required interface "cal_debug_reset_n". Either export the interface, or edit your definitions in the Interface Requirements tab."
Info: emif_cal_two_ch: "Transforming system: emif_cal_two_ch"
Info: emif_cal_two_ch: "Naming system components in system: emif_cal_two_ch"
Info: emif_cal_two_ch: "Processing generation queue"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch_altera_emif_cal_261_yvjgaei"
Info: emif_cal_two_ch: "Generating: emif_cal_two_ch_altera_emif_cal_iossm_261_blvn6sy"
Info: emif_cal_two_ch: Done "emif_cal_two_ch" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
