<stg><name>lab3_z2</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="32">
<![CDATA[
:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
:8 %store_ln7 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln7 = br void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2 %icmp_ln7 = icmp_eq  i14 %i_1, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln7 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln7 = br i1 %icmp_ln7, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="14">
<![CDATA[
.split:0 %i_cast = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="inA_ar_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="13">
<![CDATA[
.split:3 %temp = load i13 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %store_ln7 = store i14 %add_ln7, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="13">
<![CDATA[
.split:3 %temp = load i13 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="16">
<![CDATA[
.split:4 %zext_ln10 = zext i16 %temp

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="out_ar_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:7 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="13">
<![CDATA[
.split:8 %out_ar_load = load i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:9 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:14 %store_ln10 = store i64 %zext_ln10, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
:0 %ret_ln12 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split:6 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="13">
<![CDATA[
.split:8 %out_ar_load = load i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:10 %reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %out_ar_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:11 %add_ln10 = add i16 %reuse_select, i16 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
.split:12 %store_ln10 = store i16 %add_ln10, i13 %out_ar_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:13 %store_ln10 = store i16 %add_ln10, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="inA_ar" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inA_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="out_ar" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_ar"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="reuse_addr_reg" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_60" to="reuse_reg" fromId="60" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_60" to="i" fromId="60" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="empty_1" to="spectopmodule_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="inA_ar" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="72" from="empty" to="specinterface_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="inA_ar" to="specbitsmap_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="94" from="out_ar" to="specinterface_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="95" from="empty" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="96" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="111" from="out_ar" to="specbitsmap_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln7" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="i" to="store_ln7" fromId="9" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="16">
</dataflow>
<dataflow id="117" from="reuse_reg" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="120" from="reuse_addr_reg" to="store_ln0" fromId="7" toId="17">
</dataflow>
<dataflow id="121" from="i" to="i_1" fromId="9" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="122" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="20">
</dataflow>
<dataflow id="129" from="p_str" to="specpipeline_ln0" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="i_1" to="icmp_ln7" fromId="19" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_131" to="icmp_ln7" fromId="131" toId="21">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="133" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="empty" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_135" to="empty" fromId="135" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_135" to="empty" fromId="135" toId="22">
</dataflow>
<dataflow id="139" from="i_1" to="add_ln7" fromId="19" toId="23">
</dataflow>
<dataflow id="141" from="StgValue_140" to="add_ln7" fromId="140" toId="23">
</dataflow>
<dataflow id="142" from="icmp_ln7" to="br_ln7" fromId="21" toId="24">
</dataflow>
<dataflow id="143" from="i_1" to="i_cast" fromId="19" toId="25">
</dataflow>
<dataflow id="144" from="inA_ar" to="inA_ar_addr" fromId="58" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_145" to="inA_ar_addr" fromId="145" toId="26">
</dataflow>
<dataflow id="147" from="i_cast" to="inA_ar_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="148" from="inA_ar_addr" to="temp" fromId="26" toId="27">
</dataflow>
<dataflow id="149" from="add_ln7" to="store_ln7" fromId="23" toId="28">
</dataflow>
<dataflow id="150" from="i" to="store_ln7" fromId="9" toId="28">
</dataflow>
<dataflow id="151" from="inA_ar_addr" to="temp" fromId="26" toId="29">
</dataflow>
<dataflow id="152" from="temp" to="zext_ln10" fromId="29" toId="30">
</dataflow>
<dataflow id="153" from="out_ar" to="out_ar_addr" fromId="59" toId="31">
</dataflow>
<dataflow id="154" from="StgValue_145" to="out_ar_addr" fromId="145" toId="31">
</dataflow>
<dataflow id="155" from="zext_ln10" to="out_ar_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="156" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="7" toId="32">
</dataflow>
<dataflow id="157" from="out_ar_addr" to="out_ar_load" fromId="31" toId="33">
</dataflow>
<dataflow id="158" from="reuse_addr_reg_load" to="addr_cmp" fromId="32" toId="34">
</dataflow>
<dataflow id="159" from="zext_ln10" to="addr_cmp" fromId="30" toId="34">
</dataflow>
<dataflow id="160" from="zext_ln10" to="store_ln10" fromId="30" toId="35">
</dataflow>
<dataflow id="161" from="reuse_addr_reg" to="store_ln10" fromId="7" toId="35">
</dataflow>
<dataflow id="162" from="reuse_reg" to="reuse_reg_load" fromId="8" toId="36">
</dataflow>
<dataflow id="163" from="out_ar_addr" to="out_ar_load" fromId="31" toId="37">
</dataflow>
<dataflow id="164" from="addr_cmp" to="reuse_select" fromId="34" toId="38">
</dataflow>
<dataflow id="165" from="reuse_reg_load" to="reuse_select" fromId="36" toId="38">
</dataflow>
<dataflow id="166" from="out_ar_load" to="reuse_select" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="reuse_select" to="add_ln10" fromId="38" toId="39">
</dataflow>
<dataflow id="169" from="StgValue_168" to="add_ln10" fromId="168" toId="39">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="170" toId="40">
</dataflow>
<dataflow id="173" from="empty_2" to="specloopname_ln5" fromId="172" toId="40">
</dataflow>
<dataflow id="174" from="add_ln10" to="store_ln10" fromId="39" toId="41">
</dataflow>
<dataflow id="175" from="out_ar_addr" to="store_ln10" fromId="31" toId="41">
</dataflow>
<dataflow id="176" from="add_ln10" to="store_ln10" fromId="39" toId="42">
</dataflow>
<dataflow id="177" from="reuse_reg" to="store_ln10" fromId="8" toId="42">
</dataflow>
<dataflow id="178" from="icmp_ln7" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="179" from="icmp_ln7" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="180" from="addr_cmp" to="StgValue_4" fromId="34" toId="4">
</dataflow>
</dataflows>


</stg>
