<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>2.778</TargetClockPeriod>
  <AchievedClockPeriod>2.345</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.345</CP_FINAL>
  <CP_ROUTE>2.345</CP_ROUTE>
  <CP_SYNTH>2.021</CP_SYNTH>
  <CP_TARGET>2.778</CP_TARGET>
  <SLACK_FINAL>0.433</SLACK_FINAL>
  <SLACK_ROUTE>0.433</SLACK_ROUTE>
  <SLACK_SYNTH>0.757</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.433</WNS_FINAL>
  <WNS_ROUTE>0.433</WNS_ROUTE>
  <WNS_SYNTH>0.757</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>975</FF>
    <LATCH>0</LATCH>
    <LUT>889</LUT>
    <SLICE>301</SLICE>
    <SRL>51</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="delay" TOP_CELL="bd_0_i/hls_inst/inst">
    <Resources FF="975" LUT="889" LogicLUT="838" SRL="51"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.329" DATAPATH_LOGIC_DELAY="1.335" DATAPATH_NET_DELAY="0.994" ENDPOINT_PIN="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]/D" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.433" STARTPOINT_PIN="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="660"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="delay.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="469"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.324" DATAPATH_LOGIC_DELAY="1.330" DATAPATH_NET_DELAY="0.994" ENDPOINT_PIN="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]/D" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.438" STARTPOINT_PIN="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="660"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708[7]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="delay.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_4_reg_1708_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="469"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.352" DATAPATH_LOGIC_DELAY="1.315" DATAPATH_NET_DELAY="1.037" ENDPOINT_PIN="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]/D" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.452" STARTPOINT_PIN="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="660"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="delay.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="471"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.347" DATAPATH_LOGIC_DELAY="1.310" DATAPATH_NET_DELAY="1.037" ENDPOINT_PIN="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]/D" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.457" STARTPOINT_PIN="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="660"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720[7]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="delay.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_6_reg_1720_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="471"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.278" DATAPATH_LOGIC_DELAY="1.355" DATAPATH_NET_DELAY="0.923" ENDPOINT_PIN="bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]/D" LOGIC_LEVELS="3" MAX_FANOUT="32" SLACK="0.484" STARTPOINT_PIN="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/now_read_reg_1193_pp0_iter9_reg_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="660"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_12_reg_1756[7]_i_4" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[7]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="delay.v" LINE_NUMBER="757"/>
    <CELL NAME="bd_0_i/hls_inst/inst/addr_right_12_reg_1756_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="delay.v" LINE_NUMBER="462"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/delay_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/delay_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/delay_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/delay_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/delay_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/delay_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/delay_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
