[
      {
          "ports": [
              {
                  "direction": "Input",
                  "name": "id",
                  "range": {
                      "lsb": 1,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "A",
                  "range": {
                      "lsb": 27,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "B",
                  "range": {
                      "lsb": 19,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "Y",
                  "range": {
                      "lsb": 47,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "mult_28x20_unsigned_regout"
      }
]
