// Seed: 196578270
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  wor   id_4
);
  logic id_6 = id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd40,
    parameter id_9 = 32'd26
) (
    output tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wor   _id_3,
    input  uwire id_4,
    output uwire id_5,
    output wand  id_6
);
  logic [7:0] id_8;
  wire _id_9;
  assign id_8[~id_9] = id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wire id_10;
  ;
  assign id_6 = -1;
  wire [-1 : id_3] \id_11 ;
  logic id_12;
  logic id_13;
  wire [1 : 1] id_14;
  initial assume (-1);
endmodule
