# Verilog
Verilog assignments
1.mux2x1 data flow implementation and TB.
2.mux4x1 data flow implementation and TB.
