{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 14:00:47 2009 " "Info: Processing started: Fri Feb 06 14:00:47 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myosctest -c myosctest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myosctest -c myosctest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myosctest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file myosctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 myosctest " "Info: Found entity 1: myosctest" {  } { { "myosctest.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/an495_design_example/myosctest/myosctest.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_osc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file internal_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_osc_altufm_osc_rv5 " "Info: Found entity 1: internal_osc_altufm_osc_rv5" {  } { { "internal_osc.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/an495_design_example/myosctest/internal_osc.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 internal_osc " "Info: Found entity 2: internal_osc" {  } { { "internal_osc.v" "" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/an495_design_example/myosctest/internal_osc.v" 101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "myosctest " "Info: Elaborating entity \"myosctest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_osc internal_osc:internal_osc " "Info: Elaborating entity \"internal_osc\" for hierarchy \"internal_osc:internal_osc\"" {  } { { "myosctest.v" "internal_osc" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/an495_design_example/myosctest/myosctest.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_osc_altufm_osc_rv5 internal_osc:internal_osc\|internal_osc_altufm_osc_rv5:internal_osc_altufm_osc_rv5_component " "Info: Elaborating entity \"internal_osc_altufm_osc_rv5\" for hierarchy \"internal_osc:internal_osc\|internal_osc_altufm_osc_rv5:internal_osc_altufm_osc_rv5_component\"" {  } { { "internal_osc.v" "internal_osc_altufm_osc_rv5_component" { Text "C:/franchiese/FPGA文档资料/altera设计实例/MAX II和MAX设计实例/an495_design_example/myosctest/internal_osc.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 14:00:50 2009 " "Info: Processing ended: Fri Feb 06 14:00:50 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
