INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:27:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 buffer4/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer4/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.640ns (28.742%)  route 4.066ns (71.258%))
  Logic Levels:           17  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1523, unset)         0.508     0.508    buffer4/clk
                         FDRE                                         r  buffer4/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer4/outs_reg[0]/Q
                         net (fo=14, unplaced)        0.439     1.173    buffer8/fifo/buffer4_outs
                         LUT3 (Prop_lut3_I0_O)        0.125     1.298 r  buffer8/fifo/transmitValue_i_2__32/O
                         net (fo=4, unplaced)         0.401     1.699    control_merge0/tehb/control/transmitValue_reg_7
                         LUT5 (Prop_lut5_I0_O)        0.049     1.748 f  control_merge0/tehb/control/transmitValue_i_2__31/O
                         net (fo=8, unplaced)         0.282     2.030    control_merge2/tehb/control/transmitValue_reg_25
                         LUT5 (Prop_lut5_I2_O)        0.043     2.073 f  control_merge2/tehb/control/transmitValue_i_2__30/O
                         net (fo=20, unplaced)        0.304     2.377    control_merge2/tehb/control/transmitValue_i_2__30_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.420 r  control_merge2/tehb/control/transmitValue_i_3__0/O
                         net (fo=104, unplaced)       0.345     2.765    control_merge2/tehb/control/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     2.808 r  control_merge2/tehb/control/outs[2]_i_1__5/O
                         net (fo=2, unplaced)         0.470     3.278    addi19/D[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.523 r  addi19/dataReg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.530    addi19/dataReg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.580 r  addi19/dataReg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.580    addi19/dataReg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.630 r  addi19/dataReg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.630    addi19/dataReg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.680 r  addi19/dataReg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.680    addi19/dataReg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.730 r  addi19/dataReg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.730    addi19/dataReg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.780 r  addi19/dataReg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.780    addi19/dataReg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     3.896 f  addi19/dataReg_reg[28]_i_2/O[2]
                         net (fo=2, unplaced)         0.255     4.151    control_merge0/tehb/control/result[26]
                         LUT5 (Prop_lut5_I0_O)        0.126     4.277 f  control_merge0/tehb/control/Memory[0][27]_i_1/O
                         net (fo=5, unplaced)         0.272     4.549    buffer3/fifo/buffer0_outs[27]
                         LUT3 (Prop_lut3_I1_O)        0.043     4.592 f  buffer3/fifo/outs[0]_i_24/O
                         net (fo=1, unplaced)         0.244     4.836    cmpi0/buffer3_outs[13]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.879 r  cmpi0/outs[0]_i_7/O
                         net (fo=1, unplaced)         0.459     5.338    cmpi0/outs[0]_i_7_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.583 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     6.171    buffer3/fifo/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     6.214 r  buffer3/fifo/outs[0]_i_1__7/O
                         net (fo=1, unplaced)         0.000     6.214    buffer4/outs_reg[0]_0
                         FDRE                                         r  buffer4/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1523, unset)         0.483     7.683    buffer4/clk
                         FDRE                                         r  buffer4/outs_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_D)        0.041     7.688    buffer4/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  1.474    




