TimeQuest Timing Analyzer report for Uni_Projektas
Sat Apr 22 18:31:55 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'ADC_DCLKA'
 14. Slow Model Hold: 'ADC_DCLKA'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Setup: 'ADC_DCLKA'
 34. Fast Model Hold: 'ADC_DCLKA'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Minimum Pulse Width: 'CLK'
 37. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 38. Fast Model Minimum Pulse Width: 'ADC_CLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Sat Apr 22 18:31:54 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 182.45 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
; 224.42 MHz ; 224.42 MHz      ; ADC_DCLKA  ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 14.519 ; 0.000         ;
; ADC_DCLKA ; 15.544 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.499 ; 0.000         ;
; CLK       ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_DCLKA ; 8.758  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.519 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.375      ;
; 14.519 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.375      ;
; 14.519 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.375      ;
; 14.519 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.375      ;
; 14.768 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.130      ;
; 14.768 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.130      ;
; 14.768 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.130      ;
; 14.768 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.130      ;
; 14.775 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.124      ;
; 14.775 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.124      ;
; 14.775 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.124      ;
; 14.775 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.124      ;
; 14.780 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.118      ;
; 14.780 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.118      ;
; 14.780 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.118      ;
; 14.780 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.118      ;
; 14.852 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.046      ;
; 14.852 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.046      ;
; 14.852 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.046      ;
; 14.852 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 5.046      ;
; 14.868 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.031      ;
; 14.868 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.031      ;
; 14.868 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.031      ;
; 14.868 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 5.031      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.983      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.983      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.983      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.983      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.979      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.979      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.979      ;
; 14.920 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.979      ;
; 14.924 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.971      ;
; 14.924 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.971      ;
; 14.924 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.971      ;
; 14.924 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.971      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.930 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.968      ;
; 14.933 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.965      ;
; 14.933 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.962      ;
; 14.933 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.965      ;
; 14.933 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.965      ;
; 14.933 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.142     ; 4.965      ;
; 14.933 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.962      ;
; 14.933 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.962      ;
; 14.933 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.962      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 20.000       ; 0.081      ; 5.098      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 20.000       ; 0.081      ; 5.098      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 20.000       ; 0.081      ; 5.098      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.081      ; 5.098      ;
; 14.937 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM91                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 20.000       ; 0.080      ; 5.097      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADC_DCLKA'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.544 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.118     ; 4.378      ;
; 15.544 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.118     ; 4.378      ;
; 15.544 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.118     ; 4.378      ;
; 15.573 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.350      ;
; 15.573 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.350      ;
; 15.573 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.350      ;
; 15.702 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.221      ;
; 15.702 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.221      ;
; 15.702 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.221      ;
; 15.862 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.061      ;
; 15.862 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.061      ;
; 15.862 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.117     ; 4.061      ;
; 15.882 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.128      ; 4.286      ;
; 15.882 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.128      ; 4.286      ;
; 15.882 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.128      ; 4.286      ;
; 16.048 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.127      ; 4.119      ;
; 16.048 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.127      ; 4.119      ;
; 16.048 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.127      ; 4.119      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.052 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.381      ; 4.369      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.081 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.341      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.210 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.212      ;
; 16.336 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.704      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.370 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.382      ; 4.052      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.390 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.627      ; 4.277      ;
; 16.418 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.622      ;
; 16.433 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.482      ; 4.089      ;
; 16.433 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.482      ; 4.089      ;
; 16.433 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.482      ; 4.089      ;
; 16.433 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.482      ; 4.089      ;
; 16.433 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.482      ; 4.089      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADC_DCLKA'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.755 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.061      ;
; 0.760 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.001      ; 1.067      ;
; 0.763 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.069      ;
; 0.765 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.071      ;
; 0.767 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.073      ;
; 0.771 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.077      ;
; 0.927 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.233      ;
; 0.930 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.236      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.069 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.728      ; 2.103      ;
; 1.163 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.469      ;
; 1.171 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.001      ; 1.478      ;
; 1.176 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.482      ;
; 1.179 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.485      ;
; 1.185 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.492      ;
; 1.190 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.497      ;
; 1.191 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.497      ;
; 1.195 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.501      ;
; 1.214 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.520      ;
; 1.220 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.531      ;
; 1.233 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.541      ;
; 1.236 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.001     ; 1.541      ;
; 1.237 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.001     ; 1.542      ;
; 1.239 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.545      ;
; 1.240 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.546      ;
; 1.241 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.001     ; 1.546      ;
; 1.244 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.001      ; 1.551      ;
; 1.542 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.499     ; 1.349      ;
; 1.642 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.948      ;
; 1.654 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.960      ;
; 1.658 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.964      ;
; 1.664 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.970      ;
; 1.669 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.975      ;
; 1.670 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.976      ;
; 1.686 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.499     ; 1.493      ;
; 1.700 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.006      ;
; 1.713 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.021      ;
; 1.719 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.025      ;
; 1.720 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.026      ;
; 1.740 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.046      ;
; 1.744 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.050      ;
; 1.750 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.056      ;
; 1.755 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.061      ;
; 1.756 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.062      ;
; 1.763 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.069      ;
; 1.774 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.080      ;
; 1.786 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.092      ;
; 1.799 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.105      ;
; 1.800 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.106      ;
; 1.806 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.112      ;
; 1.826 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.132      ;
; 1.830 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.136      ;
; 1.836 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.142      ;
; 1.841 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.147      ;
; 1.842 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.148      ;
; 1.860 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.166      ;
; 1.885 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.191      ;
; 1.909 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.499     ; 1.716      ;
; 1.909 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.215      ;
; 1.912 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.218      ;
; 1.916 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.222      ;
; 1.927 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.233      ;
; 1.935 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.241      ;
; 1.946 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.252      ;
; 1.946 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.252      ;
; 1.971 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.277      ;
; 1.995 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.301      ;
; 1.996 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.302      ;
; 1.998 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.304      ;
; 2.002 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.308      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.319      ;
; 2.026 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.332      ;
; 2.081 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.387      ;
; 2.082 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.388      ;
; 2.084 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.390      ;
; 2.088 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.394      ;
; 2.112 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.418      ;
; 2.148 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.454      ;
; 2.168 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.474      ;
; 2.170 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.476      ;
; 2.195 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.501      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.736 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.042      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.747 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.750 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.761 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.067      ;
; 0.761 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.067      ;
; 0.763 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.766 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.771 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.774 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.785 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.091      ;
; 0.789 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.095      ;
; 0.797 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.103      ;
; 0.801 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.802 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.108      ;
; 0.807 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.113      ;
; 0.916 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.226      ;
; 0.924 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.925 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.231      ;
; 0.947 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[6]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.253      ;
; 0.950 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.276      ;
; 1.012 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.318      ;
; 1.017 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.382      ;
; 1.017 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.382      ;
; 1.019 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.384      ;
; 1.021 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.327      ;
; 1.021 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.327      ;
; 1.023 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.388      ;
; 1.035 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.341      ;
; 1.037 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.343      ;
; 1.037 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.343      ;
; 1.038 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.344      ;
; 1.038 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.344      ;
; 1.038 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.344      ;
; 1.039 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.345      ;
; 1.040 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.346      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 4.922 ; 4.922 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 4.922 ; 4.922 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 4.530 ; 4.530 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 4.539 ; 4.539 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 4.186 ; 4.186 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 4.177 ; 4.177 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 4.343 ; 4.343 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 4.744 ; 4.744 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 4.723 ; 4.723 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -3.911 ; -3.911 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -4.656 ; -4.656 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -4.264 ; -4.264 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -4.273 ; -4.273 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -3.920 ; -3.920 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -3.911 ; -3.911 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -4.077 ; -4.077 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -4.478 ; -4.478 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -4.457 ; -4.457 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.546 ; 8.546 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.708 ; 8.708 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.622 ; 8.622 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.735 ; 8.735 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.704 ; 8.704 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.931 ; 7.931 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.611 ; 7.611 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.235 ; 8.235 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.704 ; 8.704 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.177 ; 9.177 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.273 ; 7.273 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.271 ; 7.271 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.643 ; 7.643 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.007 ; 8.007 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.387 ; 8.387 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.399 ; 8.399 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.105 ; 9.105 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.727 ; 8.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.078 ; 9.078 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.177 ; 9.177 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.960 ; 7.960 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.920 ; 7.920 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.888 ; 7.888 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.263 ; 7.263 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.501 ; 7.501 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.396 ; 8.396 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.642 ; 8.642 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.546 ; 8.546 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.708 ; 8.708 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.622 ; 8.622 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.735 ; 8.735 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.611 ; 7.611 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.931 ; 7.931 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.611 ; 7.611 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.235 ; 8.235 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.704 ; 8.704 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.271 ; 7.271 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.273 ; 7.273 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.271 ; 7.271 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.643 ; 7.643 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.007 ; 8.007 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.387 ; 8.387 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.399 ; 8.399 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.105 ; 9.105 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.727 ; 8.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.078 ; 9.078 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.177 ; 9.177 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.960 ; 7.960 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.920 ; 7.920 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.888 ; 7.888 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.263 ; 7.263 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.501 ; 7.501 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.396 ; 8.396 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.642 ; 8.642 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.500 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.200 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.200 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.202 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.546 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.562 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.052 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.678 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.500 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.200 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.200 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.202 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.546 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.562 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.052 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.678 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.500     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.200     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.200     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.202     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.546     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.562     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.052     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.678     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.500     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.200     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.200     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.202     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.546     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.562     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.052     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.678     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 17.502 ; 0.000         ;
; ADC_DCLKA ; 18.306 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.215 ; 0.000         ;
; CLK       ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_DCLKA ; 9.000  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.502 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.070     ; 2.460      ;
; 17.502 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.070     ; 2.460      ;
; 17.502 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.070     ; 2.460      ;
; 17.502 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.070     ; 2.460      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.416      ;
; 17.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.413      ;
; 17.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.413      ;
; 17.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.413      ;
; 17.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.413      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.409      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.565 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.405      ;
; 17.571 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.398      ;
; 17.571 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.398      ;
; 17.571 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.398      ;
; 17.571 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.398      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.349      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.347      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.347      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.347      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.347      ;
; 17.626 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.344      ;
; 17.626 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.344      ;
; 17.626 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.344      ;
; 17.626 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.344      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.633 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.062     ; 2.337      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.333      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.333      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.333      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.333      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.331      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.328      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.331      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.331      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.331      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.328      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.328      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.328      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.640 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.329      ;
; 17.640 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.329      ;
; 17.640 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.329      ;
; 17.640 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.329      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
; 17.641 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.328      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADC_DCLKA'                                                                                                                                                                       ;
+--------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.306 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.195     ; 1.531      ;
; 18.306 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.195     ; 1.531      ;
; 18.306 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.195     ; 1.531      ;
; 18.357 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.196     ; 1.479      ;
; 18.357 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.196     ; 1.479      ;
; 18.357 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.196     ; 1.479      ;
; 18.393 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.567      ;
; 18.393 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.567      ;
; 18.393 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.567      ;
; 18.405 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.555      ;
; 18.405 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.555      ;
; 18.405 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.555      ;
; 18.451 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.509      ;
; 18.451 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.509      ;
; 18.451 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.509      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.480 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.524      ;
; 18.520 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.440      ;
; 18.520 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.440      ;
; 18.520 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.072     ; 1.440      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.531 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.029     ; 1.472      ;
; 18.556 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.124     ; 1.352      ;
; 18.556 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.124     ; 1.352      ;
; 18.556 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.124     ; 1.352      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.567 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.560      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.579 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.548      ;
; 18.597 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.123     ; 1.312      ;
; 18.597 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.123     ; 1.312      ;
; 18.597 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.123     ; 1.312      ;
; 18.609 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.030     ; 1.393      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
; 18.625 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.095      ; 1.502      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADC_DCLKA'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.247 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.407      ;
; 0.340 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.494      ;
; 0.356 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.508      ;
; 0.360 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.522      ;
; 0.374 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.536      ;
; 0.414 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.566      ;
; 0.487 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.167     ; 0.472      ;
; 0.494 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.646      ;
; 0.498 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.652      ;
; 0.504 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.661      ;
; 0.516 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.670      ;
; 0.533 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.685      ;
; 0.535 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.687      ;
; 0.539 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.694      ;
; 0.544 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.696      ;
; 0.551 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.705      ;
; 0.558 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.710      ;
; 0.568 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.722      ;
; 0.574 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.167     ; 0.559      ;
; 0.574 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.727      ;
; 0.577 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.729      ;
; 0.587 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.739      ;
; 0.593 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.745      ;
; 0.596 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.167     ; 0.581      ;
; 0.603 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.757      ;
; 0.612 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.764      ;
; 0.612 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.764      ;
; 0.622 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.774      ;
; 0.622 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.774      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.036      ; 0.816      ;
; 0.628 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.780      ;
; 0.629 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.781      ;
; 0.638 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.790      ;
; 0.640 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.792      ;
; 0.647 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.799      ;
; 0.661 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.813      ;
; 0.663 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.815      ;
; 0.668 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.820      ;
; 0.673 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.825      ;
; 0.675 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.827      ;
; 0.679 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.831      ;
; 0.682 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.834      ;
; 0.689 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.841      ;
; 0.703 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.855      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM21                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM93                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM59                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.261 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.267 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.419      ;
; 0.269 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.423      ;
; 0.289 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.486      ;
; 0.289 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.486      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.487      ;
; 0.291 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.059      ; 0.488      ;
; 0.291 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM43                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.307 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[6]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.459      ;
; 0.309 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.461      ;
; 0.314 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.466      ;
; 0.320 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.473      ;
; 0.324 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.477      ;
; 0.329 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.482      ;
; 0.335 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.486      ;
; 0.336 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.487      ;
; 0.341 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.493      ;
; 0.344 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.496      ;
; 0.355 ; STATE_MANAGER:this_state_manager|counter[16]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[16]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; STATE_MANAGER:this_state_manager|counter[4]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[4]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 2.170 ; 2.170 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 2.170 ; 2.170 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 2.046 ; 2.046 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 2.050 ; 2.050 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 1.949 ; 1.949 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 1.942 ; 1.942 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 2.029 ; 2.029 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 2.163 ; 2.163 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 2.151 ; 2.151 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -1.822 ; -1.822 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -2.050 ; -2.050 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -1.926 ; -1.926 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -1.930 ; -1.930 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -1.829 ; -1.829 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -1.822 ; -1.822 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -1.909 ; -1.909 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -2.043 ; -2.043 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -2.031 ; -2.031 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.838 ; 3.838 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.666 ; 3.666 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.642 ; 3.642 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.791 ; 3.791 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.038 ; 4.038 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.472 ; 3.472 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.577 ; 3.577 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.683 ; 3.683 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.035 ; 4.035 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.906 ; 3.906 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.038 ; 4.038 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.028 ; 4.028 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.615 ; 3.615 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.596 ; 3.596 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.838 ; 3.838 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.666 ; 3.666 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.642 ; 3.642 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.791 ; 3.791 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.472 ; 3.472 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.577 ; 3.577 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.683 ; 3.683 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.035 ; 4.035 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.906 ; 3.906 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.038 ; 4.038 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.028 ; 4.028 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.615 ; 3.615 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.596 ; 3.596 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.708 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.430 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.430 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.431 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.446 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.521 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.528 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.543 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.682 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.721 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.894 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.708 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.430 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.430 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.431 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.446 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.521 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.528 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.543 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.682 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.721 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.894 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.708     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.430     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.430     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.431     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.446     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.521     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.528     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.543     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.682     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.721     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.894     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.708     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.430     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.430     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.431     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.446     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.521     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.528     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.543     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.682     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.721     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.894     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.519 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; 15.544 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK             ; 14.519 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 4.922 ; 4.922 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 4.922 ; 4.922 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 4.530 ; 4.530 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 4.539 ; 4.539 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 4.186 ; 4.186 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 4.177 ; 4.177 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 4.343 ; 4.343 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 4.744 ; 4.744 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 4.723 ; 4.723 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -1.822 ; -1.822 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -2.050 ; -2.050 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -1.926 ; -1.926 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -1.930 ; -1.930 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -1.829 ; -1.829 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -1.822 ; -1.822 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -1.909 ; -1.909 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -2.043 ; -2.043 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -2.031 ; -2.031 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.546 ; 8.546 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.708 ; 8.708 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.622 ; 8.622 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.735 ; 8.735 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.704 ; 8.704 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 7.967 ; 7.967 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 7.623 ; 7.623 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 7.931 ; 7.931 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.611 ; 7.611 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.235 ; 8.235 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.704 ; 8.704 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.177 ; 9.177 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.273 ; 7.273 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.271 ; 7.271 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.290 ; 7.290 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.643 ; 7.643 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.978 ; 7.978 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.007 ; 8.007 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.387 ; 8.387 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.399 ; 8.399 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.105 ; 9.105 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.727 ; 8.727 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.078 ; 9.078 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.177 ; 9.177 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.960 ; 7.960 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.920 ; 7.920 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.888 ; 7.888 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.263 ; 7.263 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.501 ; 7.501 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.082 ; 8.082 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.396 ; 8.396 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.642 ; 8.642 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.838 ; 3.838 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.985 ; 3.985 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.662 ; 3.662 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.666 ; 3.666 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.565 ; 3.565 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.642 ; 3.642 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.555 ; 3.555 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.791 ; 3.791 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.462 ; 3.462 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.472 ; 3.472 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.577 ; 3.577 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.664 ; 3.664 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.683 ; 3.683 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.035 ; 4.035 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.906 ; 3.906 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.038 ; 4.038 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.028 ; 4.028 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.615 ; 3.615 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.596 ; 3.596 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.454 ; 3.454 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.813 ; 3.813 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 222      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 69       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 33       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3439     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 222      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 69       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 33       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3439     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 44    ; 44   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 22 18:31:54 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.519         0.000 CLK 
    Info (332119):    15.544         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 ADC_DCLKA 
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):     8.758         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.502         0.000 CLK 
    Info (332119):    18.306         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 ADC_DCLKA 
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):     9.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Sat Apr 22 18:31:55 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


