
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1098.13-1098.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1099.13-1099.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1100.16-1100.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096.1-1102.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1218.13-1218.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1219.13-1219.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1220.16-1220.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216.1-1222.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1343.13-1343.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1344.13-1344.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1345.13-1345.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1346.13-1346.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1347.13-1347.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1348.13-1348.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1349.13-1349.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1350.16-1350.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341.1-1352.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1473.13-1473.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1474.13-1474.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1475.13-1475.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1476.13-1476.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1477.13-1477.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1478.13-1478.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1479.13-1479.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1480.16-1480.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471.1-1482.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1598.13-1598.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1599.13-1599.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1600.16-1600.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596.1-1602.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf6_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc413'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf6_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf6_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readFilters46'.
Generating RTLIL representation for module `\td_fused_top_tdf6_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf6_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_3_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_2_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0
root of   0 design levels: td_fused_top_tdf6_get_next_ijk
root of   0 design levels: td_fused_top_tdf6_readInputs
root of   0 design levels: td_fused_top_tdf6_readFilters46
root of   4 design levels: td_fused_top_tdf6_dot_product
root of   4 design levels: td_fused_top_tdf6_accum_1
root of   4 design levels: td_fused_top_tdf6_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc413
root of   4 design levels: td_fused_top_tdf6_adjust
root of   0 design levels: td_fused_top_tdf6_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w5_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d2_S_x
root of   0 design levels: td_fused_top_fifo_w5_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w5_d7_S_x
root of   0 design levels: td_fused_top_fifo_w10_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w10_d7_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x3_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x3
root of   0 design levels: td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf6_readFilters46_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP37644
Automatically selected td_fused_top_dataflow_in_loop_TOP_LOOP37644 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37644
Used module:     \td_fused_top_start_for_tdf6_readFilters46_U0
Used module:         \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x3
Used module:         \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:     \td_fused_top_fifo_w10_d7_S
Used module:         \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S_x
Used module:         \td_fused_top_fifo_w5_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S_x
Used module:         \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf6_writeOutputs_unaligned
Used module:     \td_fused_top_tdf6_adjust
Used module:         \td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         \td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         \td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc413
Used module:     \td_fused_top_tdf6_accum_2
Used module:     \td_fused_top_tdf6_accum_1
Used module:     \td_fused_top_tdf6_dot_product
Used module:     \td_fused_top_tdf6_readFilters46
Used module:     \td_fused_top_tdf6_readInputs
Used module:     \td_fused_top_tdf6_get_next_ijk
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 128
Parameter \AddressWidth = 7
Generating RTLIL representation for module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.

2.10. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37644
Used module:     \td_fused_top_start_for_tdf6_readFilters46_U0
Used module:         \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x3
Used module:         \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:     \td_fused_top_fifo_w10_d7_S
Used module:         \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S_x
Used module:         \td_fused_top_fifo_w5_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S_x
Used module:         \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf6_writeOutputs_unaligned
Used module:     \td_fused_top_tdf6_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc413
Used module:     \td_fused_top_tdf6_accum_2
Used module:     \td_fused_top_tdf6_accum_1
Used module:     \td_fused_top_tdf6_dot_product
Used module:     \td_fused_top_tdf6_readFilters46
Used module:     \td_fused_top_tdf6_readInputs
Used module:     \td_fused_top_tdf6_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_dataflow_in_loop_TOP_LOOP37644
Used module:     \td_fused_top_start_for_tdf6_readFilters46_U0
Used module:         \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg
Used module:     \td_fused_top_fifo_w16_d2_S_x3
Used module:         \td_fused_top_fifo_w16_d2_S_x3_shiftReg
Used module:     \td_fused_top_fifo_w10_d7_S
Used module:         \td_fused_top_fifo_w10_d7_S_shiftReg
Used module:     \td_fused_top_fifo_w5_d7_S_x
Used module:         \td_fused_top_fifo_w5_d7_S_x_shiftReg
Used module:     \td_fused_top_fifo_w5_d2_S_x
Used module:         \td_fused_top_fifo_w5_d2_S_x_shiftReg
Used module:     \td_fused_top_tdf6_writeOutputs_unaligned
Used module:     \td_fused_top_tdf6_adjust
Used module:         $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1
Used module:             \td_fused_top_ap_hmul_2_max_dsp_16
Used module:                 \FPMult_16
Used module:                     \FPMult_RoundModule
Used module:                     \FPMult_NormalizeModule
Used module:                     \FPMult_ExecuteModule
Used module:                     \FPMult_PrepModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1
Used module:             \td_fused_top_ap_hadd_3_full_dsp_16
Used module:                 \FPAddSub
Used module:                     \FPAddSub_ExceptionModule
Used module:                     \FPAddSub_RoundModule
Used module:                     \FPAddSub_NormalizeShift2
Used module:                     \FPAddSub_NormalizeShift1
Used module:                     \FPAddSub_NormalizeModule
Used module:                     \FPAddSub_ExecutionModule
Used module:                     \FPAddSub_AlignShift2
Used module:                     \FPAddSub_AlignShift1
Used module:                     \FPAddSub_AlignModule
Used module:                     \FPAddSub_PrealignModule
Used module:         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1
Used module:     \td_fused_top_Block_entry_proc_proc413
Used module:     \td_fused_top_tdf6_accum_2
Used module:     \td_fused_top_tdf6_accum_1
Used module:     \td_fused_top_tdf6_dot_product
Used module:     \td_fused_top_tdf6_readFilters46
Used module:     \td_fused_top_tdf6_readInputs
Used module:     \td_fused_top_tdf6_get_next_ijk
Used module:     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram
Used module:     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Removed 7 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982'.
Cleaned up 2 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6254$3062 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6244$3054 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6234$3046 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6212$3037 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6203$3035 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6191$3031 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6179$3027 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5940$2937 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5930$2929 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5920$2921 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5908$2917 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5896$2913 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5728$2886 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5718$2878 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5708$2870 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5673$2854 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5664$2852 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5652$2848 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5640$2844 in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5415$2759 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5405$2751 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5395$2743 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5373$2734 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5364$2732 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5352$2728 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5340$2724 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5158$1956 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5150$1952 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5142$1948 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5134$1933 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5126$1918 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5118$1911 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5110$1896 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5102$1889 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5094$1874 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5086$1867 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5078$1852 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5070$1845 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5060$1830 in module td_fused_top_tdf6_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5046$1824 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5036$1809 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5028$1805 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5020$1790 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4990$1733 in module td_fused_top_tdf6_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4978$1716 in module td_fused_top_tdf6_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4970$1714 in module td_fused_top_tdf6_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4712$1625 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4704$1610 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4696$1595 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4688$1588 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4680$1581 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4672$1566 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4664$1551 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4656$1544 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4648$1537 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4640$1513 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4632$1497 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4624$1481 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4614$1470 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4604$1459 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4596$1447 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4588$1435 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4578$1424 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4568$1413 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4560$1411 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4552$1403 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4544$1397 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4536$1393 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4528$1391 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4520$1389 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4476$1358 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4464$1346 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4454$1341 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4442$1333 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4430$1329 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4422$1327 in module td_fused_top_tdf6_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4163$1277 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4155$1271 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4147$1267 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4139$1258 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4131$1251 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4123$1231 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4115$1229 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4107$1221 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4099$1213 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4091$1209 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4083$1207 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4075$1205 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4040$1175 in module td_fused_top_tdf6_readFilters46.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4028$1164 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4018$1161 in module td_fused_top_tdf6_readFilters46.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156 in module td_fused_top_tdf6_readFilters46.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3992$1141 in module td_fused_top_tdf6_readFilters46.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3980$1137 in module td_fused_top_tdf6_readFilters46.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3972$1135 in module td_fused_top_tdf6_readFilters46.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3789$1090 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3781$1084 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3773$1078 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3765$1074 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3757$1068 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3749$1066 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3741$1052 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3733$1048 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3725$1046 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3717$1044 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3669$1008 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3657$999 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3647$996 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3637$993 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3627$990 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3617$987 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3591$969 in module td_fused_top_tdf6_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3579$965 in module td_fused_top_tdf6_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3571$963 in module td_fused_top_tdf6_dot_product.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3235$880 in module td_fused_top_tdf6_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3221$859 in module td_fused_top_tdf6_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3207$838 in module td_fused_top_tdf6_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3193$817 in module td_fused_top_tdf6_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3179$796 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3171$794 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3163$786 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3145$778 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3137$772 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3129$768 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3121$766 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3113$764 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3105$760 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3097$756 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3089$754 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3081$752 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3073$728 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3065$704 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3047$690 in module td_fused_top_tdf6_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3029$676 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2950$588 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2942$583 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2930$566 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2920$561 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2908$548 in module td_fused_top_tdf6_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2896$544 in module td_fused_top_tdf6_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2888$542 in module td_fused_top_tdf6_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2615$524 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2607$520 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2599$516 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2591$512 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2583$510 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2575$506 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2567$502 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2553$492 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2545$484 in module td_fused_top_tdf6_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2533$478 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2525$476 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2515$471 in module td_fused_top_tdf6_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2414$465 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2406$458 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2398$451 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2390$447 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2382$440 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2372$432 in module td_fused_top_Block_entry_proc_proc413.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2360$423 in module td_fused_top_Block_entry_proc_proc413.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2352$421 in module td_fused_top_Block_entry_proc_proc413.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2204$403 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2196$394 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2188$387 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2180$385 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2172$381 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2164$379 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2156$364 in module td_fused_top_tdf6_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2125$354 in module td_fused_top_tdf6_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2117$352 in module td_fused_top_tdf6_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1902$321 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1894$317 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1886$313 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1878$302 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1870$295 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1862$284 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1854$277 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1846$273 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1838$269 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1830$265 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1822$261 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1814$259 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1806$255 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1798$251 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1790$249 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1734$216 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1722$212 in module td_fused_top_tdf6_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1714$210 in module td_fused_top_tdf6_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209 in module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209 in module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177 in module td_fused_top_fifo_w5_d2_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471$176 in module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144 in module td_fused_top_fifo_w5_d7_S_x.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341$143 in module td_fused_top_fifo_w10_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111 in module td_fused_top_fifo_w10_d7_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110 in module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78 in module td_fused_top_fifo_w16_d2_S_x3.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77 in module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77 in module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45 in module td_fused_top_start_for_tdf6_readFilters46_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:784$10 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:772$6 in module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 285 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6094$3083'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6093$3082'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6092$3081'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6089$3078'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6088$3077'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6087$3076'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6086$3075'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6085$3074'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6084$3073'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5857$2952'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5856$2951'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5855$2950'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5854$2949'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5853$2948'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5562$2907'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5561$2906'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5560$2905'.
  Set init value: \count = 2'00
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5559$2904'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5558$2903'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5557$2902'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5556$2901'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5555$2900'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5554$2899'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5553$2898'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5552$2897'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5255$2780'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5254$2779'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5253$2778'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5250$2775'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5249$2774'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5248$2773'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5247$2772'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5246$2771'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5245$2770'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1980'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_1 = 16'0000000000000000
  Set init value: \j_1 = 16'0000000000000000
  Set init value: \k_1 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1713'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1326'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
Found init rule in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1134'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
Found init rule in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$962'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$541'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 7'0000001
  Set init value: \accum_in_8_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$470'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$420'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 17'00000000000000001
Found init rule in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$351'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount_4 = 16'0000000000000000
  Set init value: \outputChanIdx_4 = 16'0000000000000000
  Set init value: \outputRow_12_0 = 16'0000000000000000
  Set init value: \outputRow_12_1 = 16'0000000000000000
  Set init value: \outputRow_12_2 = 16'0000000000000000
  Set init value: \outputRow_12_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1518$207'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1517$206'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1516$205'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1388$174'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1387$173'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1386$172'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1258$141'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1257$140'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1256$139'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1138$108'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1137$107'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1136$106'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1018$75'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1017$74'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1016$73'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$44'.
  Set init value: \ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf6_readInputs_U0_ap_ready = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7574$2617'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7475$2606'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6890$3094'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6886$3093'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6879$3092'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6413$3090'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6409$3089'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6402$3088'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6482$3086'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6478$3085'.
Creating decoders for process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6471$3084'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_EN[15:0]$2498
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_DATA[15:0]$2497
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_ADDR[6:0]$2496
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_EN[15:0]$2495
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_DATA[15:0]$2494
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_ADDR[6:0]$2493
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_EN[15:0]$2487
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_DATA[15:0]$2486
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_ADDR[6:0]$2485
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_EN[15:0]$2484
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_DATA[15:0]$2483
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_ADDR[6:0]$2482
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6094$3083'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6093$3082'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6092$3081'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6091$3080'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6090$3079'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6089$3078'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6088$3077'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6087$3076'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6086$3075'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6085$3074'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6084$3073'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6254$3062'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6244$3054'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6234$3046'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6212$3037'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6203$3035'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6191$3031'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6179$3027'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_EN[15:0]$2343
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_DATA[15:0]$2342
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_ADDR[7:0]$2341
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_EN[15:0]$2340
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_DATA[15:0]$2339
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_ADDR[7:0]$2338
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_EN[15:0]$2332
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_DATA[15:0]$2331
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_ADDR[7:0]$2330
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_EN[15:0]$2329
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_DATA[15:0]$2328
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_ADDR[7:0]$2327
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5857$2952'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5856$2951'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5855$2950'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5854$2949'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5853$2948'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5940$2937'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5930$2929'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5920$2921'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5908$2917'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5896$2913'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5812$2274'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_EN[15:0]$2272
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_DATA[15:0]$2271
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_ADDR[6:0]$2270
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_EN[15:0]$2269
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_DATA[15:0]$2268
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_ADDR[6:0]$2267
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5562$2907'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5561$2906'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5560$2905'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5559$2904'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5558$2903'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5557$2902'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5556$2901'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5555$2900'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5554$2899'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5553$2898'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5552$2897'.
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5728$2886'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5718$2878'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5708$2870'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5673$2854'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5664$2852'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5652$2848'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5640$2844'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_EN[15:0]$2134
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_DATA[15:0]$2133
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_ADDR[2:0]$2132
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_EN[15:0]$2131
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_DATA[15:0]$2130
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_ADDR[2:0]$2129
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_EN[15:0]$2123
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_DATA[15:0]$2122
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_ADDR[2:0]$2121
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_EN[15:0]$2120
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_DATA[15:0]$2119
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_ADDR[2:0]$2118
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5255$2780'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5254$2779'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5253$2778'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5252$2777'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5251$2776'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5250$2775'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5249$2774'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5248$2773'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5247$2772'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5246$2771'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5245$2770'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5415$2759'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5405$2751'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5395$2743'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5373$2734'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5364$2732'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5352$2728'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5340$2724'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1980'.
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5177$1960'.
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5158$1956'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5150$1952'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5142$1948'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5134$1933'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5126$1918'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5118$1911'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5110$1896'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5102$1889'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5094$1874'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5086$1867'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5078$1852'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5070$1845'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5060$1830'.
     1/2: $2\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5046$1824'.
     1/3: $3\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5036$1809'.
     1/2: $2\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5028$1805'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5020$1790'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5014$1775'.
     1/1: $0\k_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5008$1758'.
     1/1: $0\j_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5002$1739'.
     1/1: $0\i_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4990$1733'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4978$1716'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4970$1714'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1713'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4775$1677'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4712$1625'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4704$1610'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4696$1595'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4688$1588'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4680$1581'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4672$1566'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4664$1551'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4656$1544'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4648$1537'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4640$1513'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4632$1497'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4624$1481'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4614$1470'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4604$1459'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4596$1447'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4588$1435'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4578$1424'.
     1/2: $2\ifmap_vec_0_0_address1[6:0]
     2/2: $1\ifmap_vec_0_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4568$1413'.
     1/2: $2\ifmap_vec_0_0_address0[6:0]
     2/2: $1\ifmap_vec_0_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4560$1411'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4552$1403'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4544$1397'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4536$1393'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4528$1391'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4520$1389'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
     1/3: $0\icmp_ln25_reg_459_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln25_reg_459[0:0]
     3/3: $0\kk_0_i_i_reg_180_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
     1/3: $0\select_ln33_12_reg_484[15:0]
     2/3: $0\select_ln33_11_reg_479[15:0]
     3/3: $0\empty_80_reg_473[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
     1/3: $0\is_padding_reg_444[0:0]
     2/3: $0\col_coord_reg_439[15:0]
     3/3: $0\trunc_ln135_reg_434[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4490$1375'.
     1/1: $0\add_ln32_reg_454[11:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4484$1367'.
     1/1: $0\add_ln25_reg_468[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4476$1358'.
     1/1: $0\kk_0_i_i_reg_180[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4464$1346'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4454$1341'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4442$1333'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4430$1329'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4422$1327'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1326'.
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4236$1325'.
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4206$1316'.
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4163$1277'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4155$1271'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4147$1267'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4139$1258'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4131$1251'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4123$1231'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4115$1229'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4107$1221'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4099$1213'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4091$1209'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4083$1207'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4075$1205'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4069$1203'.
     1/1: $0\tmp_reg_144[11:7]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4062$1201'.
     1/2: $0\icmp_ln49_reg_154_pp0_iter2_reg[0:0]
     2/2: $0\kk_0_0_i_i_reg_93_pp0_iter2_reg[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
     1/3: $0\icmp_ln49_reg_154_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln49_reg_154[0:0]
     3/3: $0\kk_0_0_i_i_reg_93_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4048$1191'.
     1/1: $0\add_ln49_reg_149[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4040$1175'.
     1/1: $0\kk_0_0_i_i_reg_93[7:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4028$1164'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4018$1161'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3992$1141'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3980$1137'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3972$1135'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1134'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3830$1126'.
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3789$1090'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3781$1084'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3773$1078'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3765$1074'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3757$1068'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3749$1066'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3741$1052'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3733$1048'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3725$1046'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3717$1044'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3711$1040'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3704$1034'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3698$1028'.
     1/1: $0\idxprom17_0_0_reg_111[7:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
     1/8: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[7:0]
     2/8: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[7:0]
     3/8: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[7:0]
     4/8: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[7:0]
     5/8: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     6/8: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     7/8: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
     8/8: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[7:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3669$1008'.
     1/1: $0\ic_0_0_reg_69[7:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3657$999'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3647$996'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3637$993'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3627$990'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3617$987'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3591$969'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3579$965'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3571$963'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$962'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3371$934'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3347$930'.
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3235$880'.
     1/9: $9\ap_NS_fsm[7:0]
     2/9: $8\ap_NS_fsm[7:0]
     3/9: $7\ap_NS_fsm[7:0]
     4/9: $6\ap_NS_fsm[7:0]
     5/9: $5\ap_NS_fsm[7:0]
     6/9: $4\ap_NS_fsm[7:0]
     7/9: $3\ap_NS_fsm[7:0]
     8/9: $2\ap_NS_fsm[7:0]
     9/9: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3221$859'.
     1/4: $4\grp_fu_312_p1[15:0]
     2/4: $3\grp_fu_312_p1[15:0]
     3/4: $2\grp_fu_312_p1[15:0]
     4/4: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3207$838'.
     1/4: $4\grp_fu_312_p0[15:0]
     2/4: $3\grp_fu_312_p0[15:0]
     3/4: $2\grp_fu_312_p0[15:0]
     4/4: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3193$817'.
     1/4: $4\grp_fu_307_p1[15:0]
     2/4: $3\grp_fu_307_p1[15:0]
     3/4: $2\grp_fu_307_p1[15:0]
     4/4: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3179$796'.
     1/4: $4\grp_fu_307_p0[15:0]
     2/4: $3\grp_fu_307_p0[15:0]
     3/4: $2\grp_fu_307_p0[15:0]
     4/4: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3171$794'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3163$786'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3145$778'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3137$772'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3129$768'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3121$766'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3113$764'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3105$760'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3097$756'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3089$754'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3081$752'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3073$728'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3065$704'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3047$690'.
     1/5: $5\accum_in_0_address1[6:0]
     2/5: $4\accum_in_0_address1[6:0]
     3/5: $3\accum_in_0_address1[6:0]
     4/5: $2\accum_in_0_address1[6:0]
     5/5: $1\accum_in_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3029$676'.
     1/5: $5\accum_in_0_address0[6:0]
     2/5: $4\accum_in_0_address0[6:0]
     3/5: $3\accum_in_0_address0[6:0]
     4/5: $2\accum_in_0_address0[6:0]
     5/5: $1\accum_in_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3023$670'.
     1/1: $0\trunc_ln25_reg_498[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
     1/3: $0\tmp_reg_494_pp0_iter2_reg[0:0]
     2/3: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     3/3: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3008$658'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3001$650'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2994$642'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2987$634'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2980$626'.
     1/2: $0\accum_in_0_load_28_reg_588[15:0]
     2/2: $0\accum_in_0_load_27_reg_583[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
     1/3: $0\accum_in_0_load_26_reg_568[15:0]
     2/3: $0\accum_in_0_load_25_reg_563[15:0]
     3/3: $0\add_ln25_reg_558[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2965$610'.
     1/2: $0\accum_in_0_load_24_reg_543[15:0]
     2/2: $0\accum_in_0_load_23_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2958$602'.
     1/2: $0\accum_in_0_load_22_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2950$588'.
     1/1: $0\x_reg_170[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2942$583'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2930$566'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2920$561'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2908$548'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2896$544'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2888$542'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$541'.
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2664$535'.
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2615$524'.
     1/3: $3\ap_NS_fsm[6:0]
     2/3: $2\ap_NS_fsm[6:0]
     3/3: $1\ap_NS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2607$520'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2599$516'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2591$512'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2583$510'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2575$506'.
     1/1: $1\accum_in_8_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2567$502'.
     1/1: $1\accum_in_8[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2561$500'.
     1/1: $0\add_ln57_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2553$492'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2545$484'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2533$478'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2525$476'.
     1/1: $0\ap_CS_fsm[6:0]
Creating decoders for process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2515$471'.
     1/1: $0\accum_in_8_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$470'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2427$466'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2414$465'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2406$458'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2398$451'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2390$447'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2382$440'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2372$432'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2360$423'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2352$421'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$420'.
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2287$412'.
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2204$403'.
     1/2: $2\ap_NS_fsm[16:0]
     2/2: $1\ap_NS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2196$394'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2188$387'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2180$385'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2172$381'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2164$379'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2156$364'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2149$362'.
     1/2: $0\tmp_35_i_i_reg_172[15:0]
     2/2: $0\tmp_34_i_i_reg_167[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2143$360'.
     1/1: $0\sub_i_i_i_reg_177[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2137$358'.
     1/1: $0\mul_i_i_i_reg_187[15:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2125$354'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2117$352'.
     1/1: $0\ap_CS_fsm[16:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$351'.
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1937$336'.
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1902$321'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1894$317'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1886$313'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1878$302'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1870$295'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1862$284'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1854$277'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1846$273'.
     1/1: $1\ap_sig_allocacmp_outputRow_12_3_load[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1838$269'.
     1/1: $1\ap_sig_allocacmp_outputRow_12_2_load[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1830$265'.
     1/1: $1\ap_sig_allocacmp_outputRow_12_1_load[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1822$261'.
     1/1: $1\ap_sig_allocacmp_outputRow_12_0_load[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1814$259'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1806$255'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1798$251'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1790$249'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1784$245'.
     1/1: $0\outputRow_12_3[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1778$241'.
     1/1: $0\outputRow_12_2[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1772$237'.
     1/1: $0\outputRow_12_1[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1766$233'.
     1/1: $0\outputRow_12_0[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1760$231'.
     1/1: $0\outputCount_4[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1754$227'.
     1/1: $0\outputChanIdx_4[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1748$225'.
     1/1: $0\icmp_ln88_reg_317[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1742$223'.
     1/1: $0\add_ln94_reg_304[9:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1734$216'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1722$212'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1714$210'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1585$208'.
     1/2: $0\sr_1[4:0]
     2/2: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1518$207'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1517$206'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1516$205'.
Creating decoders for process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471$176'.
     1/1: $1\q[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
     1/7: $0\sr_6[4:0]
     2/7: $0\sr_5[4:0]
     3/7: $0\sr_4[4:0]
     4/7: $0\sr_3[4:0]
     5/7: $0\sr_2[4:0]
     6/7: $0\sr_1[4:0]
     7/7: $0\sr_0[4:0]
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1388$174'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1387$173'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1386$172'.
Creating decoders for process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341$143'.
     1/1: $1\q[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
     1/7: $0\sr_6[9:0]
     2/7: $0\sr_5[9:0]
     3/7: $0\sr_4[9:0]
     4/7: $0\sr_3[9:0]
     5/7: $0\sr_2[9:0]
     6/7: $0\sr_1[9:0]
     7/7: $0\sr_0[9:0]
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1258$141'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1257$140'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1256$139'.
Creating decoders for process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1205$109'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1138$108'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1137$107'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1136$106'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1085$76'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1018$75'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1017$74'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1016$73'.
Creating decoders for process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$44'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:784$10'.
     1/1: $0\ap_sync_reg_tdf6_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:772$6'.
     1/1: $0\ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619': $auto$proc_dlatch.cc:427:proc_dlatch$5314
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7574$2617'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616': $auto$proc_dlatch.cc:427:proc_dlatch$5323
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7475$2606'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\reg_valid1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6091$3080'.
No latch inferred for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\reg_q1' from process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6090$3079'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5252$2777'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5251$2776'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5177$1960'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5158$1956'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\start_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5150$1952'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\real_start' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5142$1948'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5134$1933'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5126$1918'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5118$1911'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5110$1896'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5102$1889'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5094$1874'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5086$1867'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5078$1852'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5070$1845'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_k_17_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5060$1830'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_j_17_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5046$1824'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_phi_mux_j_17_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5036$1809'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5028$1805'.
No latch inferred for signal `\td_fused_top_tdf6_get_next_ijk.\ap_done' from process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5020$1790'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_block_state1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4775$1677'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4712$1625'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4704$1610'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4696$1595'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4688$1588'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4680$1581'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4672$1566'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4664$1551'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4656$1544'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4648$1537'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\in_data_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4640$1513'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4632$1497'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4624$1481'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4614$1470'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4604$1459'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4596$1447'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4588$1435'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4578$1424'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4568$1413'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_ready' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4560$1411'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4552$1403'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4544$1397'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4536$1393'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_done' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4528$1391'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4520$1389'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_block_state1' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4206$1316'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_NS_fsm' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4163$1277'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4155$1271'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4147$1267'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\indices_23_read' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4139$1258'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\indices_23_blk_n' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4131$1251'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\filter_data_ce0' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4123$1231'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_ready' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4115$1229'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4107$1221'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_idle_pp0' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4099$1213'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_idle' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4091$1209'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_done' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4083$1207'.
No latch inferred for signal `\td_fused_top_tdf6_readFilters46.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4075$1205'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_block_state1' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3830$1126'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3789$1090'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3781$1084'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\products_0_we0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3773$1078'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\products_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3765$1074'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3757$1068'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_ready' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3749$1066'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3741$1052'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_idle' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3733$1048'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_done' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3725$1046'.
No latch inferred for signal `\td_fused_top_tdf6_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3717$1044'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_condition_517' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3371$934'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_block_state1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3347$930'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3235$880'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3221$859'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3207$838'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3193$817'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3179$796'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_ready' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3171$794'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3163$786'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3145$778'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3137$772'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_idle' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3129$768'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_done' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3121$766'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3113$764'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_we1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3105$760'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_we0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3097$756'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3089$754'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3081$752'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3073$728'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3065$704'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3047$690'.
No latch inferred for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3029$676'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_block_state1' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2664$535'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2615$524'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_ready' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2607$520'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_idle' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2599$516'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\ap_done' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2591$512'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2583$510'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_8_ap_vld' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2575$506'.
No latch inferred for signal `\td_fused_top_tdf6_accum_2.\accum_in_8' from process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2567$502'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2427$466'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2414$465'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_return' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2406$458'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2398$451'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2390$447'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc413.\ap_done' from process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2382$440'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_block_state1' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2287$412'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2204$403'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\indices_23_read' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2196$394'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2188$387'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_ready' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2180$385'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_idle' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2172$381'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\ap_done' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2164$379'.
No latch inferred for signal `\td_fused_top_tdf6_adjust.\adjustments_ce0' from process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2156$364'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1937$336'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1902$321'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1894$317'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1886$313'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1878$302'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1870$295'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1862$284'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1854$277'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_12_3_load' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1846$273'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_12_2_load' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1838$269'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_12_1_load' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1830$265'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_sig_allocacmp_outputRow_12_0_load' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1822$261'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1814$259'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1806$255'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1798$251'.
No latch inferred for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1790$249'.
No latch inferred for signal `\td_fused_top_fifo_w5_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209'.
No latch inferred for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471$176'.
No latch inferred for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341$143'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110'.
No latch inferred for signal `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
  created $dff cell `$procdff$5324' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
  created $dff cell `$procdff$5325' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_3_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
  created $dff cell `$procdff$5326' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6890$3094'.
  created $dff cell `$procdff$5327' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6886$3093'.
  created $dff cell `$procdff$5328' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6879$3092'.
  created $dff cell `$procdff$5329' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6879$3092'.
  created $dff cell `$procdff$5330' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
  created $dff cell `$procdff$5331' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
  created $dff cell `$procdff$5332' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_2_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
  created $dff cell `$procdff$5333' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6413$3090'.
  created $dff cell `$procdff$5334' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6409$3089'.
  created $dff cell `$procdff$5335' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6402$3088'.
  created $dff cell `$procdff$5336' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6402$3088'.
  created $dff cell `$procdff$5337' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\dout_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6482$3086'.
  created $dff cell `$procdff$5338' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\ce_r' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6478$3085'.
  created $dff cell `$procdff$5339' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din0_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6471$3084'.
  created $dff cell `$procdff$5340' with positive edge clock.
Creating register for signal `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.\din1_buf1' using process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6471$3084'.
  created $dff cell `$procdff$5341' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
  created $dff cell `$procdff$5342' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
  created $dff cell `$procdff$5343' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6346$2477_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
  created $dff cell `$procdff$5344' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
  created $dff cell `$procdff$5345' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
  created $dff cell `$procdff$5346' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
  created $dff cell `$procdff$5347' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6336$2476_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
  created $dff cell `$procdff$5348' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6254$3062'.
  created $dff cell `$procdff$5349' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6244$3054'.
  created $dff cell `$procdff$5350' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6234$3046'.
  created $dff cell `$procdff$5351' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039'.
  created $dff cell `$procdff$5352' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039'.
  created $dff cell `$procdff$5353' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6212$3037'.
  created $dff cell `$procdff$5354' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6203$3035'.
  created $dff cell `$procdff$5355' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6191$3031'.
  created $dff cell `$procdff$5356' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6179$3027'.
  created $dff cell `$procdff$5357' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
  created $dff cell `$procdff$5358' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
  created $dff cell `$procdff$5359' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
  created $dff cell `$procdff$5360' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6036$2322_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
  created $dff cell `$procdff$5361' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
  created $dff cell `$procdff$5362' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
  created $dff cell `$procdff$5363' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
  created $dff cell `$procdff$5364' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6026$2321_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
  created $dff cell `$procdff$5365' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5940$2937'.
  created $dff cell `$procdff$5366' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5930$2929'.
  created $dff cell `$procdff$5367' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5920$2921'.
  created $dff cell `$procdff$5368' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5908$2917'.
  created $dff cell `$procdff$5369' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5896$2913'.
  created $dff cell `$procdff$5370' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5812$2274'.
  created $dff cell `$procdff$5371' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
  created $dff cell `$procdff$5372' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
  created $dff cell `$procdff$5373' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
  created $dff cell `$procdff$5374' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5806$2262_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
  created $dff cell `$procdff$5375' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\empty_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5728$2886'.
  created $dff cell `$procdff$5376' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\full_n' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5718$2878'.
  created $dff cell `$procdff$5377' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\count' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5708$2870'.
  created $dff cell `$procdff$5378' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\reg_q1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863'.
  created $dff cell `$procdff$5379' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\reg_valid1' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863'.
  created $dff cell `$procdff$5380' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\reg_q0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856'.
  created $dff cell `$procdff$5381' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\reg_valid0' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856'.
  created $dff cell `$procdff$5382' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\prev_tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5673$2854'.
  created $dff cell `$procdff$5383' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\prev_iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5664$2852'.
  created $dff cell `$procdff$5384' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\tptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5652$2848'.
  created $dff cell `$procdff$5385' with positive edge clock.
Creating register for signal `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.\iptr' using process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5640$2844'.
  created $dff cell `$procdff$5386' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
  created $dff cell `$procdff$5387' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
  created $dff cell `$procdff$5388' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5507$2113_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
  created $dff cell `$procdff$5389' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
  created $dff cell `$procdff$5390' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
  created $dff cell `$procdff$5391' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
  created $dff cell `$procdff$5392' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5497$2112_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
  created $dff cell `$procdff$5393' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5415$2759'.
  created $dff cell `$procdff$5394' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5405$2751'.
  created $dff cell `$procdff$5395' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5395$2743'.
  created $dff cell `$procdff$5396' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736'.
  created $dff cell `$procdff$5397' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736'.
  created $dff cell `$procdff$5398' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5373$2734'.
  created $dff cell `$procdff$5399' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5364$2732'.
  created $dff cell `$procdff$5400' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5352$2728'.
  created $dff cell `$procdff$5401' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5340$2724'.
  created $dff cell `$procdff$5402' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\k_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5014$1775'.
  created $dff cell `$procdff$5403' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\j_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5008$1758'.
  created $dff cell `$procdff$5404' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\i_1' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5002$1739'.
  created $dff cell `$procdff$5405' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4990$1733'.
  created $dff cell `$procdff$5406' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4978$1716'.
  created $dff cell `$procdff$5407' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4970$1714'.
  created $dff cell `$procdff$5408' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\kk_0_i_i_reg_180_pp0_iter1_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_459' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
  created $dff cell `$procdff$5410' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_459_pp0_iter1_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
  created $dff cell `$procdff$5411' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\empty_80_reg_473' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_11_reg_479' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
  created $dff cell `$procdff$5413' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_12_reg_484' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
  created $dff cell `$procdff$5414' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\trunc_ln135_reg_434' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\col_coord_reg_439' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
  created $dff cell `$procdff$5416' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\is_padding_reg_444' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
  created $dff cell `$procdff$5417' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln32_reg_454' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4490$1375'.
  created $dff cell `$procdff$5418' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln25_reg_468' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4484$1367'.
  created $dff cell `$procdff$5419' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4476$1358'.
  created $dff cell `$procdff$5420' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4464$1346'.
  created $dff cell `$procdff$5421' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4454$1341'.
  created $dff cell `$procdff$5422' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4442$1333'.
  created $dff cell `$procdff$5423' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_done_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4430$1329'.
  created $dff cell `$procdff$5424' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4422$1327'.
  created $dff cell `$procdff$5425' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\tmp_reg_144 [6:0]' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4236$1325'.
  created $dff cell `$procdff$5426' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\tmp_reg_144 [11:7]' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4069$1203'.
  created $dff cell `$procdff$5427' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\kk_0_0_i_i_reg_93_pp0_iter2_reg' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4062$1201'.
  created $dff cell `$procdff$5428' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\icmp_ln49_reg_154_pp0_iter2_reg' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4062$1201'.
  created $dff cell `$procdff$5429' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\kk_0_0_i_i_reg_93_pp0_iter1_reg' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
  created $dff cell `$procdff$5430' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\icmp_ln49_reg_154' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
  created $dff cell `$procdff$5431' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\icmp_ln49_reg_154_pp0_iter1_reg' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
  created $dff cell `$procdff$5432' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\add_ln49_reg_149' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4048$1191'.
  created $dff cell `$procdff$5433' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4040$1175'.
  created $dff cell `$procdff$5434' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4028$1164'.
  created $dff cell `$procdff$5435' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4018$1161'.
  created $dff cell `$procdff$5436' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156'.
  created $dff cell `$procdff$5437' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3992$1141'.
  created $dff cell `$procdff$5438' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_done_reg' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3980$1137'.
  created $dff cell `$procdff$5439' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readFilters46.\ap_CS_fsm' using process `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3972$1135'.
  created $dff cell `$procdff$5440' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111 [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5441' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5442' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5443' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5444' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5445' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:8]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
  created $dff cell `$procdff$5446' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\mul_reg_136' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3711$1040'.
  created $dff cell `$procdff$5447' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3704$1034'.
  created $dff cell `$procdff$5448' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3704$1034'.
  created $dff cell `$procdff$5449' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111 [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3698$1028'.
  created $dff cell `$procdff$5450' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5451' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5452' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5453' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5454' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5455' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5456' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5457' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
  created $dff cell `$procdff$5458' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
  created $dff cell `$procdff$5459' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
  created $dff cell `$procdff$5460' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
  created $dff cell `$procdff$5461' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3669$1008'.
  created $dff cell `$procdff$5462' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3657$999'.
  created $dff cell `$procdff$5463' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3647$996'.
  created $dff cell `$procdff$5464' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3637$993'.
  created $dff cell `$procdff$5465' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3627$990'.
  created $dff cell `$procdff$5466' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3617$987'.
  created $dff cell `$procdff$5467' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982'.
  created $dff cell `$procdff$5468' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3591$969'.
  created $dff cell `$procdff$5469' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_done_reg' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3579$965'.
  created $dff cell `$procdff$5470' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3571$963'.
  created $dff cell `$procdff$5471' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3023$670'.
  created $dff cell `$procdff$5472' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
  created $dff cell `$procdff$5473' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
  created $dff cell `$procdff$5474' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\tmp_reg_494_pp0_iter2_reg' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
  created $dff cell `$procdff$5475' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3008$658'.
  created $dff cell `$procdff$5476' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3008$658'.
  created $dff cell `$procdff$5477' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3001$650'.
  created $dff cell `$procdff$5478' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3001$650'.
  created $dff cell `$procdff$5479' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2994$642'.
  created $dff cell `$procdff$5480' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2994$642'.
  created $dff cell `$procdff$5481' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2987$634'.
  created $dff cell `$procdff$5482' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2987$634'.
  created $dff cell `$procdff$5483' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_27_reg_583' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2980$626'.
  created $dff cell `$procdff$5484' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_28_reg_588' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2980$626'.
  created $dff cell `$procdff$5485' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\add_ln25_reg_558' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
  created $dff cell `$procdff$5486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_25_reg_563' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
  created $dff cell `$procdff$5487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_26_reg_568' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
  created $dff cell `$procdff$5488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_23_reg_538' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2965$610'.
  created $dff cell `$procdff$5489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_24_reg_543' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2965$610'.
  created $dff cell `$procdff$5490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2958$602'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\accum_in_0_load_22_reg_523' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2958$602'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\x_reg_170' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2950$588'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\q_reg_278' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2942$583'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2930$566'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2920$561'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2908$548'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_done_reg' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2896$544'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2888$542'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\add_ln57_reg_91' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2561$500'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2553$492'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2545$484'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\ap_done_reg' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2533$478'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2525$476'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_accum_2.\accum_in_8_preg' using process `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2515$471'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc413.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2372$432'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc413.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2360$423'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc413.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2352$421'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\tmp_34_i_i_reg_167' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2149$362'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\tmp_35_i_i_reg_172' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2149$362'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\sub_i_i_i_reg_177' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2143$360'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\mul_i_i_i_reg_187' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2137$358'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\ap_done_reg' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2125$354'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2117$352'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_12_3' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1784$245'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_12_2' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1778$241'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_12_1' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1772$237'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputRow_12_0' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1766$233'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputCount_4' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1760$231'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\outputChanIdx_4' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1754$227'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1748$225'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\add_ln94_reg_304' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1742$223'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1734$216'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1722$212'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1714$210'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1585$208'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1585$208'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
  created $dff cell `$procdff$5529' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
  created $dff cell `$procdff$5530' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5531' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5532' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5533' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5534' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5535' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5536' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
  created $dff cell `$procdff$5537' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
  created $dff cell `$procdff$5538' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
  created $dff cell `$procdff$5539' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w5_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
  created $dff cell `$procdff$5540' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5541' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5542' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5543' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5544' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5545' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5546' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
  created $dff cell `$procdff$5547' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
  created $dff cell `$procdff$5548' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
  created $dff cell `$procdff$5549' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w10_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
  created $dff cell `$procdff$5550' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1205$109'.
  created $dff cell `$procdff$5551' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1205$109'.
  created $dff cell `$procdff$5552' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
  created $dff cell `$procdff$5553' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
  created $dff cell `$procdff$5554' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x3.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
  created $dff cell `$procdff$5555' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1085$76'.
  created $dff cell `$procdff$5556' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1085$76'.
  created $dff cell `$procdff$5557' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters46_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
  created $dff cell `$procdff$5558' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters46_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
  created $dff cell `$procdff$5559' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf6_readFilters46_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
  created $dff cell `$procdff$5560' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.\ap_sync_reg_tdf6_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:784$10'.
  created $dff cell `$procdff$5561' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.\ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:772$6'.
  created $dff cell `$procdff$5562' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7583$2619'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7574$2617'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7538$2616'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7475$2606'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7409$2592'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7390$2591'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:7087$2544'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
Removing empty process `td_fused_top_ap_hadd_3_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6911$2543'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6890$3094'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6890$3094'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6886$3093'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6879$3092'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6879$3092'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6592$2508'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
Removing empty process `td_fused_top_ap_hmul_2_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6503$2507'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6413$3090'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6413$3090'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6409$3089'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6402$3088'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6402$3088'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6482$3086'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6482$3086'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6478$3085'.
Found and cleaned up 1 empty switch in `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6471$3084'.
Removing empty process `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6471$3084'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6342$2489'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6332$2478'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6094$3083'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6093$3082'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6092$3081'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6091$3080'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6090$3079'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6089$3078'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6088$3077'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6087$3076'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6086$3075'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6085$3074'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6084$3073'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6254$3062'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6254$3062'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6244$3054'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6244$3054'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6234$3046'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6234$3046'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6221$3039'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6212$3037'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6212$3037'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6203$3035'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6203$3035'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6191$3031'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6191$3031'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6179$3027'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6179$3027'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6032$2334'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6022$2323'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5857$2952'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5856$2951'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5855$2950'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5854$2949'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5853$2948'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5940$2937'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5940$2937'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5930$2929'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5930$2929'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5920$2921'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5920$2921'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5908$2917'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5908$2917'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5896$2913'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5896$2913'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5812$2274'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5812$2274'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5802$2263'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5562$2907'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5561$2906'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5560$2905'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5559$2904'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5558$2903'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5557$2902'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5556$2901'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5555$2900'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5554$2899'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5553$2898'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5552$2897'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5728$2886'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5728$2886'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5718$2878'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5718$2878'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5708$2870'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5708$2870'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5695$2863'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5682$2856'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5673$2854'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5673$2854'.
Found and cleaned up 1 empty switch in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5664$2852'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5664$2852'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5652$2848'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5652$2848'.
Found and cleaned up 3 empty switches in `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5640$2844'.
Removing empty process `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5640$2844'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5503$2125'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5493$2114'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5255$2780'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5254$2779'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5253$2778'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5252$2777'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5251$2776'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5250$2775'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5249$2774'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5248$2773'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5247$2772'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5246$2771'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5245$2770'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5415$2759'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5415$2759'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5405$2751'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5405$2751'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5395$2743'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5395$2743'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5382$2736'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5373$2734'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5373$2734'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5364$2732'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5364$2732'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5352$2728'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5352$2728'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5340$2724'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5340$2724'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1980'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5177$1960'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5158$1956'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5158$1956'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5150$1952'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5150$1952'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5142$1948'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5142$1948'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5134$1933'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5134$1933'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5126$1918'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5126$1918'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5118$1911'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5118$1911'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5110$1896'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5110$1896'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5102$1889'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5102$1889'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5094$1874'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5094$1874'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5086$1867'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5086$1867'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5078$1852'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5078$1852'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5070$1845'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5070$1845'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5060$1830'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5060$1830'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5046$1824'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5046$1824'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5036$1809'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5036$1809'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5028$1805'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5028$1805'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5020$1790'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5020$1790'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5014$1775'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5014$1775'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5008$1758'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5008$1758'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5002$1739'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5002$1739'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4990$1733'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4990$1733'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4978$1716'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4978$1716'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4970$1714'.
Removing empty process `td_fused_top_tdf6_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4970$1714'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1713'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4775$1677'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4712$1625'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4712$1625'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4704$1610'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4704$1610'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4696$1595'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4696$1595'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4688$1588'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4688$1588'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4680$1581'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4680$1581'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4672$1566'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4672$1566'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4664$1551'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4664$1551'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4656$1544'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4656$1544'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4648$1537'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4648$1537'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4640$1513'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4640$1513'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4632$1497'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4632$1497'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4624$1481'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4624$1481'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4614$1470'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4614$1470'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4604$1459'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4604$1459'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4596$1447'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4596$1447'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4588$1435'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4588$1435'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4578$1424'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4578$1424'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4568$1413'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4568$1413'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4560$1411'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4560$1411'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4552$1403'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4552$1403'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4544$1397'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4544$1397'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4536$1393'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4536$1393'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4528$1391'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4528$1391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4520$1389'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4520$1389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4512$1385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4504$1379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4496$1377'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4490$1375'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4490$1375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4484$1367'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4484$1367'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4476$1358'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4476$1358'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4464$1346'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4464$1346'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4454$1341'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4454$1341'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4442$1333'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4442$1333'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4430$1329'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4430$1329'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4422$1327'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4422$1327'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1326'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4236$1325'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4206$1316'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4163$1277'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4163$1277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4155$1271'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4155$1271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4147$1267'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4147$1267'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4139$1258'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4139$1258'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4131$1251'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4131$1251'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4123$1231'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4123$1231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4115$1229'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4115$1229'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4107$1221'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4107$1221'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4099$1213'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4099$1213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4091$1209'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4091$1209'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4083$1207'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4083$1207'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4075$1205'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4075$1205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4069$1203'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4069$1203'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4062$1201'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4062$1201'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4054$1197'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4048$1191'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4048$1191'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4040$1175'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4040$1175'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4028$1164'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4028$1164'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4018$1161'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4018$1161'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4004$1156'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3992$1141'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3992$1141'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3980$1137'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3980$1137'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3972$1135'.
Removing empty process `td_fused_top_tdf6_readFilters46.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3972$1135'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$1134'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3862$1133'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3830$1126'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3789$1090'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3789$1090'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3781$1084'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3781$1084'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3773$1078'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3773$1078'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3765$1074'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3765$1074'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3757$1068'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3757$1068'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3749$1066'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3749$1066'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3741$1052'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3741$1052'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3733$1048'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3733$1048'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3725$1046'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3725$1046'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3717$1044'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3717$1044'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3711$1040'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3711$1040'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3704$1034'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3704$1034'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3698$1028'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3698$1028'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3685$1026'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3677$1022'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3669$1008'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3669$1008'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3657$999'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3657$999'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3647$996'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3647$996'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3637$993'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3637$993'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3627$990'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3627$990'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3617$987'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3617$987'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3603$982'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3591$969'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3591$969'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3579$965'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3579$965'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3571$963'.
Removing empty process `td_fused_top_tdf6_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3571$963'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$962'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3371$934'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3347$930'.
Found and cleaned up 9 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3235$880'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3235$880'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3221$859'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3221$859'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3207$838'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3207$838'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3193$817'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3193$817'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3179$796'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3179$796'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3171$794'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3171$794'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3163$786'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3163$786'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3145$778'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3145$778'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3137$772'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3137$772'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3129$768'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3129$768'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3121$766'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3121$766'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3113$764'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3113$764'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3105$760'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3105$760'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3097$756'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3097$756'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3089$754'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3089$754'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3081$752'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3081$752'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3073$728'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3073$728'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3065$704'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3065$704'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3047$690'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3047$690'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3029$676'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3029$676'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3023$670'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3023$670'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3015$666'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3008$658'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3008$658'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3001$650'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3001$650'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2994$642'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2994$642'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2987$634'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2987$634'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2980$626'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2980$626'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2972$618'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2965$610'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2965$610'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2958$602'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2958$602'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2950$588'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2950$588'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2942$583'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2942$583'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2930$566'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2930$566'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2920$561'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2920$561'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2908$548'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2908$548'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2896$544'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2896$544'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2888$542'.
Removing empty process `td_fused_top_tdf6_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2888$542'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$541'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2664$535'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2615$524'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2615$524'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2607$520'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2607$520'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2599$516'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2599$516'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2591$512'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2591$512'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2583$510'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2583$510'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2575$506'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2575$506'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2567$502'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2567$502'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2561$500'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2561$500'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2553$492'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2553$492'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2545$484'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2545$484'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2533$478'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2533$478'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2525$476'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2525$476'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2515$471'.
Removing empty process `td_fused_top_tdf6_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2515$471'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$470'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2427$466'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2414$465'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2414$465'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2406$458'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2406$458'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2398$451'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2398$451'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2390$447'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2390$447'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2382$440'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2382$440'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2372$432'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2372$432'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2360$423'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2360$423'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2352$421'.
Removing empty process `td_fused_top_Block_entry_proc_proc413.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2352$421'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$420'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2287$412'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2204$403'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2204$403'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2196$394'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2196$394'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2188$387'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2188$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2180$385'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2180$385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2172$381'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2172$381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2164$379'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2164$379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2156$364'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2156$364'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2149$362'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2149$362'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2143$360'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2143$360'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2137$358'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2137$358'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2125$354'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2125$354'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2117$352'.
Removing empty process `td_fused_top_tdf6_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2117$352'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$351'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1937$336'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1902$321'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1902$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1894$317'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1894$317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1886$313'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1886$313'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1878$302'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1878$302'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1870$295'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1870$295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1862$284'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1862$284'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1854$277'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1854$277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1846$273'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1846$273'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1838$269'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1838$269'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1830$265'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1830$265'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1822$261'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1822$261'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1814$259'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1814$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1806$255'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1806$255'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1798$251'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1798$251'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1790$249'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1790$249'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1784$245'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1784$245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1778$241'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1778$241'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1772$237'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1772$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1766$233'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1766$233'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1760$231'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1760$231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1754$227'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1754$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1748$225'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1748$225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1742$223'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1742$223'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1734$216'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1734$216'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1722$212'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1722$212'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1714$210'.
Removing empty process `td_fused_top_tdf6_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1714$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1596$209'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1585$208'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1585$208'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1518$207'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1517$206'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1516$205'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
Removing empty process `td_fused_top_fifo_w5_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1525$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471$176'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1471$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1455$175'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1388$174'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1387$173'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1386$172'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
Removing empty process `td_fused_top_fifo_w5_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1395$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341$143'.
Removing empty process `td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1341$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
Removing empty process `td_fused_top_fifo_w10_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1325$142'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1258$141'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1257$140'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1256$139'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
Removing empty process `td_fused_top_fifo_w10_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1265$111'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1216$110'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1205$109'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1138$108'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1137$107'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1136$106'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1145$78'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1096$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1085$76'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1018$75'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1017$74'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1016$73'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
Removing empty process `td_fused_top_start_for_tdf6_readFilters46_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1025$45'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:0$44'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:784$10'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:784$10'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:772$6'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP37644.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:772$6'.
Cleaned up 459 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~259 debug messages>
Optimizing module td_fused_top_tdf6_readFilters46.
<suppressed ~135 debug messages>
Optimizing module td_fused_top_tdf6_dot_product.
<suppressed ~139 debug messages>
Optimizing module td_fused_top_tdf6_accum_1.
<suppressed ~330 debug messages>
Optimizing module td_fused_top_tdf6_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc413.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf6_adjust.
<suppressed ~33 debug messages>
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.
<suppressed ~59 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
<suppressed ~13 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_readFilters46.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc413.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x.
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S_x.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~339 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readFilters46'.
<suppressed ~132 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
<suppressed ~96 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc413'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
<suppressed ~117 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
<suppressed ~3 debug messages>
Removed a total of 730 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6677$2510: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6677$2510: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3371.
    dead port 2/2 on $mux $procmux$3365.
    dead port 2/2 on $mux $procmux$3359.
    dead port 2/2 on $mux $procmux$3344.
    dead port 2/2 on $mux $procmux$3338.
    dead port 2/2 on $mux $procmux$3332.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3491.
    dead port 2/2 on $mux $procmux$3485.
    dead port 2/2 on $mux $procmux$3479.
    dead port 2/2 on $mux $procmux$3461.
    dead port 2/2 on $mux $procmux$3455.
    dead port 2/2 on $mux $procmux$3449.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3563.
    dead port 2/2 on $mux $procmux$3557.
    dead port 2/2 on $mux $procmux$3551.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3694.
    dead port 2/2 on $mux $procmux$3688.
    dead port 2/2 on $mux $procmux$3682.
    dead port 2/2 on $mux $procmux$3667.
    dead port 2/2 on $mux $procmux$3661.
    dead port 2/2 on $mux $procmux$3655.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3808.
    dead port 1/2 on $mux $procmux$3796.
    dead port 2/2 on $mux $procmux$3796.
    dead port 2/2 on $mux $procmux$3818.
    dead port 2/2 on $mux $procmux$3820.
    dead port 2/2 on $mux $procmux$3826.
    dead port 1/2 on $mux $procmux$3784.
    dead port 2/2 on $mux $procmux$3784.
    dead port 1/2 on $mux $procmux$3802.
    dead port 2/2 on $mux $procmux$3802.
    dead port 1/2 on $mux $procmux$3790.
    dead port 2/2 on $mux $procmux$3790.
    dead port 1/2 on $mux $procmux$3835.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3951.
    dead port 1/2 on $mux $procmux$3921.
    dead port 2/2 on $mux $procmux$3921.
    dead port 1/2 on $mux $procmux$3960.
    dead port 1/2 on $mux $procmux$3885.
    dead port 2/2 on $mux $procmux$3895.
    dead port 1/2 on $mux $procmux$3975.
    dead port 1/2 on $mux $procmux$3984.
    dead port 2/2 on $mux $procmux$3876.
    dead port 2/2 on $mux $procmux$3905.
    dead port 2/2 on $mux $procmux$3887.
    dead port 1/2 on $mux $procmux$3933.
    dead port 2/2 on $mux $procmux$3933.
    dead port 1/2 on $mux $procmux$3924.
    dead port 2/2 on $mux $procmux$3924.
    dead port 1/2 on $mux $procmux$3936.
    dead port 2/2 on $mux $procmux$3936.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters46..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4148.
    dead port 2/2 on $mux $procmux$4148.
    dead port 1/2 on $mux $procmux$4106.
    dead port 2/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4072.
    dead port 2/2 on $mux $procmux$4074.
    dead port 2/2 on $mux $procmux$4081.
    dead port 2/2 on $mux $procmux$4089.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4211.
    dead port 2/2 on $mux $procmux$4203.
    dead port 1/2 on $mux $procmux$4280.
    dead port 2/2 on $mux $procmux$4280.
    dead port 2/2 on $mux $procmux$4196.
    dead port 1/2 on $mux $procmux$4194.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4568.
    dead port 1/2 on $mux $procmux$4640.
    dead port 1/2 on $mux $procmux$4643.
    dead port 1/2 on $mux $procmux$4646.
    dead port 2/2 on $mux $procmux$4648.
    dead port 1/2 on $mux $procmux$4655.
    dead port 1/2 on $mux $procmux$4658.
    dead port 1/2 on $mux $procmux$4549.
    dead port 2/2 on $mux $procmux$4660.
    dead port 1/2 on $mux $procmux$4571.
    dead port 1/2 on $mux $procmux$4667.
    dead port 2/2 on $mux $procmux$4669.
    dead port 2/2 on $mux $procmux$4340.
    dead port 2/2 on $mux $procmux$4675.
    dead port 2/2 on $mux $procmux$4349.
    dead port 2/2 on $mux $procmux$4357.
    dead port 1/2 on $mux $procmux$4685.
    dead port 2/2 on $mux $procmux$4360.
    dead port 1/2 on $mux $procmux$4688.
    dead port 1/2 on $mux $procmux$4453.
    dead port 2/2 on $mux $procmux$4573.
    dead port 1/2 on $mux $procmux$4691.
    dead port 2/2 on $mux $procmux$4693.
    dead port 1/2 on $mux $procmux$4700.
    dead port 1/2 on $mux $procmux$4703.
    dead port 2/2 on $mux $procmux$4705.
    dead port 1/2 on $mux $procmux$4712.
    dead port 2/2 on $mux $procmux$4714.
    dead port 2/2 on $mux $procmux$4362.
    dead port 2/2 on $mux $procmux$4720.
    dead port 1/2 on $mux $procmux$4565.
    dead port 2/2 on $mux $procmux$4372.
    dead port 2/2 on $mux $procmux$4381.
    dead port 2/2 on $mux $procmux$4384.
    dead port 1/2 on $mux $procmux$4580.
    dead port 2/2 on $mux $procmux$4386.
    dead port 1/2 on $mux $procmux$4583.
    dead port 2/2 on $mux $procmux$4397.
    dead port 2/2 on $mux $procmux$4409.
    dead port 2/2 on $mux $procmux$4422.
    dead port 2/2 on $mux $procmux$4585.
    dead port 1/2 on $mux $procmux$4438.
    dead port 1/2 on $mux $procmux$4441.
    dead port 1/2 on $mux $procmux$4444.
    dead port 1/2 on $mux $procmux$4450.
    dead port 1/2 on $mux $procmux$4459.
    dead port 1/2 on $mux $procmux$4468.
    dead port 1/2 on $mux $procmux$4471.
    dead port 1/2 on $mux $procmux$4474.
    dead port 1/2 on $mux $procmux$4480.
    dead port 1/2 on $mux $procmux$4483.
    dead port 1/2 on $mux $procmux$4489.
    dead port 1/2 on $mux $procmux$4592.
    dead port 1/2 on $mux $procmux$4498.
    dead port 2/2 on $mux $procmux$4594.
    dead port 1/2 on $mux $procmux$4501.
    dead port 1/2 on $mux $procmux$4504.
    dead port 1/2 on $mux $procmux$4510.
    dead port 1/2 on $mux $procmux$4513.
    dead port 1/2 on $mux $procmux$4519.
    dead port 2/2 on $mux $procmux$4600.
    dead port 1/2 on $mux $procmux$4528.
    dead port 1/2 on $mux $procmux$4531.
    dead port 1/2 on $mux $procmux$4534.
    dead port 1/2 on $mux $procmux$4540.
    dead port 1/2 on $mux $procmux$4543.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4830.
    dead port 2/2 on $mux $procmux$4818.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc413..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2291$419: \grp_fu_77_p2 -> { 1'0 \grp_fu_77_p2 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4963.
    dead port 2/2 on $mux $procmux$4963.
    dead port 2/2 on $mux $procmux$4938.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5019.
    dead port 2/2 on $mux $procmux$5019.
    dead port 2/2 on $mux $procmux$5002.
    dead port 1/2 on $mux $procmux$5025.
    dead port 2/2 on $mux $procmux$5025.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 142 multiplexer ports.
<suppressed ~457 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3111: { $procmux$3155_CMP $procmux$3154_CMP $auto$opt_reduce.cc:134:opt_mux$5601 }
    New ctrl vector for $pmux cell $procmux$3126: { $procmux$3155_CMP $procmux$3154_CMP $auto$opt_reduce.cc:134:opt_mux$5603 }
    New ctrl vector for $pmux cell $procmux$3106: { $procmux$3155_CMP $auto$opt_reduce.cc:134:opt_mux$5605 }
    New ctrl vector for $pmux cell $procmux$3146: { $procmux$3155_CMP $auto$opt_reduce.cc:134:opt_mux$5607 }
    New ctrl vector for $pmux cell $procmux$3121: { $procmux$3155_CMP $procmux$3154_CMP $auto$opt_reduce.cc:134:opt_mux$5609 }
    New ctrl vector for $pmux cell $procmux$3101: { $procmux$3155_CMP $auto$opt_reduce.cc:134:opt_mux$5611 }
    New ctrl vector for $pmux cell $procmux$3116: { $procmux$3155_CMP $procmux$3154_CMP $auto$opt_reduce.cc:134:opt_mux$5613 }
    New ctrl vector for $pmux cell $procmux$3151: { }
    New ctrl vector for $pmux cell $procmux$3096: { $procmux$3155_CMP $auto$opt_reduce.cc:134:opt_mux$5615 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3211: { }
    New ctrl vector for $pmux cell $procmux$3161: { $procmux$3215_CMP $procmux$3214_CMP $auto$opt_reduce.cc:134:opt_mux$5617 }
    New ctrl vector for $pmux cell $procmux$3156: { $procmux$3215_CMP $auto$opt_reduce.cc:134:opt_mux$5619 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3246: { $procmux$3255_CMP $procmux$3253_CMP $auto$opt_reduce.cc:134:opt_mux$5621 }
    New ctrl vector for $pmux cell $procmux$3251: { $procmux$3255_CMP $auto$opt_reduce.cc:134:opt_mux$5623 $procmux$3252_CMP }
    New ctrl vector for $pmux cell $procmux$3236: { $procmux$3255_CMP $procmux$3254_CMP $auto$opt_reduce.cc:134:opt_mux$5625 }
    New ctrl vector for $pmux cell $procmux$3231: { $procmux$3235_CMP $auto$opt_reduce.cc:134:opt_mux$5627 $procmux$3232_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3357:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3357_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3357_Y [0]
      New connections: $procmux$3357_Y [15:1] = { $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] $procmux$3357_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3330:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3330_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3330_Y [0]
      New connections: $procmux$3330_Y [15:1] = { $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] $procmux$3330_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3374:
      Old ports: A=16'0000000000000000, B=$procmux$3357_Y, Y=$procmux$3374_Y
      New ports: A=1'0, B=$procmux$3357_Y [0], Y=$procmux$3374_Y [0]
      New connections: $procmux$3374_Y [15:1] = { $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] $procmux$3374_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3347:
      Old ports: A=16'0000000000000000, B=$procmux$3330_Y, Y=$procmux$3347_Y
      New ports: A=1'0, B=$procmux$3330_Y [0], Y=$procmux$3347_Y [0]
      New connections: $procmux$3347_Y [15:1] = { $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] $procmux$3347_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3477:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3477_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3477_Y [0]
      New connections: $procmux$3477_Y [15:1] = { $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3447:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3447_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3447_Y [0]
      New connections: $procmux$3447_Y [15:1] = { $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] $procmux$3447_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3494:
      Old ports: A=16'0000000000000000, B=$procmux$3477_Y, Y=$procmux$3494_Y
      New ports: A=1'0, B=$procmux$3477_Y [0], Y=$procmux$3494_Y [0]
      New connections: $procmux$3494_Y [15:1] = { $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] $procmux$3494_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3464:
      Old ports: A=16'0000000000000000, B=$procmux$3447_Y, Y=$procmux$3464_Y
      New ports: A=1'0, B=$procmux$3447_Y [0], Y=$procmux$3464_Y [0]
      New connections: $procmux$3464_Y [15:1] = { $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] $procmux$3464_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3549:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3549_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3549_Y [0]
      New connections: $procmux$3549_Y [15:1] = { $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] $procmux$3549_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3566:
      Old ports: A=16'0000000000000000, B=$procmux$3549_Y, Y=$procmux$3566_Y
      New ports: A=1'0, B=$procmux$3549_Y [0], Y=$procmux$3566_Y [0]
      New connections: $procmux$3566_Y [15:1] = { $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] $procmux$3566_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3680:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3680_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3680_Y [0]
      New connections: $procmux$3680_Y [15:1] = { $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] $procmux$3680_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3653:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3653_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3653_Y [0]
      New connections: $procmux$3653_Y [15:1] = { $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] $procmux$3653_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3697:
      Old ports: A=16'0000000000000000, B=$procmux$3680_Y, Y=$procmux$3697_Y
      New ports: A=1'0, B=$procmux$3680_Y [0], Y=$procmux$3697_Y [0]
      New connections: $procmux$3697_Y [15:1] = { $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] $procmux$3697_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3670:
      Old ports: A=16'0000000000000000, B=$procmux$3653_Y, Y=$procmux$3670_Y
      New ports: A=1'0, B=$procmux$3653_Y [0], Y=$procmux$3670_Y [0]
      New connections: $procmux$3670_Y [15:1] = { $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] $procmux$3670_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
    New ctrl vector for $pmux cell $procmux$3908: { $procmux$3906_CMP $procmux$3896_CMP $auto$opt_reduce.cc:134:opt_mux$5629 $procmux$3909_CMP }
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_readFilters46.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc413.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_readFilters46'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc413'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
Removed a total of 43 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5324 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5325 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5326 ($dff) from module td_fused_top_ap_hadd_3_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5330 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5329 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5331 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5332 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5333 ($dff) from module td_fused_top_ap_hmul_2_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5337 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5336 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5341 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5340 ($dff) from module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5345 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6337$2488_DATA, Q = \q0).
Adding SRST signal on $procdff$5349 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3385_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5643 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5357 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3440_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5647 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3438_Y, Q = \iptr).
Adding SRST signal on $procdff$5355 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5356 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3432_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5650 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3430_Y, Q = \tptr).
Adding SRST signal on $procdff$5354 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5352 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3418_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5653 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6226$3045_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5353 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3412_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5655 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3412_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5351 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3404_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5659 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3404_Y, Q = \count).
Adding SRST signal on $procdff$5350 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3396_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5663 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 (D = $procmux$3396_Y, Q = \full_n).
Adding EN signal on $procdff$5362 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6027$2333_DATA, Q = \q0).
Adding EN signal on $procdff$5358 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:6037$2344_DATA, Q = \q1).
Adding SRST signal on $procdff$5369 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3532_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5669 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3530_Y, Q = \tptr).
Adding SRST signal on $procdff$5370 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3540_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5671 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3538_Y, Q = \iptr).
Adding SRST signal on $procdff$5367 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3516_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5673 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3516_Y, Q = \full_n).
Adding SRST signal on $procdff$5368 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3524_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5677 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3524_Y, Q = \count).
Adding SRST signal on $procdff$5366 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = $procmux$3505_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5681 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5371 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5815$2275_DATA, Q = \q1).
Adding EN signal on $procdff$5372 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5807$2273_DATA, Q = \q0).
Adding SRST signal on $procdff$5386 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3646_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5687 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3644_Y, Q = \iptr).
Adding SRST signal on $procdff$5384 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5385 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3638_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5690 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3636_Y, Q = \tptr).
Adding SRST signal on $procdff$5382 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3618_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5692 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3618_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5383 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5381 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3624_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5697 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5687$2862_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5380 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3604_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5699 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3604_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5378 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3596_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5703 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3596_Y, Q = \count).
Adding SRST signal on $procdff$5379 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3610_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5707 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5700$2869_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5376 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3577_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5709 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5377 ($dff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3588_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5713 ($sdff) from module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 (D = $procmux$3588_Y, Q = \full_n).
Adding EN signal on $procdff$5390 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5498$2124_DATA, Q = \q0).
Adding SRST signal on $procdff$5400 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5402 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3763_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5719 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3761_Y, Q = \iptr).
Adding SRST signal on $procdff$5401 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3755_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5721 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3753_Y, Q = \tptr).
Adding SRST signal on $procdff$5399 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5398 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3735_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5724 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3735_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5397 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3741_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5728 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5387$2742_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5396 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3727_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5730 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3727_Y, Q = \count).
Adding SRST signal on $procdff$5395 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3719_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5734 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3719_Y, Q = \full_n).
Adding SRST signal on $procdff$5394 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = $procmux$3708_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5738 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5408 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5407 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3860_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5406 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3855_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5746 ($sdff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3855_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5405 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:5197$1979_Y, Q = \i_1).
Adding SRST signal on $auto$ff.cc:262:slice$5750 ($dffe) from module td_fused_top_tdf6_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i_1, rval = 16'0000000000000000).
Adding EN signal on $procdff$5404 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3829_Y, Q = \j_1).
Adding EN signal on $procdff$5403 ($dff) from module td_fused_top_tdf6_get_next_ijk (D = $procmux$3811_Y, Q = \k_1).
Adding SRST signal on $procdff$5425 ($dff) from module td_fused_top_tdf6_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$5424 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4055_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5423 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4047_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5758 ($sdff) from module td_fused_top_tdf6_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5422 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4042_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5762 ($sdff) from module td_fused_top_tdf6_readInputs (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5421 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4037_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5764 ($sdff) from module td_fused_top_tdf6_readInputs (D = $procmux$4037_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5420 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$4032_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5416 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_12_dout, Q = \col_coord_reg_439).
Adding EN signal on $procdff$5415 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_01_dout [4:0], Q = \trunc_ln135_reg_434).
Adding EN signal on $procdff$5414 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4833$1709_Y, Q = \select_ln33_12_reg_484).
Adding SRST signal on $auto$ff.cc:262:slice$5773 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_12_fu_403_p1, Q = \select_ln33_12_reg_484, rval = 16'0000000000000000).
Adding EN signal on $procdff$5413 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4831$1707_Y, Q = \select_ln33_11_reg_479).
Adding SRST signal on $auto$ff.cc:262:slice$5775 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_11_fu_382_p1, Q = \select_ln33_11_reg_479, rval = 16'0000000000000000).
Adding EN signal on $procdff$5412 ($dff) from module td_fused_top_tdf6_readInputs (D = \kk_0_i_i_reg_180_pp0_iter1_reg [6:0], Q = \empty_80_reg_473).
Adding EN signal on $procdff$5411 ($dff) from module td_fused_top_tdf6_readInputs (D = \icmp_ln25_reg_459, Q = \icmp_ln25_reg_459_pp0_iter1_reg).
Adding EN signal on $procdff$5410 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4809$1697_Y, Q = \icmp_ln25_reg_459).
Adding EN signal on $procdff$5409 ($dff) from module td_fused_top_tdf6_readInputs (D = \kk_0_i_i_reg_180, Q = \kk_0_i_i_reg_180_pp0_iter1_reg).
Adding EN signal on $procdff$5417 ($dff) from module td_fused_top_tdf6_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4817$1698_Y, Q = \is_padding_reg_444).
Adding EN signal on $procdff$5419 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4749$1675_Y, Q = \add_ln25_reg_468).
Adding EN signal on $procdff$5418 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4751$1676_Y, Q = \add_ln32_reg_454).
Adding SRST signal on $procdff$5440 ($dff) from module td_fused_top_tdf6_readFilters46 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5439 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4177_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5438 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4169_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5788 ($sdff) from module td_fused_top_tdf6_readFilters46 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5437 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4164_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5436 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4156_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$5432 ($dff) from module td_fused_top_tdf6_readFilters46 (D = \icmp_ln49_reg_154, Q = \icmp_ln49_reg_154_pp0_iter1_reg).
Adding EN signal on $procdff$5431 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4222$1324_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5430 ($dff) from module td_fused_top_tdf6_readFilters46 (D = \kk_0_0_i_i_reg_93, Q = \kk_0_0_i_i_reg_93_pp0_iter1_reg).
Adding EN signal on $procdff$5427 ($dff) from module td_fused_top_tdf6_readFilters46 (D = \indices_23_dout, Q = \tmp_reg_144 [11:7]).
Setting constant 0-bit at position 0 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 1 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 2 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 3 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 4 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 5 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Setting constant 0-bit at position 6 on $procdff$5426 ($dff) from module td_fused_top_tdf6_readFilters46.
Adding EN signal on $procdff$5433 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:4190$1314_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5435 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4151_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$5434 ($dff) from module td_fused_top_tdf6_readFilters46 (D = $procmux$4146_Y, Q = \kk_0_0_i_i_reg_93).
Adding SRST signal on $procdff$5471 ($dff) from module td_fused_top_tdf6_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5470 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4324_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5469 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4316_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5807 ($sdff) from module td_fused_top_tdf6_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5468 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4311_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5467 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4303_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5466 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4298_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5464 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4288_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5463 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4283_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding EN signal on $procdff$5462 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4278_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5461 ($dff) from module td_fused_top_tdf6_dot_product (D = \idxprom17_0_0_reg_111 [7:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [7:0]).
Adding EN signal on $procdff$5460 ($dff) from module td_fused_top_tdf6_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5459 ($dff) from module td_fused_top_tdf6_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3850$1132_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5450 ($dff) from module td_fused_top_tdf6_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [7:0]).
Adding EN signal on $procdff$5449 ($dff) from module td_fused_top_tdf6_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5448 ($dff) from module td_fused_top_tdf6_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding EN signal on $procdff$5447 ($dff) from module td_fused_top_tdf6_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Adding SRST signal on $procdff$5465 ($dff) from module td_fused_top_tdf6_dot_product (D = $procmux$4293_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Setting constant 0-bit at position 0 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 1 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 2 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 3 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 4 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 5 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 6 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 7 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 8 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 9 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 10 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 11 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 12 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 13 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 14 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 15 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 16 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 17 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 18 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 19 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 20 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 21 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 22 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 23 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 24 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 25 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 26 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 27 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 28 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 29 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 30 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 31 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 32 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 33 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 34 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 35 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 36 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 37 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 38 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 39 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 40 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 41 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 42 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 43 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 44 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 45 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 46 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 47 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 48 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 49 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 50 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 51 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 52 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 53 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 54 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Setting constant 0-bit at position 55 on $procdff$5441 ($dff) from module td_fused_top_tdf6_dot_product.
Adding SRST signal on $procdff$5499 ($dff) from module td_fused_top_tdf6_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$5498 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4798_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5497 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4790_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5831 ($sdff) from module td_fused_top_tdf6_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5496 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4785_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5835 ($sdff) from module td_fused_top_tdf6_accum_1 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5495 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4780_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5837 ($sdff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4780_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$5493 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4770_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5492 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_22_reg_523).
Adding EN signal on $procdff$5491 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5490 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_24_reg_543).
Adding EN signal on $procdff$5489 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_23_reg_538).
Adding EN signal on $procdff$5488 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_26_reg_568).
Adding EN signal on $procdff$5487 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_25_reg_563).
Adding EN signal on $procdff$5486 ($dff) from module td_fused_top_tdf6_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3303$928_Y, Q = \add_ln25_reg_558).
Adding EN signal on $procdff$5485 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_28_reg_588).
Adding EN signal on $procdff$5484 ($dff) from module td_fused_top_tdf6_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_27_reg_583).
Adding EN signal on $procdff$5483 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5482 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5481 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding SRST signal on $procdff$5494 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4772_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5856 ($sdff) from module td_fused_top_tdf6_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:3305$929_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5480 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5479 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5478 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5477 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5476 ($dff) from module td_fused_top_tdf6_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5475 ($dff) from module td_fused_top_tdf6_accum_1 (D = \tmp_reg_494_pp0_iter1_reg, Q = \tmp_reg_494_pp0_iter2_reg).
Adding EN signal on $procdff$5474 ($dff) from module td_fused_top_tdf6_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5473 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4558_Y [7], Q = \tmp_reg_494).
Adding EN signal on $procdff$5472 ($dff) from module td_fused_top_tdf6_accum_1 (D = $procmux$4558_Y [6:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5505 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4882_Y, Q = \accum_in_8_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5504 ($dff) from module td_fused_top_tdf6_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 7'0000001).
Adding SRST signal on $procdff$5503 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4871_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5502 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4866_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5872 ($sdff) from module td_fused_top_tdf6_accum_2 (D = \add_ln57_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5501 ($dff) from module td_fused_top_tdf6_accum_2 (D = $procmux$4861_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5874 ($sdff) from module td_fused_top_tdf6_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$5500 ($dff) from module td_fused_top_tdf6_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:2654$534_Y, Q = \add_ln57_reg_91).
Adding SRST signal on $procdff$5508 ($dff) from module td_fused_top_Block_entry_proc_proc413 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5507 ($dff) from module td_fused_top_Block_entry_proc_proc413 (D = $procmux$4907_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5506 ($dff) from module td_fused_top_Block_entry_proc_proc413 (D = $procmux$4902_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5514 ($dff) from module td_fused_top_tdf6_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 17'00000000000000001).
Adding SRST signal on $procdff$5513 ($dff) from module td_fused_top_tdf6_adjust (D = $procmux$4985_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5512 ($dff) from module td_fused_top_tdf6_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_187).
Adding EN signal on $procdff$5511 ($dff) from module td_fused_top_tdf6_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_177).
Adding EN signal on $procdff$5510 ($dff) from module td_fused_top_tdf6_adjust (D = \adjustments_q0 [47:32], Q = \tmp_35_i_i_reg_172).
Adding EN signal on $procdff$5509 ($dff) from module td_fused_top_tdf6_adjust (D = \adjustments_q0 [31:16], Q = \tmp_34_i_i_reg_167).
Adding SRST signal on $procdff$5525 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5524 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5072_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5523 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5067_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5894 ($sdff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1923$332_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$5522 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1927$334_Y, Q = \add_ln94_reg_304).
Adding EN signal on $procdff$5521 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1949$345_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$5520 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:1957$349_Y, Q = \outputChanIdx_4).
Adding SRST signal on $auto$ff.cc:262:slice$5898 ($dffe) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$5519 ($dff) from module td_fused_top_tdf6_writeOutputs_unaligned (D = $procmux$5043_Y, Q = \outputCount_4).
Adding SRST signal on $auto$ff.cc:262:slice$5900 ($dffe) from module td_fused_top_tdf6_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$5526 ($dff) from module td_fused_top_fifo_w5_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5527 ($dff) from module td_fused_top_fifo_w5_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5530 ($dff) from module td_fused_top_fifo_w5_d2_S_x (D = $procmux$5092_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5904 ($sdff) from module td_fused_top_fifo_w5_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5529 ($dff) from module td_fused_top_fifo_w5_d2_S_x (D = $procmux$5105_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5910 ($sdff) from module td_fused_top_fifo_w5_d2_S_x (D = $procmux$5105_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5528 ($dff) from module td_fused_top_fifo_w5_d2_S_x (D = $procmux$5113_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$5918 ($sdff) from module td_fused_top_fifo_w5_d2_S_x (D = $procmux$5113_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5531 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5532 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5533 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5534 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5535 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5536 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5537 ($dff) from module td_fused_top_fifo_w5_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5540 ($dff) from module td_fused_top_fifo_w5_d7_S_x (D = $procmux$5143_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5929 ($sdff) from module td_fused_top_fifo_w5_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5539 ($dff) from module td_fused_top_fifo_w5_d7_S_x (D = $procmux$5156_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5935 ($sdff) from module td_fused_top_fifo_w5_d7_S_x (D = $procmux$5156_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5538 ($dff) from module td_fused_top_fifo_w5_d7_S_x (D = $procmux$5164_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$5943 ($sdff) from module td_fused_top_fifo_w5_d7_S_x (D = $procmux$5164_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5541 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5542 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5543 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5544 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5545 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5546 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5547 ($dff) from module td_fused_top_fifo_w10_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5550 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5194_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5954 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5549 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5207_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5960 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5207_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5548 ($dff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5215_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$5968 ($sdff) from module td_fused_top_fifo_w10_d7_S (D = $procmux$5215_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5551 ($dff) from module td_fused_top_fifo_w16_d2_S_x3_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5552 ($dff) from module td_fused_top_fifo_w16_d2_S_x3_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5555 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5229_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5974 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5554 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5242_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5980 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5242_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5553 ($dff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5250_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$5988 ($sdff) from module td_fused_top_fifo_w16_d2_S_x3 (D = $procmux$5250_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5556 ($dff) from module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5557 ($dff) from module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5560 ($dff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = $procmux$5264_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5994 ($sdff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5559 ($dff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = $procmux$5277_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6000 ($sdff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = $procmux$5277_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5558 ($dff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = $procmux$5285_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6008 ($sdff) from module td_fused_top_start_for_tdf6_readFilters46_U0 (D = $procmux$5285_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5562 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:846$37_Y, Q = \ap_sync_reg_tdf6_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5561 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP37644 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v:848$38_Y, Q = \ap_sync_reg_tdf6_readInputs_U0_ap_ready, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters46..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc413..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
Removed 336 unused cells and 3888 unused wires.
<suppressed ~432 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc413.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Optimizing module td_fused_top_tdf6_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_readFilters46.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc413..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters46..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~292 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc413.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters46.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc413'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters46'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$5877 ($sdff) from module td_fused_top_Block_entry_proc_proc413 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6018 ($sdff) from module td_fused_top_Block_entry_proc_proc413.
Adding SRST signal on $auto$ff.cc:262:slice$5742 ($sdff) from module td_fused_top_tdf6_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6021 ($sdff) from module td_fused_top_tdf6_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc413..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters46..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Removed 4 unused cells and 10 unused wires.
<suppressed ~14 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc413.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x.
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S_x.
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf6_readFilters46.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc413..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters46..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc413.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters46.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc413'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters46'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc413..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters46..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc413.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x.
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S_x.
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readFilters46.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc413..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_3_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_2_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w10_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readFilters46..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf6_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~290 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
  Optimizing cells in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
  Optimizing cells in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc413.
  Optimizing cells in module \td_fused_top_ap_hadd_3_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_2_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w10_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w5_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf6_accum_1.
  Optimizing cells in module \td_fused_top_tdf6_accum_2.
  Optimizing cells in module \td_fused_top_tdf6_adjust.
  Optimizing cells in module \td_fused_top_tdf6_dot_product.
  Optimizing cells in module \td_fused_top_tdf6_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf6_readFilters46.
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
  Optimizing cells in module \td_fused_top_tdf6_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0'.
Finding identical cells in module `$paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0'.
Finding identical cells in module `$paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc413'.
Finding identical cells in module `\td_fused_top_ap_hadd_3_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_2_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w10_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x3_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w5_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w5_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf6_accum_1'.
Finding identical cells in module `\td_fused_top_tdf6_accum_2'.
Finding identical cells in module `\td_fused_top_tdf6_adjust'.
Finding identical cells in module `\td_fused_top_tdf6_dot_product'.
Finding identical cells in module `\td_fused_top_tdf6_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf6_readFilters46'.
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Finding identical cells in module `\td_fused_top_tdf6_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0..
Finding unused cells or wires in module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0..
Finding unused cells or wires in module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc413..
Finding unused cells or wires in module \td_fused_top_ap_hadd_3_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_2_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w10_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x3_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w5_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf6_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf6_adjust..
Finding unused cells or wires in module \td_fused_top_tdf6_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf6_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf6_readFilters46..
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf6_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.
Optimizing module $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.
Optimizing module $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc413.
Optimizing module td_fused_top_ap_hadd_3_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_2_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w10_d7_S.
Optimizing module td_fused_top_fifo_w10_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x3.
Optimizing module td_fused_top_fifo_w16_d2_S_x3_shiftReg.
Optimizing module td_fused_top_fifo_w5_d2_S_x.
Optimizing module td_fused_top_fifo_w5_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w5_d7_S_x.
Optimizing module td_fused_top_fifo_w5_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0.
Optimizing module td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.
Optimizing module td_fused_top_tdf6_accum_1.
Optimizing module td_fused_top_tdf6_accum_2.
Optimizing module td_fused_top_tdf6_adjust.
Optimizing module td_fused_top_tdf6_dot_product.
Optimizing module td_fused_top_tdf6_get_next_ijk.
Optimizing module td_fused_top_tdf6_readFilters46.
Optimizing module td_fused_top_tdf6_readInputs.
Optimizing module td_fused_top_tdf6_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            381
   Number of public wires:          54
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          166
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          180
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            146
   Number of public wires:          28
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc413 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_3_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_2_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644 ===

   Number of wires:                278
   Number of wire bits:           1717
   Number of public wires:         253
   Number of public wire bits:    1692
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             68
   Number of public wires:          11
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            239
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           96

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           48

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             86
   Number of public wires:          12
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            277
   Number of public wires:          11
   Number of public wire bits:      85
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          100

=== td_fused_top_fifo_w10_d7_S ===

   Number of wires:                 46
   Number of wire bits:            161
   Number of public wires:          17
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w10_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:            101
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          70
     $eq                            15
     $logic_not                      3
     $pmux                          10

=== td_fused_top_fifo_w16_d2_S_x3 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x3_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w5_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w5_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          10
     $not                            1
     $pmux                           5

=== td_fused_top_fifo_w5_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w5_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          12
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          35
     $eq                            15
     $logic_not                      3
     $pmux                           5

=== td_fused_top_start_for_tdf6_readFilters46_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf6_accum_1 ===

   Number of wires:                224
   Number of wire bits:           1831
   Number of public wires:         126
   Number of public wire bits:    1403
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                162
     $add                           12
     $and                           34
     $dffe                         282
     $eq                            79
     $logic_not                      3
     $mux                          522
     $not                           11
     $or                            57
     $pmux                           8
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           9
     $sdffe                          7

=== td_fused_top_tdf6_accum_2 ===

   Number of wires:                 44
   Number of wire bits:            217
   Number of public wires:          28
   Number of public wire bits:     189
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                            4
     $and                            3
     $dffe                           4
     $eq                            53
     $mux                           35
     $not                            2
     $or                             1
     $pmux                           7
     $reduce_or                      2
     $sdff                          24
     $sdffe                         20

=== td_fused_top_tdf6_adjust ===

   Number of wires:                 70
   Number of wire bits:            446
   Number of public wires:          42
   Number of public wire bits:     402
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $and                            2
     $dffe                          64
     $eq                           289
     $mux                           38
     $not                            3
     $or                             5
     $pmux                          17
     $reduce_or                      2
     $sdff                          18

=== td_fused_top_tdf6_dot_product ===

   Number of wires:                 99
   Number of wire bits:            701
   Number of public wires:          62
   Number of public wire bits:     644
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            8
     $and                           13
     $dff                           36
     $dffe                          74
     $eq                            17
     $mux                           34
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          10
     $sdffe                          1

=== td_fused_top_tdf6_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            266
   Number of public wires:          42
   Number of public wire bits:     204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf6_readFilters46 ===

   Number of wires:                 92
   Number of wire bits:            379
   Number of public wires:          52
   Number of public wire bits:     319
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add                           20
     $and                           12
     $dff                            9
     $dffe                          31
     $eq                            17
     $mux                           43
     $not                           10
     $or                             6
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1

=== td_fused_top_tdf6_readInputs ===

   Number of wires:                171
   Number of wire bits:           1113
   Number of public wires:         105
   Number of public wire bits:     979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           20
     $and                           20
     $dffe                          67
     $eq                            33
     $gt                            32
     $mux                          186
     $not                           11
     $or                            34
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          3
     $sub                           11

=== td_fused_top_tdf6_writeOutputs_unaligned ===

   Number of wires:                 85
   Number of wire bits:            604
   Number of public wires:          57
   Number of public wire bits:     574
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $add                           55
     $and                            9
     $dff                           64
     $dffe                          11
     $eq                            47
     $logic_not                      2
     $mux                           75
     $not                            5
     $or                             4
     $pmux                           3
     $reduce_or                      2
     $sdff                           4
     $sdffce                        32
     $sdffe                         16
     $sub                           10

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP37644      1
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram      0
     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram      0
     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram      0
     $paramod$68fdee95fd7d91e09535cc4b3d209e7dbf47473a\td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc413      0
     td_fused_top_fifo_w10_d7_S      0
       td_fused_top_fifo_w10_d7_S_shiftReg      0
     td_fused_top_fifo_w16_d2_S_x3      0
       td_fused_top_fifo_w16_d2_S_x3_shiftReg      0
     td_fused_top_fifo_w5_d2_S_x      0
       td_fused_top_fifo_w5_d2_S_x_shiftReg      0
     td_fused_top_fifo_w5_d7_S_x      0
       td_fused_top_fifo_w5_d7_S_x_shiftReg      0
     td_fused_top_start_for_tdf6_readFilters46_U0      0
       td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg      0
     td_fused_top_tdf6_accum_1       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf6_accum_2       0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf6_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1      0
         td_fused_top_ap_hadd_3_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf6_dot_product      0
       $paramod$446b85b08a7a06b40d768e83a34c90ce7206f74e\td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1      0
         td_fused_top_ap_hmul_2_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf6_get_next_ijk      0
     td_fused_top_tdf6_readFilters46      0
     td_fused_top_tdf6_readInputs      0
     td_fused_top_tdf6_writeOutputs_unaligned      0

   Number of wires:                278
   Number of wire bits:           1717
   Number of public wires:         253
   Number of public wire bits:    1692
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

Warnings: 25 unique messages, 25 total
End of script. Logfile hash: 8a134c1b28, CPU: user 1.97s system 0.01s, MEM: 52.68 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
