// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module CtlPath(	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         clock,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         reset,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
  input         io_dmem_resp_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input  [31:0] io_dat_dec_inst,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_dec_valid,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_eq,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_lt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_br_ltu,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input  [3:0]  io_dat_exe_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_exe_inst_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_ctrl_dmem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_data_misaligned,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_mem_store,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_csr_eret,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  input         io_dat_csr_interrupt,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_dec_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_full_stall,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_exe_pc_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [3:0]  io_ctl_br_type,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_if_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_dec_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_op1_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_op2_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [3:0]  io_ctl_alu_fun,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_wb_sel,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_rf_wen,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_mem_val,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [1:0]  io_ctl_mem_fcn,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_mem_typ,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [2:0]  io_ctl_csr_cmd,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_fencei,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_pipeline_kill,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output        io_ctl_mem_exception,	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
  output [31:0] io_ctl_mem_exception_cause	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14]
);

  wire        io_ctl_mem_exception_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:105]
  wire        io_ctl_pipeline_kill_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:153:{45,69}]
  wire [9:0]  _GEN = {io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_1 = _GEN == 10'h103;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_3 = _GEN == 10'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_5 = _GEN == 10'h203;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_7 = _GEN == 10'h83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_9 = _GEN == 10'h283;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_11 = _GEN == 10'h123;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_13 = _GEN == 10'h23;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_632 = _GEN == 10'hA3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_17 = io_dat_dec_inst[6:0] == 7'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_19 = io_dat_dec_inst[6:0] == 7'h37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_21 = _GEN == 10'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_23 = _GEN == 10'h393;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_25 = _GEN == 10'h313;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_27 = _GEN == 10'h213;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_29 = _GEN == 10'h113;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_31 = _GEN == 10'h193;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire [16:0] _GEN_0 = {io_dat_dec_inst[31:25], io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_33 = _GEN_0 == 17'h93;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_35 = _GEN_0 == 17'h8293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_37 = _GEN_0 == 17'h293;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_39 = _GEN_0 == 17'hB3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_41 = _GEN_0 == 17'h33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_43 = _GEN_0 == 17'h8033;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_45 = _GEN_0 == 17'h133;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_47 = _GEN_0 == 17'h1B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_49 = _GEN_0 == 17'h3B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_51 = _GEN_0 == 17'h333;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_53 = _GEN_0 == 17'h233;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_55 = _GEN_0 == 17'h82B3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_57 = {io_dat_dec_inst[31:25], io_dat_dec_inst[14:12], io_dat_dec_inst[6:0]} == 17'h2B3;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:60:14, src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_59 = io_dat_dec_inst[6:0] == 7'h6F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_61 = _GEN == 10'h67;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_63 = _GEN == 10'h63;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_65 = _GEN == 10'hE3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_67 = _GEN == 10'h2E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_69 = _GEN == 10'h3E3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_71 = _GEN == 10'h263;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_73 = _GEN == 10'h363;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_75 = _GEN == 10'h2F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_77 = _GEN == 10'h373;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_79 = _GEN == 10'hF3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_81 = _GEN == 10'h173;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_83 = _GEN == 10'h1F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_499 = _GEN == 10'h3F3;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_87 = io_dat_dec_inst == 32'h73;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_89 = io_dat_dec_inst == 32'h30200073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_91 = io_dat_dec_inst == 32'h7B200073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_93 = io_dat_dec_inst == 32'h100073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_95 = io_dat_dec_inst == 32'h10500073;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _csignals_T_738 = _GEN == 10'h8F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_1 = _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_2 = _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _GEN_1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_3 = _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _GEN_2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_4 = _csignals_T_79 | _csignals_T_81 | _csignals_T_83;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_5 = _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_6 = _csignals_T_59 | _csignals_T_61 | _GEN_5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_7 = _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _GEN_6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_8 = _csignals_T_11 | _csignals_T_13 | _csignals_T_632;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_9 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_10 = _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_11 = _csignals_T_17 | _csignals_T_19;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_12 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_13 = _csignals_T_75 | _csignals_T_77 | _GEN_4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_14 = _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _GEN_13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_15 = _csignals_T_59 | _csignals_T_61;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_16 = _csignals_T_83 | _csignals_T_499;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_17 = _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _GEN_16;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_18 = _csignals_T_11 | _csignals_T_13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_9 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_18 | _csignals_T_632;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_10 = ~_GEN_12 & (_GEN_18 | _csignals_T_632);	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  csignals_12 = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _GEN_7 ? 3'h0 : _csignals_T_75 ? 3'h5 : _csignals_T_77 ? 3'h6 : _csignals_T_79 ? 3'h5 : _csignals_T_81 ? 3'h6 : _GEN_16 ? 3'h7 : {_csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93, 2'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        csignals_13 = ~(_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _csignals_T_59 | _csignals_T_61 | _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _csignals_T_83 | _csignals_T_499 | _csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93 | _csignals_T_95) & _csignals_T_738;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [1:0]  ctrl_exe_pc_sel = io_ctl_pipeline_kill_0 ? 2'h3 : io_dat_exe_br_type == 4'h0 ? 2'h0 : io_dat_exe_br_type == 4'h1 ? {1'h0, ~io_dat_exe_br_eq} : io_dat_exe_br_type == 4'h2 ? {1'h0, io_dat_exe_br_eq} : io_dat_exe_br_type == 4'h3 ? {1'h0, ~io_dat_exe_br_lt} : io_dat_exe_br_type == 4'h4 ? {1'h0, ~io_dat_exe_br_ltu} : io_dat_exe_br_type == 4'h5 ? {1'h0, io_dat_exe_br_lt} : io_dat_exe_br_type == 4'h6 ? {1'h0, io_dat_exe_br_ltu} : io_dat_exe_br_type == 4'h7 ? 2'h1 : {io_dat_exe_br_type == 4'h8, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :136:{29,49}, :137:{29,49,64,65}, :138:{29,49,64}, :139:{29,49,64,65}, :140:{29,49,64,65}, :141:{29,49,64}, :142:{29,49,64}, :143:{29,49}, :144:{29,49}, :153:{45,69}]
  reg         ifkill_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:148:68]
  assign io_ctl_pipeline_kill_0 = io_dat_csr_eret | io_ctl_mem_exception_0 | io_dat_csr_interrupt;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:153:{45,69}, :270:105]
  reg  [4:0]  exe_reg_wbaddr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:166:33]
  reg         exe_reg_illegal;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37]
  reg         exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:174:32]
  reg         exe_inst_is_load;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:210:34]
  wire        stall = exe_inst_is_load & exe_reg_wbaddr == io_dat_dec_inst[19:15] & (|exe_reg_wbaddr) & ~(|ctrl_exe_pc_sel) & (_GEN_9 | ~_GEN_11 & (_GEN_2 | ~_csignals_T_59 & (_csignals_T_61 | _GEN_14 | _csignals_T_499))) | exe_inst_is_load & exe_reg_wbaddr == io_dat_dec_inst[24:20] & (|exe_reg_wbaddr) & ~((|ctrl_exe_pc_sel) | _GEN_12) & (_GEN_8 | ~(_csignals_T_17 | _csignals_T_19 | _GEN_10) & (_GEN_1 | ~_GEN_15 & (_GEN_14 | _csignals_T_499))) | exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :160:38, :161:38, :163:26, :164:26, :166:33, :174:32, :210:34, :229:{36,55,73,92,101,117}, :230:{36,55,73,101,117}, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _full_stall_T_2 = io_dat_mem_ctrl_dmem_val & io_dmem_resp_valid | ~io_dat_mem_ctrl_dmem_val;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:250:{30,53,56}]
  reg         io_ctl_fencei_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:267:45]
  reg         io_ctl_mem_exception_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:35]
  assign io_ctl_mem_exception_0 = io_ctl_mem_exception_REG | io_dat_mem_data_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:270:{35,105}]
  reg         io_ctl_mem_exception_cause_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:271:45]
  reg         io_ctl_mem_exception_cause_REG_1;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:272:45]
  wire        _GEN_19 = ~stall & _full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:178:{10,17}, :229:117, :230:117, :250:53]
  wire        _GEN_20 = stall & _full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:195:21, :229:117, :230:117, :250:53]
  always @(posedge clock) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    ifkill_REG <= csignals_13;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:148:68, src/main/scala/chisel3/util/Lookup.scala:34:39]
    if (_GEN_19)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:178:17]
      exe_reg_wbaddr <= (|ctrl_exe_pc_sel) ? 5'h0 : io_dat_dec_inst[11:7];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :162:38, :166:33, :181:7, :182:30, :189:30]
    else if (_GEN_20)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:195:21]
      exe_reg_wbaddr <= 5'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:166:33]
    io_ctl_fencei_REG <= csignals_13;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:267:45, src/main/scala/chisel3/util/Lookup.scala:34:39]
    io_ctl_mem_exception_REG <= (exe_reg_illegal | io_dat_exe_inst_misaligned) & ~io_dat_csr_eret;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37, :270:{35,53,84,87}]
    io_ctl_mem_exception_cause_REG <= exe_reg_illegal;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:172:37, :271:45]
    io_ctl_mem_exception_cause_REG_1 <= io_dat_exe_inst_misaligned;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:272:45]
    if (reset) begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      exe_reg_illegal <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :172:37]
      exe_reg_is_csr <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :174:32]
      exe_inst_is_load <= 1'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :210:34]
    end
    else begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      exe_reg_illegal <= ~io_dat_csr_eret & (_GEN_19 ? ~(|ctrl_exe_pc_sel) & ~(_csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _csignals_T_59 | _csignals_T_61 | _csignals_T_63 | _csignals_T_65 | _csignals_T_67 | _csignals_T_69 | _csignals_T_71 | _csignals_T_73 | _csignals_T_75 | _csignals_T_77 | _csignals_T_79 | _csignals_T_81 | _csignals_T_83 | _csignals_T_499 | _csignals_T_87 | _csignals_T_89 | _csignals_T_91 | _csignals_T_93 | _csignals_T_95 | _csignals_T_738 | _GEN == 10'hF) & io_dat_dec_valid : ~_GEN_20 & exe_reg_illegal);	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :155:{23,36}, :163:26, :172:37, :174:32, :178:17, :179:4, :181:7, :185:30, :192:30, :195:21, :196:4, :200:27, :201:27, :219:4, :220:26, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
      exe_reg_is_csr <= _GEN_19 ? ~(|ctrl_exe_pc_sel) & (|csignals_12) & csignals_12 != 3'h4 : ~_GEN_20 & exe_reg_is_csr;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:135:29, :148:35, :163:26, :174:32, :178:17, :179:4, :181:7, :184:30, :191:{30,44,54,68}, :195:21, :196:4, :200:27, src/main/scala/chisel3/util/Lookup.scala:34:39]
      if (_full_stall_T_2)	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:250:53]
        exe_inst_is_load <= csignals_9 & ~csignals_10;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:210:34, :214:{37,52}, src/main/scala/chisel3/util/Lookup.scala:34:39]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    initial begin	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
        `INIT_RANDOM_PROLOG_	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
        ifkill_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68]
        exe_reg_wbaddr = _RANDOM[/*Zero width*/ 1'b0][5:1];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :166:33]
        exe_reg_illegal = _RANDOM[/*Zero width*/ 1'b0][19];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :172:37]
        exe_reg_is_csr = _RANDOM[/*Zero width*/ 1'b0][20];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :174:32]
        exe_inst_is_load = _RANDOM[/*Zero width*/ 1'b0][21];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :210:34]
        io_ctl_fencei_REG = _RANDOM[/*Zero width*/ 1'b0][22];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :267:45]
        io_ctl_mem_exception_REG = _RANDOM[/*Zero width*/ 1'b0][23];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :270:35]
        io_ctl_mem_exception_cause_REG = _RANDOM[/*Zero width*/ 1'b0][24];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :271:45]
        io_ctl_mem_exception_cause_REG_1 = _RANDOM[/*Zero width*/ 1'b0][25];	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :148:68, :272:45]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ctl_dec_stall = stall;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :229:117, :230:117]
  assign io_ctl_full_stall = ~_full_stall_T_2;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :250:{18,53}]
  assign io_ctl_exe_pc_sel = ctrl_exe_pc_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29]
  assign io_ctl_br_type = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _GEN_3 ? 4'h0 : _csignals_T_59 ? 4'h7 : _csignals_T_61 ? 4'h8 : _csignals_T_63 ? 4'h2 : _csignals_T_65 ? 4'h1 : _csignals_T_67 ? 4'h3 : _csignals_T_69 ? 4'h4 : _csignals_T_71 ? 4'h5 : _csignals_T_73 ? 4'h6 : 4'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_if_kill = (|ctrl_exe_pc_sel) | csignals_13 | ifkill_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :148:{35,45,58,68}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_dec_kill = |ctrl_exe_pc_sel;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :135:29, :148:35]
  assign io_ctl_op1_sel = _GEN_9 ? 2'h0 : _csignals_T_17 ? 2'h1 : _GEN_7 ? 2'h0 : _csignals_T_75 | _csignals_T_77 ? 2'h2 : _GEN_4 ? 2'h0 : {_csignals_T_499, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_op2_sel = _GEN_12 ? 3'h1 : _GEN_8 ? 3'h2 : _GEN_11 ? 3'h4 : _GEN_10 ? 3'h1 : _GEN_1 ? 3'h0 : _csignals_T_59 ? 3'h5 : _csignals_T_61 ? 3'h1 : _GEN_5 ? 3'h3 : 3'h0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_alu_fun = _csignals_T_1 | _csignals_T_3 | _csignals_T_5 | _csignals_T_7 | _csignals_T_9 | _csignals_T_11 | _csignals_T_13 | _csignals_T_632 | _csignals_T_17 ? 4'h0 : _csignals_T_19 ? 4'hB : _csignals_T_21 ? 4'h0 : _csignals_T_23 ? 4'h5 : _csignals_T_25 ? 4'h6 : _csignals_T_27 ? 4'h7 : _csignals_T_29 ? 4'h8 : _csignals_T_31 ? 4'h9 : _csignals_T_33 ? 4'h2 : _csignals_T_35 ? 4'h4 : _csignals_T_37 ? 4'h3 : _csignals_T_39 ? 4'h2 : _csignals_T_41 ? 4'h0 : _csignals_T_43 ? 4'h1 : _csignals_T_45 ? 4'h8 : _csignals_T_47 ? 4'h9 : _csignals_T_49 ? 4'h5 : _csignals_T_51 ? 4'h6 : _csignals_T_53 ? 4'h7 : _csignals_T_55 ? 4'h4 : _csignals_T_57 ? 4'h3 : _GEN_6 | ~_GEN_17 ? 4'h0 : 4'hA;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_wb_sel = _GEN_12 ? 2'h1 : _GEN_3 ? 2'h0 : _GEN_15 ? 2'h2 : _GEN_5 ? 2'h0 : {2{_GEN_17}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_rf_wen = _GEN_12 | ~_GEN_8 & (_csignals_T_17 | _csignals_T_19 | _csignals_T_21 | _csignals_T_23 | _csignals_T_25 | _csignals_T_27 | _csignals_T_29 | _csignals_T_31 | _csignals_T_33 | _csignals_T_35 | _csignals_T_37 | _csignals_T_39 | _csignals_T_41 | _csignals_T_43 | _csignals_T_45 | _csignals_T_47 | _csignals_T_49 | _csignals_T_51 | _csignals_T_53 | _csignals_T_55 | _csignals_T_57 | _GEN_15 | ~_GEN_5 & (_GEN_13 | _csignals_T_499));	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_mem_val = csignals_9;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_mem_fcn = {1'h0, csignals_10};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :283:22, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_mem_typ = _csignals_T_1 ? 3'h3 : _csignals_T_3 ? 3'h1 : _csignals_T_5 ? 3'h5 : _csignals_T_7 ? 3'h2 : _csignals_T_9 ? 3'h6 : _csignals_T_11 ? 3'h3 : _csignals_T_13 ? 3'h1 : {1'h0, _csignals_T_632, 1'h0};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  assign io_ctl_csr_cmd = (csignals_12 == 3'h6 | (&csignals_12)) & io_dat_dec_inst[19:15] == 5'h0 ? 3'h2 : csignals_12;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :160:38, :279:{30,40,54,65,77}, :280:25, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_fencei = csignals_13 | io_ctl_fencei_REG;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :267:{35,45}, src/main/scala/chisel3/util/Lookup.scala:34:39]
  assign io_ctl_pipeline_kill = io_ctl_pipeline_kill_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :153:{45,69}]
  assign io_ctl_mem_exception = io_ctl_mem_exception_0;	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :270:105]
  assign io_ctl_mem_exception_cause = {29'h0, io_ctl_mem_exception_cause_REG ? 3'h2 : io_ctl_mem_exception_cause_REG_1 ? 3'h0 : {1'h1, io_dat_mem_store, 1'h0}};	// @[generators/riscv-sodor/src/main/scala/sodor/rv32_5stage/cpath.scala:58:7, :271:{31,37,45}, :272:{37,45}, :273:37]
endmodule

