#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  9 12:17:30 2020
# Process ID: 22391
# Current directory: /home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3
# Command line: vivado -nojournal -log vivado.log -mode batch -source synth_system.tcl -tclargs  ../../../submodules/UART/submodules/INTERCON/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/TIMER/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include   ../../../submodules/KNN/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include . ../../../hardware/include DDR_ADDR_W=30 BOOTROM_ADDR_W=14 SRAM_ADDR_W=20 FIRM_ADDR_W=20 CACHE_ADDR_W=24 INIT_MEM N_SLAVES=3 E=31  P=31 B=30 BAUD=115200 FREQ=100000000 UART=0 TIMER=1 KNN=2  DATA_W=32  LABEL=8  N_Neighbour=10 ../../../submodules/CPU/hardware/src/picorv32.v ../../../submodules/CPU/hardware/src/iob_picorv32.v ../../../submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v ../../../submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v ../../../submodules/UART/submodules/INTERCON/hardware/src/merge.v ../../../submodules/UART/submodules/INTERCON/hardware/src/split.v ../../../submodules/UART/hardware/src/iob_uart.v ../../../submodules/TIMER/hardware/src/iob_timer.v ../../../submodules/TIMER/hardware/src/timer.v ../../../submodules/KNN/hardware/src/list.v ../../../submodules/KNN/hardware/src/knn.v ../../../submodules/KNN/hardware/src/control.v ../../../submodules/KNN/hardware/src/iob_knn.v ../../../submodules/KNN/hardware/src/dist_core.v ../../../submodules/KNN/hardware/src/list_element.v ../../../hardware/src/boot_ctr.v ../../../hardware/src/int_mem.v  ../../../hardware/src/sram.v  system.v ./verilog/top_system.v
# Log file: /home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/vivado.log
# Journal file: 
#-----------------------------------------------------------
source synth_system.tcl
# set TOP top_system
# set PART xc7a35tcpg236-1
# set INCLUDE [lindex $argv 0]
# set DEFINE [lindex $argv 1]
# set VSRC [lindex $argv 2]
# set USE_DDR [string last "USE_DDR" $DEFINE]
# foreach file [split $VSRC \ ] {
#     if {$file != ""} {
#         read_verilog -sv $file
#     }
# }
# set_property part $PART [current_project]
# if { $USE_DDR < 0 } {
#     read_verilog verilog/clock_wizard.v
# } else {
# 
#     read_xdc ./ddr.xdc
# 
# 
#     if { ![file isdirectory "./ip"]} {
#         file mkdir ./ip
#     }
# 
#     #async interconnect MIG<->Cache
#     if { [file isdirectory "./ip/axi_interconnect_0"] } {
#         read_ip ./ip/axi_interconnect_0/axi_interconnect_0.xci
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#     } else {
# 
#         create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name axi_interconnect_0 -dir ./ip -force
# 
#         set_property -dict \
#             [list \
#                  CONFIG.NUM_SLAVE_PORTS {1}\
#                  CONFIG.AXI_ADDR_WIDTH {30}\
#                  CONFIG.ACLK_PERIOD {5000} \
#                  CONFIG.INTERCONNECT_DATA_WIDTH {32}\
#                  CONFIG.M00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.M00_AXI_WRITE_FIFO_DEPTH {32}\
#                  CONFIG.M00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.S00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_WRITE_FIFO_DEPTH {32}] [get_ips axi_interconnect_0]
# 
#         generate_target all [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#         report_property [get_ips axi_interconnect_0]
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#         exec sed -i s/100/5/g ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc
#         synth_ip [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#     }
# 
#     if { [file isdirectory "./ip/ddr4_0"] } {
# 	read_ip ./ip/ddr4_0/ddr4_0.xci
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
#     } else {
# 
#         create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0 -dir ./ip -force
# 
#         set_property -dict \
#         [list \
#              CONFIG.C0.DDR4_TimePeriod {1250} \
#              CONFIG.C0.DDR4_InputClockPeriod {4000} \
#              CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
#              CONFIG.C0.DDR4_MemoryPart {EDY4016AABG-DR-F} \
#              CONFIG.C0.DDR4_DataWidth {32} \
#              CONFIG.C0.DDR4_AxiSelection {true} \
#              CONFIG.C0.DDR4_CasLatency {11} \
#              CONFIG.C0.DDR4_CasWriteLatency {11} \
#              CONFIG.C0.DDR4_AxiDataWidth {32} \
#              CONFIG.C0.DDR4_AxiAddressWidth {30} \
#              CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} \
#              CONFIG.C0.BANK_GROUP_WIDTH {1}] [get_ips ddr4_0]
# 
#         generate_target all [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         report_property [get_ips ddr4_0]
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         synth_ip [get_files ./ip/ddr4_0/ddr4_0.xci]
#     }
# 
# }
# read_xdc ./synth_system.xdc
# synth_design -include_dirs $INCLUDE -verilog_define $DEFINE -part $PART -top $TOP
Command: synth_design -include_dirs {../../../submodules/UART/submodules/INTERCON/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/TIMER/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include   ../../../submodules/KNN/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include . ../../../hardware/include} -verilog_define {DDR_ADDR_W=30 BOOTROM_ADDR_W=14 SRAM_ADDR_W=20 FIRM_ADDR_W=20 CACHE_ADDR_W=24 INIT_MEM N_SLAVES=3 E=31  P=31 B=30 BAUD=115200 FREQ=100000000 UART=0 TIMER=1 KNN=2  DATA_W=32  LABEL=8  N_Neighbour=10} -part xc7a35tcpg236-1 -top top_system
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22636
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1117]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1118]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1119]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1120]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1121]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1122]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1123]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1124]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1125]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1126]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1127]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1128]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1129]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1130]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1131]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1132]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1133]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1134]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1135]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1136]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1137]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1138]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1139]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1140]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1141]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1142]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1143]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1144]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1145]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1146]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1147]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1148]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1149]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1150]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1151]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1152]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1153]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1154]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1155]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1156]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1157]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1158]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1159]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1160]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1161]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1162]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1163]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1164]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1165]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1166]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1167]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1168]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1169]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1170]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1171]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1172]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1173]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1174]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1175]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1176]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1177]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1178]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1179]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1180]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1181]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1182]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1183]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1184]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1185]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1186]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1187]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1188]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1189]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1190]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1191]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1192]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1193]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1194]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1195]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1196]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1197]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1198]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1199]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1200]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1201]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1202]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1203]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1204]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1205]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1206]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1207]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1208]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1209]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1210]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1211]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1212]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1213]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1214]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1215]
WARNING: [Synth 8-2306] macro KNN_INFO redefined [../../../submodules/KNN/hardware/include/KNNsw_reg_w.vh:1216]
INFO: [Common 17-14] Message 'Synth 8-2306' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2097.641 ; gain = 0.000 ; free physical = 1595 ; free virtual = 6760
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_system' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/verilog/top_system.v:4]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/system.v:13]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iob_picorv32' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:28]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b1 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_fast_mul' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2271]
	Parameter EXTRA_MUL_FFS bound to: 0 - type: integer 
	Parameter EXTRA_INSN_FFS bound to: 0 - type: integer 
	Parameter MUL_CLKGATE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2308]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_fast_mul' (1#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2271]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2398]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (2#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:1496]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (3#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:57]
WARNING: [Synth 8-7071] port 'mem_la_read' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_write' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_addr' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_wdata' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_wstrb' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7023] instance 'picorv32_core' of module 'picorv32' has 27 connections declared, but only 22 given [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
INFO: [Synth 8-6155] done synthesizing module 'iob_picorv32' (4#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:28]
INFO: [Synth 8-6157] synthesizing module 'split' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 1 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split' (5#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'split__parameterized0' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized0' (5#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'split__parameterized1' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter P_SLAVES bound to: 66 - type: integer 
	Parameter Nb bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized1' (5#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'int_mem' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/int_mem.v:5]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'split__parameterized2' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 66 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized2' (5#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'boot_ctr' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-6157] synthesizing module 'sp_rom' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 12 - type: integer 
	Parameter FILE bound to: boot.hex - type: string 
	Parameter mem_init_file_int bound to: boot.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'boot.hex' is read successfully [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sp_rom' (6#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'boot_ctr' (7#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-6157] synthesizing module 'merge' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'merge' (8#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/merge.v:5]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/sram.v:4]
	Parameter FILE bound to: firmware - type: string 
	Parameter file_suffix bound to: 858927408 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000000101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 18 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000000101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_0.hex' is read successfully [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram' (9#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized0' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000100101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 18 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_1.hex' is read successfully [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized0' (9#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized1' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001000101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 18 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001000101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_2.hex' is read successfully [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized1' (9#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized2' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001100101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 18 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_3.hex' is read successfully [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized2' (9#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sram' (10#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/sram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'int_mem' (11#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/src/int_mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'iob_uart' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/hardware/src/iob_uart.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iob_uart' (12#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/UART/hardware/src/iob_uart.v:4]
INFO: [Synth 8-6157] synthesizing module 'iob_timer' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/TIMER/hardware/src/iob_timer.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/TIMER/hardware/src/timer.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_core' (13#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/TIMER/hardware/src/timer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iob_timer' (14#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/TIMER/hardware/src/iob_timer.v:6]
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 11 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter LABEL bound to: 8 - type: integer 
	Parameter N_Neighbour bound to: 10 - type: integer 
	Parameter NT_points bound to: 100 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'knn_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/knn.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter LABEL bound to: 8 - type: integer 
	Parameter N_Neighbour bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dist_core' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist_core.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dist_core' (15#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'list' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/list.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter N_Neighbour bound to: 10 - type: integer 
	Parameter LABEL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'list_element' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/list_element.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter LABEL bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'list_element' (16#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/list_element.v:4]
INFO: [Synth 8-6155] done synthesizing module 'list' (17#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/list.v:4]
INFO: [Synth 8-6155] done synthesizing module 'knn_core' (18#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/knn.v:4]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control' (19#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (20#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (21#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_system' (22#1) [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/verilog/top_system.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3261.176 ; gain = 1163.535 ; free physical = 995 ; free virtual = 6166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3261.176 ; gain = 1163.535 ; free physical = 1013 ; free virtual = 6164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3261.176 ; gain = 1163.535 ; free physical = 1013 ; free virtual = 6164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.176 ; gain = 0.000 ; free physical = 898 ; free virtual = 6049
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
Finished Parsing XDC File [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3325.207 ; gain = 0.000 ; free physical = 661 ; free virtual = 5849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3325.207 ; gain = 0.000 ; free physical = 661 ; free virtual = 5849
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 928 ; free virtual = 6111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 927 ; free virtual = 6113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 925 ; free virtual = 6113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pc_reg' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'mem_rdata_word_reg' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wdata_reg' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:388]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wstrb_reg' [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:389]
INFO: [Synth 8-3971] The signal "iob_tdp_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized2:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pc_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 1122 ; free virtual = 6331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 200   
	   2 Input   16 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               40 Bit    Registers := 1000  
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 117   
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 108   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	            2048K Bit	(262144 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   69 Bit        Muxes := 10    
	   3 Input   69 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1000  
	   2 Input   33 Bit        Muxes := 11    
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 44    
	   7 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 62    
	   4 Input    1 Bit        Muxes := 18    
	   9 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dist1/DIST_OUT1, operation Mode is: A*B.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT1.
DSP Report: Generating DSP dist1/DIST_OUT0, operation Mode is: PCIN+A*B.
DSP Report: operator dist1/DIST_OUT0 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rs1_reg is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rs1_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:08 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 977 ; free virtual = 6272
---------------------------------------------------------------------------------
DSP Report: Generating DSP dist1/DIST_OUT1, operation Mode is (post resource management): A*B.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT1.
DSP Report: Generating DSP dist1/DIST_OUT0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dist1/DIST_OUT0 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: Generating DSP dist1/DIST_OUT1, operation Mode is (post resource management): A*B.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT1.
DSP Report: Generating DSP dist1/DIST_OUT0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dist1/DIST_OUT0 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: Generating DSP dist1/DIST_OUT1, operation Mode is (post resource management): A*B.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT1.
DSP Report: Generating DSP dist1/DIST_OUT0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator dist1/DIST_OUT0 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: operator dist1/DIST_OUT1 is absorbed into DSP dist1/DIST_OUT0.
DSP Report: Generating DSP rd0, operation Mode is (post resource management): A2*B2.
DSP Report: register rs1_reg is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register rs1_reg is absorbed into DSP rd_reg.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is (post resource management): A2*B2.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
CRITICAL WARNING: [Synth 8-7048] Resources of type BRAM have been overutilized even after performing resource management. Used = 512, Available = 100. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|int_mem     | boot_ctr0/sp_rom0/rdata_reg | 4096x32       | Block RAM      | 
+------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_system  | int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+-------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+-------------+-----------+----------------------+--------------+
|systemi_2/\cpu/picorv32_core  | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------------------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dist_core              | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dist_core              | PCIN+A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 762 ; free virtual = 6065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:03:04 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 645 ; free virtual = 5958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_system  | int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg | 256 K x 8(NO_CHANGE)   | W | R | 256 K x 8(NO_CHANGE)   | W | R | Port A and B     | 0      | 64     | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------+-------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+-------------+-----------+----------------------+--------------+
|systemi_2/\cpu/picorv32_core  | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------------------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_5_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_7_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:09 ; elapsed = 00:04:19 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 673 ; free virtual = 5816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:04:46 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 630 ; free virtual = 5339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:36 ; elapsed = 00:04:47 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 596 ; free virtual = 5307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:29 ; elapsed = 00:05:40 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 318 ; free virtual = 5028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:32 ; elapsed = 00:05:43 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 323 ; free virtual = 5034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:35 ; elapsed = 00:05:47 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 322 ; free virtual = 5034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:38 ; elapsed = 00:05:49 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 319 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   | 14275|
|3     |DSP48E1  |    32|
|8     |LUT1     |  1450|
|9     |LUT2     | 21845|
|10    |LUT3     | 23785|
|11    |LUT4     | 44163|
|12    |LUT5     | 12269|
|13    |LUT6     | 35932|
|14    |MUXF7    |  1170|
|15    |MUXF8    |   480|
|16    |RAM32M   |    12|
|17    |RAMB36E1 |   256|
|83    |FDCE     |  3536|
|84    |FDPE     | 40031|
|85    |FDRE     |   943|
|86    |FDSE     |     7|
|87    |LD       |    68|
|88    |IBUF     |     3|
|89    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:38 ; elapsed = 00:05:49 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 319 ; free virtual = 5034
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:19 ; elapsed = 00:05:33 . Memory (MB): peak = 3325.207 ; gain = 1163.535 ; free physical = 392 ; free virtual = 5107
Synthesis Optimization Complete : Time (s): cpu = 00:05:38 ; elapsed = 00:05:50 . Memory (MB): peak = 3325.207 ; gain = 1227.566 ; free physical = 392 ; free virtual = 5107
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3325.207 ; gain = 0.000 ; free physical = 123 ; free virtual = 4816
INFO: [Netlist 29-17] Analyzing 16293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
Finished Parsing XDC File [/home/martim/Documentos/1-Semestre-2020-2021/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3325.207 ; gain = 0.000 ; free physical = 205 ; free virtual = 4526
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LD => LDCE: 68 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:57 ; elapsed = 00:07:05 . Memory (MB): peak = 3325.207 ; gain = 1227.680 ; free physical = 760 ; free virtual = 5086
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3389.238 ; gain = 64.031 ; free physical = 987 ; free virtual = 5313

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17f3c6b1a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.051 ; gain = 33.812 ; free physical = 482 ; free virtual = 4820

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fd923e7c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 350 ; free virtual = 4422
INFO: [Opt 31-389] Phase Retarget created 572 cells and removed 2295 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1473a46bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 348 ; free virtual = 4419
INFO: [Opt 31-389] Phase Constant propagation created 3272 cells and removed 5330 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a83b2e6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 317 ; free virtual = 4384
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: system/knn/genblk2[99].knn/list0/genblk2[9].list/AS[0]_BUFG_inst, Net: system/knn/genblk2[99].knn/list0/genblk2[9].list/AS[0]
Phase 4 BUFG optimization | Checksum: 185ef9b29

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 342 ; free virtual = 4414
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 185ef9b29

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 341 ; free virtual = 4411
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 185ef9b29

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 341 ; free virtual = 4409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             572  |            2295  |                                              0  |
|  Constant propagation         |            3272  |            5330  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 334 ; free virtual = 4402
Ending Logic Optimization Task | Checksum: 188a27801

Time (s): cpu = 00:01:17 ; elapsed = 00:01:07 . Memory (MB): peak = 3423.051 ; gain = 0.000 ; free physical = 331 ; free virtual = 4402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 256 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 512
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1a9807b41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1574 ; free virtual = 5633
Ending Power Optimization Task | Checksum: 1a9807b41

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 4195.988 ; gain = 772.938 ; free physical = 1735 ; free virtual = 5794

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b2a4e1c9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1767 ; free virtual = 5822
Ending Final Cleanup Task | Checksum: 1b2a4e1c9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1760 ; free virtual = 5818

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1760 ; free virtual = 5817
Ending Netlist Obfuscation Task | Checksum: 1b2a4e1c9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1760 ; free virtual = 5817
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:50 ; elapsed = 00:02:57 . Memory (MB): peak = 4195.988 ; gain = 870.781 ; free physical = 1760 ; free virtual = 5818
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: CARRY4 over-utilized in Top Level Design (This design requires more CARRY4 cells than are available in the target device. This design requires 14275 of such cell types but only 8150 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 111784 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT6 over-utilized in Top Level Design (This design requires more LUT6 cells than are available in the target device. This design requires 34728 of such cell types but only 32600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 512 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 256 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 256 of such cell types but only 50 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Register as Flip Flop over-utilized in Top Level Design (This design requires more Register as Flip Flop cells than are available in the target device. This design requires 44521 of such cell types but only 41600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 111832 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice Registers over-utilized in Top Level Design (This design requires more Slice Registers cells than are available in the target device. This design requires 44589 of such cell types but only 41600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[12] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[12]) which is driven by a register (system/int_mem0/boot_ctr0/boot_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[12] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[12]) which is driven by a register (system/int_mem0/boot_ctr0/ram_w_addr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[12] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[12]) which is driven by a register (system/int_mem0/boot_ctr0/sram_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[12] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[12]) which is driven by a register (system/int_mem0/ibus_merge/sel_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[12] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[12]) which is driven by a register (system/int_mem0/ibus_merge/sel_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[13] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[13]) which is driven by a register (system/int_mem0/boot_ctr0/boot_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[13] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[13]) which is driven by a register (system/int_mem0/boot_ctr0/ram_w_addr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[13] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[13]) which is driven by a register (system/int_mem0/boot_ctr0/sram_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[13] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[13]) which is driven by a register (system/int_mem0/ibus_merge/sel_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[13] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[13]) which is driven by a register (system/int_mem0/ibus_merge/sel_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[14] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[14]) which is driven by a register (system/int_mem0/boot_ctr0/boot_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[14] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[14]) which is driven by a register (system/int_mem0/boot_ctr0/ram_w_addr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[14] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[14]) which is driven by a register (system/int_mem0/boot_ctr0/sram_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[14] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[14]) which is driven by a register (system/int_mem0/ibus_merge/sel_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[14] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[14]) which is driven by a register (system/int_mem0/ibus_merge/sel_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[15] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[15]) which is driven by a register (system/int_mem0/boot_ctr0/boot_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[15] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[15]) which is driven by a register (system/int_mem0/boot_ctr0/ram_w_addr_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[15] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[15]) which is driven by a register (system/int_mem0/boot_ctr0/sram_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[15] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[15]) which is driven by a register (system/int_mem0/ibus_merge/sel_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0 has an input control pin system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0_0/ADDRARDADDR[15] (net: system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ADDRARDADDR[15]) which is driven by a register (system/int_mem0/ibus_merge/sel_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 9 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 21 Warnings, 0 Critical Warnings and 10 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4195.988 ; gain = 0.000 ; free physical = 1766 ; free virtual = 5821
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "synth_system.tcl" line 103)
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 12:27:59 2020...
