strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e908e290>",
		fillcolor=turquoise,
		label="20:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f91e90f1150>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"20:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e90f1550>",
		fillcolor=turquoise,
		label="24:BL
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f91e90fd4d0>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f91e90e33d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e90e3e10>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:IF" -> "19:BL"	[cond="['slowena']",
		label=slowena,
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e90e3110>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e9175690>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f91e9096bd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f91e9175e10>",
		fillcolor=turquoise,
		label="13:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f91e9096810>]",
		style=filled,
		typ=Block];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f91e9083fd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f91e908e4d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "20:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=20];
	"20:IF" -> "24:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=20];
}
