
#Circuit Summary:
#---------------
#number of inputs = 5
#number of outputs = 2
#number of gates = 6
#number of wires = 11
#atpg: cputime for reading in circuit ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c17.ckt: 0.0s 0.0s
#number of equivalent faults = 22
#atpg: cputime for generating fault list ../sample_circuits/c17.ckt: 0.0s 0.0s
vector[7] detects 10 faults (10)
vector[6] detects 0 faults (10)
vector[5] detects 0 faults (10)
vector[4] detects 0 faults (10)
vector[3] detects 0 faults (10)
vector[2] detects 0 faults (10)
vector[1] detects 0 faults (10)
vector[0] detects 0 faults (10)


#FAULT COVERAGE RESULTS :
#number of test vectors = 8
#total number of faults (uncollapsed) = 34
#total number of detected faults (uncollapsed)= 10
#fault coverage (uncollapsed) = 29.41%
#number of equivalent faults (collapsed) = 22
#number of equivalent detected faults (collapsed) = 6
#equivalent fault coverage (collapsed) = 27.27%

#atpg: cputime for test pattern generation ../sample_circuits/c17.ckt: 0.0s 0.0s
