

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Sun Sep 18 13:53:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  13.665 us|  13.665 us|  4100|  4100|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1  |     4098|     4098|         5|          4|          4|  1024|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln12243 = br void" [./dut.cpp:12243]   --->   Operation 9 'br' 'br_ln12243' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_1, void %.split7"   --->   Operation 10 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 11 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln12243 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12243]   --->   Operation 12 'br' 'br_ln12243' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 13 [1/1] (1.21ns)   --->   "%mem_data_split_V_0 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'mem_data_split_V_0' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 14 [1/1] (0.73ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 14 'add' 'i_V_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (1.21ns)   --->   "%empty = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 17 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12254]   --->   Operation 18 'getelementptr' 'D_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (1.64ns)   --->   "%store_ln12254 = store i128 %mem_data_split_V_0, i12 %D_addr" [./dut.cpp:12254]   --->   Operation 19 'store' 'store_ln12254' <Predicate = (!icmp_ln878)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 20 [1/1] (1.21ns)   --->   "%empty_2413 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'empty_2413' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln12247 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:12247]   --->   Operation 21 'specpipeline' 'specpipeline_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln12247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_252" [./dut.cpp:12247]   --->   Operation 22 'specloopname' 'specloopname_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (1.21ns)   --->   "%empty_2414 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'empty_2414' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln12256 = ret" [./dut.cpp:12256]   --->   Operation 25 'ret' 'ret_ln12256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L3_out_serialize_x04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln12243            (br               ) [ 01111110]
i_V                   (phi              ) [ 00111000]
icmp_ln878            (icmp             ) [ 00111110]
br_ln12243            (br               ) [ 00000000]
mem_data_split_V_0    (read             ) [ 00001000]
i_V_1                 (add              ) [ 01100110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
empty                 (read             ) [ 00000000]
zext_ln534            (zext             ) [ 00000000]
D_addr                (getelementptr    ) [ 00000000]
store_ln12254         (store            ) [ 00000000]
empty_2413            (read             ) [ 00000000]
specpipeline_ln12247  (specpipeline     ) [ 00000000]
specloopname_ln12247  (specloopname     ) [ 00000000]
empty_2414            (read             ) [ 00000000]
br_ln0                (br               ) [ 01111110]
ret_ln12256           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L3_out_serialize_x04"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="D">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1310"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_536"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_252"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="grp_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="128" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_data_split_V_0/3 empty/4 empty_2413/5 empty_2414/6 "/>
</bind>
</comp>

<comp id="40" class="1004" name="D_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="11" slack="0"/>
<pin id="44" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="store_ln12254_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="12" slack="0"/>
<pin id="49" dir="0" index="1" bw="128" slack="1"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12254/4 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_V_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="11" slack="1"/>
<pin id="55" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_V_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="11" slack="1"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln878_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="11" slack="0"/>
<pin id="67" dir="0" index="1" bw="11" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_V_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="2"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln534_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="2"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/4 "/>
</bind>
</comp>

<comp id="82" class="1005" name="icmp_ln878_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="86" class="1005" name="mem_data_split_V_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="128" slack="1"/>
<pin id="88" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_data_split_V_0 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_V_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="1"/>
<pin id="93" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="57" pin="4"/><net_sink comp="53" pin=0"/></net>

<net id="69"><net_src comp="57" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="53" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="53" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="85"><net_src comp="65" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="34" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="94"><net_src comp="71" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="57" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D | {4 }
 - Input state : 
	Port: D_drain_IO_L3_out_serialize_x0 : fifo_D_drain_D_drain_IO_L3_out_serialize_x04 | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln878 : 1
		br_ln12243 : 2
	State 3
	State 4
		D_addr : 1
		store_ln12254 : 2
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |    i_V_1_fu_71   |    0    |    18   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln878_fu_65 |    0    |    11   |
|----------|------------------|---------|---------|
|   read   |  grp_read_fu_34  |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln534_fu_77 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    29   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_V_1_reg_91      |   11   |
|        i_V_reg_53       |   11   |
|    icmp_ln878_reg_82    |    1   |
|mem_data_split_V_0_reg_86|   128  |
+-------------------------+--------+
|          Total          |   151  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_V_reg_53 |  p0  |   2  |  11  |   22   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   22   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   151  |   38   |
+-----------+--------+--------+--------+
