-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed May 13 23:15:08 2020
-- Host        : ARTIFANK-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => \douta[10]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(7),
      O => douta(7)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => \douta[11]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_1\(0),
      O => douta(8)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => \douta[10]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(0),
      O => douta(0)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => \douta[10]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(1),
      O => douta(1)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => \douta[10]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(2),
      O => douta(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => \douta[10]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(3),
      O => douta(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => \douta[10]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(4),
      O => douta(4)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => \douta[10]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(5),
      O => douta(5)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => \douta[10]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(6),
      O => douta(6)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000033E43C37D03F03FF7C3C1FFFFCC01C00C02407C3A5DF1FFE49F00FFFFD",
      INIT_01 => X"CFFCFFFED00C3CD967F9FFE5DFFFFC0EC0007E7FF4E8DEDC6F87FF863FFFFF3E",
      INIT_02 => X"07F2CE1C14FC003C61FBFC72EC000036CE18FE1C14FC00C623FBFFF587FFFC88",
      INIT_03 => X"2E854DFFACF5187D9BFCFFE1CC8200D6FC7F180196FDA07C11FDFE731401F872",
      INIT_04 => X"9C887827A78F3FDFF5FB7F477F3A82A91DF14DC0FFC2783F8F9CFFC7FC0A27EF",
      INIT_05 => X"946DE64273FE5FF61D6228EBFF62C3C37C3C70E377FB8FEF3E2A3897BF59A5DB",
      INIT_06 => X"039741741A0368320756AD8DFF758AFBC0EFB8791BE3B0F0201E20B7FF37CAAF",
      INIT_07 => X"431768C59B16724838804B94FE13964FA553AE7257E3BA10029CAB207E67E8EA",
      INIT_08 => X"847F4DF61F64D766021F84A3BE6DF8F51444FCEEBB6E078EE4FF33D4BE11AE90",
      INIT_09 => X"04A938E79901913EFEFF8034004FB6DF64E428770C6934E6C67F40F68075F88B",
      INIT_0A => X"A4020AE3E6DA37CCE2EE809B40095C40AEA97DF63F46780FF2F680340077B0C9",
      INIT_0B => X"F3536F4A00E82FFF06E70FFFE85FEC96862EFCE9200087F3C0F907EF506ACC66",
      INIT_0C => X"E5161116CFF71F3C65DF3E33FF8C5D08020D9BB23DFF8C7F64FE9E3FF27C082B",
      INIT_0D => X"41038BF3FEF7300B81BE61B0C0B4938E14156DC258BC27CFF8FA332EFB32E1BE",
      INIT_0E => X"65AACF5FFFFCC00389FCC02DFC08D539AC2C7CEB3E26C00386FEC0BDE03630BB",
      INIT_0F => X"AAE34EECFFF540009FF384D3FFC21386F3CC9EDC7FF2C001BFF981F3FE14D63B",
      INIT_10 => X"32136F407FFB95937F872011DFF9CA852BE78EC97FF630367FE384D0FFE4CA93",
      INIT_11 => X"9054E4B1FFFFEB72803C8180FFE048358A37DD68FFFF81E0580C6C70FFF83F02",
      INIT_12 => X"F60F0322EA60004358BD5283E003E1AAD307B5967FCFD7ECE6637643FC0DA7BB",
      INIT_13 => X"F90DEF79E2622CE83C25C7FFC19FCE2ED30402698316537773A53303E0FF923C",
      INIT_14 => X"F46C96625EF6000E20A7E3FFC000011AFC0DADAF987C037C4CCBEFFFC08016E6",
      INIT_15 => X"F915E0697EAFFFE26C0E17BF1F802001E2D80C40B0C3BFF3358637FF9F801812",
      INIT_16 => X"97A59832D7C63CF270460BBA1E0F9800F0C1C00A7E8001E3206E8FBF1FFF9000",
      INIT_17 => X"D4B3B161FF73F040625EB01018FE626080067091FFD10F8CE33ED0181883D001",
      INIT_18 => X"AFB577AA7FD05F0E30AE71183F840079B4FD33887FCCEE3F33AE700039F21000",
      INIT_19 => X"6D460C193E884223FB57337800F00F88B3FE9E3B3FF131C618D6537826780DF7",
      INIT_1A => X"450B436C7DB7ADDFD1298B003FBE0FF3D3F15E0C3CF45BEDF96BBA32119007C8",
      INIT_1B => X"8BC67FF8FF978813C19595DFFF3FFBEBBE73073C7F9FBD2C31A99FCFBF3FFCEF",
      INIT_1C => X"70512CE0FF3BD8A3A0B48E1FFF36E3F90E0469F0FFBFA9FA403581DFEF3FFFF1",
      INIT_1D => X"510C600CFEE3BBC0402CC489FFE6403B819BE780FCF3CEBC00A4E20FFFE6407F",
      INIT_1E => X"7966A8BDFF38D8436351ED847FF0003A191ECF1FFCC5C427A0C88600FFE3003A",
      INIT_1F => X"F8567C9F3DF64DC843D180C03BF0001AEC36C3DFFEF8928D0331C0807FF0001A",
      INIT_20 => X"41FCAFE2CC661BDC86AF88051FF001C13E997D071B201D3ED0AF84103FF00000",
      INIT_21 => X"0D3DE7024E71A4E71ABD301F807800E50C236371017B896FCD4E005A9FF801E5",
      INIT_22 => X"03C6934903D14BBD9338007FC7B80067CAB3E2EDF9F50C189A7E300F68380067",
      INIT_23 => X"1982FBE606C840D7F500003B78B830667580678D7F337A803F2000FFFBBC2064",
      INIT_24 => X"DC478F41C20F9800800000771F139C025B027DC9E79C9C84080000837F107024",
      INIT_25 => X"100C08003A0720007C0001219B86F4C0140F6398EB86780050000031F8600304",
      INIT_26 => X"DA0FE1E31E083000F90E0368003030E0D41C3C2CEA0FB803C6B983B1801830E0",
      INIT_27 => X"81541099F6E8C0002F7C06C8203078EEFF0A3D8C3EDCC000BBC38070003FF8EB",
      INIT_28 => X"00FF079C45CD8000E07806F80024BC68182166F990448000EC3C06C4007F3CE8",
      INIT_29 => X"31E1C8BC52F7800049D80E0000602EEC05EFDEFE77670000EC600E18003DD6EC",
      INIT_2A => X"F819E9FFF917180072CE66807820C6E48CF06F7CE7C1C0006B9BF8080802CEE4",
      INIT_2B => X"FF5D4FC5FDF7188012FC302046700668B2276F73C9DF210018400900702046E0",
      INIT_2C => X"1677D8FFF7E02258004FF4E20001969CF8513FC0FFF8F730103EE030240066C8",
      INIT_2D => X"8E1FFF7885E0E7D0C020F0C418816D41D38EFFF8FDF0202C0447F0C6184366B1",
      INIT_2E => X"FFDE7FCB0FC39AE57CC609D0317015DE7DE7F9FB83F3E667FC79F2C330382E8F",
      INIT_2F => X"ABCFF1F0004833BF311E0C0005FE1BFFCB7CEF913E073D83E8DC1402D087056B",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"055555555555555556F00000003580300EAABBFFFFFFD3AAAAAAAAAAAAAAAAAF",
      INIT_01 => X"555555555555555556F00FF00FD020000AAAAEFFFFFFE4EAAAAAAAAAAAAAAAAF",
      INIT_02 => X"555555555555555556F0FCC0024106F03AAAAB7FFFFFFE7AAAAAAAAAAAAAFAAB",
      INIT_03 => X"55555555555555565AC000F00D0500833AAAAAFFFFFFFF8EAEAAAAAAAAAFFFAB",
      INIT_04 => X"5556AAAA5556A95AAAF0FFF00D55001C0AAAAAFFFFFFFFD3C3EAAAAAAAAFBFFF",
      INIT_05 => X"AAAAAAA6AA56A95AAAF0FFF00D5550073AAAAAFFFFFFFFE554FFFFFFFFFFFF00",
      INIT_06 => X"AAAAAAA46AAAAAAAAAFCFFF0095540020EAAAAEFFFFFFFFAFD400003FFC00066",
      INIT_07 => X"ABFC159E956EAAAAABF0FF30481540008EAAAAEFFFFFFFFFFFAA6AA55556440E",
      INIT_08 => X"5559659FFE45AFFFFFFFF001741550003EAAAAEFFFFFFFFFFFFFEA62800EB0CE",
      INIT_09 => X"AA5910FABFFAF15555C000FFA55554001AAEAAFFFFFFFFFFFFFFD0DE84139566",
      INIT_0A => X"3FFFFAAA05AAA56945FFFFFE6A55550056ABFC3FFABF956FFFFFD52695568412",
      INIT_0B => X"BEFFEBAB568CAAAA45CFFFFE595555415515AA5BF07F821BFFFFD11E84568566",
      INIT_0C => X"AFFFFC0BAA8CA42D45CFFC0D6AAA555551D1FE0BF5BF9142FFFFD01299679412",
      INIT_0D => X"0155699F468FA31E45C00009AAAAA5555561FE47F07FD100BFFFD556841383D2",
      INIT_0E => X"A699544B028CA46A99FFFC3ABAAAA95555577E37F07FCD507FFFD55684179567",
      INIT_0F => X"400FFEE656AAAAAAA9C0002BEAAA955550156CED507FAA403FFFE96698578416",
      INIT_10 => X"FEFFEFEBAAAAA51A55C03CD6AA5A55550005555555C6AE403FFFD4129417946B",
      INIT_11 => X"FFFFFFFA5A8F62CA95C03CDFCE6B655550015555575BA6503FFFD516946B9456",
      INIT_12 => X"3C05159F568F62C931C03CADBA96E5550001555553FF91403FFFD556871B9416",
      INIT_13 => X"A69A655E3D8F63C9F1C00EA96955A555000155555FFFFA407FFFD516945B9856",
      INIT_14 => X"5100CFFA3D8F671A55C0D5ABEAAAAA55000155567FFFFA907FFFD55694577402",
      INIT_15 => X"FFFFFFFA56A6AAAAAA0205ABFA9555550001555AFFFFBEAF2FFFD51687078457",
      INIT_16 => X"FFFFFBFA6AAAAA6E560956AAA94000500001557BFFEAAB85B6FFD527995B9597",
      INIT_17 => X"FF00045E4295A96A5A59566AA5000000000155EFFFAAAAB5577FD956855BA9AB",
      INIT_18 => X"A696695201AABAAA56ED55A56A554000000656BFFEAAAAA5558BEAAFFFBFFAA6",
      INIT_19 => X"5144033A01E4B80A07E155AAF955500000055EFFFAAAAAA55558664BB493B71D",
      INIT_1A => X"13FFFEE93D93681A5FFB555AA540000000157BFFFAAAAA565555D8776093B709",
      INIT_1B => X"10CEFFF916A5AAAA6FFE95555000000015553FFFEAAAAA5A5555787B74D0B952",
      INIT_1C => X"DCF000026AAAAA693FFFA65500000000155EFFFFAAAAAAD95555599B9565B45D",
      INIT_1D => X"E89A6963169F695B3FFFD55900000000159FFFFFAAAAAA995555571B7410B451",
      INIT_1E => X"AB55040E2A9F2956BFFFF6550000000018BFFFFEAAAAA8A5555555DB7411B45D",
      INIT_1F => X"ABBFABF9019F24FABFFFFE14400000019FFFFFFAAAAAABA55555554B9965B992",
      INIT_20 => X"ABBEAB39C19F28E6FFFFFFCA9000005BBFFFFFFAAAAAA5AA55555557749CB749",
      INIT_21 => X"ABFFF3CD16A5AA16FFFFFFFA903D6AFDFFFFFFEAA6AAADA955555559749DB44D",
      INIT_22 => X"AB165ED22AA9A956BFFFFFFFFFFDEBCBFFFFFFAA96AAB6AA5555555644D1F992",
      INIT_23 => X"AA167AF2D6932655BFFFFFFFFFFFD0BFAAAAAAAA56A99AAA55555555C925F4AA",
      INIT_24 => X"AAFFFFE9D19EE556BFFFFFFFFFFFFFFF968C4DA541925AA55555550474D1B456",
      INIT_25 => X"AAEFFFA9CCAE2D563FFFE5BFFFFFFFFAD53D4B5431216AA55555555024D5B543",
      INIT_26 => X"AAFFFE6ECCAF1955AFFAE41955E56956E9310143FE55AAA5555500002966F99B",
      INIT_27 => X"AAC55636D6A595556BE1555565566ABFF906A53EA95555555554140004D1F443",
      INIT_28 => X"AAC65637EAAA955558A6AAAAAAAAAAAFFFAA54FA91555555555515555156AA9B",
      INIT_29 => X"AA9E974A69968555545A55ABFFFFFFABFAA90FEA415555555555555552AAAAAB",
      INIT_2A => X"AB94AE3FFFAA8555502BAFFFFFFFFFFAA543FFEA40555555540015555DAAA9AB",
      INIT_2B => X"AAE6BE2FFFFFC5144005AAAAAAAAAAA540FFFFAA40555555540015555AFFFFFF",
      INIT_2C => X"AAC1AE2AAABFD9114001D555555555500FFFEBAA001555555400000018FFFFFF",
      INIT_2D => X"AAC9BA05547FE85104403541555A55503FFFEFEA401555555400000018BFFFFF",
      INIT_2E => X"AACABE0695BF745400001555AAAAAA55000FFAAA4055555554000000067FFFFF",
      INIT_2F => X"AAF010016566415400004EAAAAFFEAAA95503EAA5055555554000001559BEBFF",
      INIT_30 => X"BAFFFEEF0FE5555540000AAFABFFFAAAA5500FAA9055555550000056A9AC0002",
      INIT_31 => X"BCFFC2F08F956655400005FFEFFFFFAAA5550FAA905554155000155AAAAAFFFC",
      INIT_32 => X"B4FBFEB14956A555500000FFFFFFFFEAA95503EA945540155141556AAA596FFF",
      INIT_33 => X"F4F33FBC755AA955500114FFFFFFFBFAAAA543EAA4554015555555AAAA556FFF",
      INIT_34 => X"B40FFFFF1556AA55500503FFFFFA5DAEAAA940FAA4155051555569AAAA955BFF",
      INIT_35 => X"FC001A4F9555A655400402FFFA54FAFF1AA950FEA915555555556556AA5556FF",
      INIT_36 => X"00016A9D5555A555400001BFF92ACB026DA950FEA90555555555A555555A56BF",
      INIT_37 => X"C5FF2A8555555555000000BFFF4EAFA444A9543EA94555555555A555556556BF",
      INIT_38 => X"05FF6A65565555550000007FFFAB9FB447AA903EAA5555555655A555555555BF",
      INIT_39 => X"3FF3192AA55555550000003FFFFFAF5D19AA503FAA5555555555A5555555556F",
      INIT_3A => X"6AA969EAAA5555550000003FFFA50955B6AA503FAAA55555555555555555555B",
      INIT_3B => X"99A9A9FFFFE555050000023FF9E5556C5AAA90FFAA955555555555555555556B",
      INIT_3C => X"A969ABABFFA5540000000B2FEB46F916BAAA40FFAA915555555555555555556B",
      INIT_3D => X"3FC066556BAA500400006FEFE51D963FE71543FEAA401545555555555555556B",
      INIT_3E => X"9695E65505A994000001BFDFFB67EBEF9D6C53FEAA401555555555555555556B",
      INIT_3F => X"95A5D795401A68000006FFFBFEE6EBAE75BC03FEA9000555555555555555556B",
      INIT_40 => X"E556D2A94005AA40007FFA67FE90A780F0550FAAA4000695555555555555556F",
      INIT_41 => X"EAAAAAAA5000569006AFEAAEFFF957756A950FAA900007D4555555555555556F",
      INIT_42 => X"FFAAAAAA90005555AAAAFFA8BFFEE51AAA543FAA40000BF9155555555555555F",
      INIT_43 => X"FFFEA55A90073F0CEAAC3FAA2BEAAAAAA950FAA800001FFE555555555555555F",
      INIT_44 => X"F0FA5056907C564EAAC3FF9AB6AAA96A540FEA9000001FFFE51555555555555B",
      INIT_45 => X"FFF9000291FF054F100FF3AA9B10100403FAF90000001FFFFE4015555555555B",
      INIT_46 => X"FFE80002833FC0F0FFFF18AA9016BFFFFAAA900000002FFFFF9015555555555B",
      INIT_47 => X"FEA4000247CFFFFFFFFDBC6A940005AAAA94000000007FFFFFF915555555555B",
      INIT_48 => X"FE9000024BFFFFFFFFCBF65A540000055500000000007FFFFFFE55555555555B",
      INIT_49 => X"FE4000091C043FFFF1BF8E5554000000005000000000BF3FFFFFE95569555556",
      INIT_4A => X"FE40002EB0CFFFFFCBF8FE95400000006AE000000001FFFFFFFFEAAAAAA5555A",
      INIT_4B => X"FE4001BFFFBFFFFCBF9FFE9550000001FFE000000001FFFFFEAAAAABAAAA556A",
      INIT_4C => X"FE400700FFFFFBCBF9FFFE5550000002FFE015540002FFFEAAAAAABFFAAA556A",
      INIT_4D => X"FE50040CFC03FCBFE3FFFE5550000001FFF455000002EAAAAAAAAAFFFAAA556A",
      INIT_4E => X"FE4000213FFFCBFE3FFFFE55000000007FF95550000695AAAAAAAAAAAAAA552A",
      INIT_4F => X"FFE459633FFC7FE3FFFFFF55000000007FF9400000065A6AAAAAAAAAAAAA551A",
      INIT_50 => X"FFFFFBFEFCF7FE3FFFFFFF95000000007FFE500000065A9AAAAAAA55AAAA551A",
      INIT_51 => X"FFFFFFFFFF6FF7FFFFFFFF94000000007FFE40000006556AAAAAAA456AAA951A",
      INIT_52 => X"FFFFFCFFF6FF7FFFFFFF3FE4000000001BFE40000006A96AAAAAA9195AEA550A",
      INIT_53 => X"FAFFFFFF2FF8FFFFF3FFFFF90000000006F954000006AAAAAAAAA96AA6AA550A",
      INIT_54 => X"FFF0FFF2FF8F3FFFFFFFFFFE4000000001A56950001AAA6AAA6AA9A6AAAA554A",
      INIT_55 => X"FFC0032FF9FFFFFFFFFFFFFFE400000000AA0555401BAAAA956AA5AAAAAA554A",
      INIT_56 => X"FF0C02FFDFFFFFFFFFFFFFFFFAA40000006A4000007EAAAA95AAA5AAAAAA555A",
      INIT_57 => X"FFFF1FFD3FFFFFFFFFFFFFFFFFF9000000A6400000AAA6AA9A9695AAAAAA951A",
      INIT_58 => X"FFF1FFE3FFFFFFFFFFFFFFFFFFD5500000AA900001AAA5AAA69AAAAA96AA551A",
      INIT_59 => X"FECBFE7FF3FFFFFFFFFFFFFFFF56940001AA9500019A56A6AAAAAAA955AA541A",
      INIT_5A => X"ACBFF4FFFFFFFFFFFFFFFFFFF91AA500019A954001AA5A96A96A9AA596AA506A",
      INIT_5B => X"8BFF8FFFFFFFFFFFFFEFFFFFE005555001AAA55501AA5A9AA96A6AA996A941BF",
      INIT_5C => X"BFF8FFFFFFFFFFFFFFFFFFFFD0019540515A955401A65AA5A5AAA56AA6A507FF",
      INIT_5D => X"FF8FF3FFFFFFFFFFFFFFFFFFE4025545915A5A9555695AAAA5A995AAAA941FFF",
      INIT_5E => X"FDFFFFFFFFFFFFFFFFFFFFFFF9091915426A5AAAA95AAAAA59AA6AAAAA95FCFF",
      INIT_5F => X"EFCFFFFFFFFFFFFFFFFFEFFFF964241555A9AAAAAA56AAAAAAAABFFFA97FFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFE007FFEFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFCFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFEFFFFFFFFFFFFF",
      INITP_03 => X"0FFC0FFFFFFFC000FFFFFFFFFFFFFFFFFE007FFFFFFFC000FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFF038FFFFFF00003FEFFFFFFFFFFFFFFFFF41FFFFFFC0007FFFFFFFFFFFFFFF",
      INITP_05 => X"0000FFFFFFFE00000FFFEFFFFFFFFFFFC000FFFFFFFF000007FFFFFFFFFFFFFF",
      INITP_06 => X"FFFCFDEFBFFC000003FBCFDDFFFFFFFF007CFDFFBFFE000005FFFFDFFFFFFFFF",
      INITP_07 => X"FC00FFFFFFF800000001CFFDFFFFFFFFFFFCFDFFFFFC000000F3CF9DFFFFFFFF",
      INITP_08 => X"0000FDE7FFF8C08000000FFFFFFFFFFF0000FFFFFFF80000000007FDFFFFFFFF",
      INITP_09 => X"FFFCBCE73FE0000000007FFFFFFFFFFF9FFCFCE7BFF0000000003FFFFFFFFFFF",
      INITP_0A => X"0000FFFFFE0000000001FFFCFFFFFFFFFF00BDFFFF8000000000FFFFFFFFFFFF",
      INITP_0B => X"1FFEFFFFFC0000000007FFF80FFFFFFF0000FFFFFC0000000003FFFC3FFFFFFF",
      INITP_0C => X"DFECFFFFFE000000001FFFF801FFFFFFFFFEFFFFFC000000000FFFF807FFFFFF",
      INITP_0D => X"0400FFFFFF00000000FFFFF8001FFFFF0000FEFFFE000000003FFFF8005FB7FD",
      INITP_0E => X"0FFEFEFFFFC0000007FFFFF0001FFFFF07FEFFFFFF80000001FFFFF0001FFFFF",
      INITP_0F => X"0000FEF0FFF800007FFFFFE00007FFFF0FFCFEFEFFE000001FFFFFF00007FFFF",
      INIT_00 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADADAFA",
      INIT_01 => X"D7B7502C0C2E2E0C0A50DBFFFFFFDFFFDDFFFFFFFFFFFFDFFFDDBBBADADADAFA",
      INIT_02 => X"FAFADAD8B6B6B5B59595B5B5B5B7B7B7B5959595730C8686EA5395B5B5D4D7D7",
      INIT_03 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_04 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_05 => X"B5954E2E0C0C2E2C0C0C2EB9FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFDFCDADAFA",
      INIT_06 => X"FAFAFAD8D8D6B7B5B5B5B4B492929595959352500E86444242CA73B7B5D7D7B5",
      INIT_07 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_08 => X"DADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_09 => X"B5944E2C2E2E0C0C2C0CEAEC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDADA",
      INIT_0A => X"FAFADAD8D6B4B5959494B4B5B4B5B5B7B7B773EC864242422242860E7294B5B5",
      INIT_0B => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0C => X"DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_0D => X"B5B44E2C2C2C2E0C0C2E0CEA10DDDFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFDDADA",
      INIT_0E => X"FAFADAD8D6D7B7B5B5B5B5B5B4B4B5B7B7B552884242222202222064EC7395B4",
      INIT_0F => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_10 => X"DADBFBFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADA",
      INIT_11 => X"D7B54E2C2C0C2C2E0C0C0CEC30DDFFFFFFFFFFFFFFFFFFDFFFFDFDFDFFFFDBDA",
      INIT_12 => X"FAFAFAD8D6D6B5B5B4B4B4B4B4B4B5B7B7B73066444422220002002042A872B5",
      INIT_13 => X"F8FAFAFAFAFAFAFAFAF8F8FAD8D8DADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"FDFDFDFBFAFADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADBFDFDDB",
      INIT_15 => X"B594502C2C2C2C2C2C0C0C0C30FDFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFDDDDD",
      INIT_16 => X"FAFAFADAD6D6B5B5B4B4B4B4B4B4B7D7B5B50E4444442424020200002242A870",
      INIT_17 => X"FADADADADABAB8B89696747252505072B6DADADADADAFAFAFAFAFAFAFAFAFAFA",
      INIT_18 => X"FFFFFFFFFDFBDBDBDBDBFBFBFBFBFBD8DADADADADAFBFBFBFBFBFBDBDBFFFDFD",
      INIT_19 => X"9595502E2C0C2C2C2E0C0C0C30FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_1A => X"FADAFAFAD6B4B4B5B4B4B4B4B4B4B5B7B795EC442424242422020200022242EA",
      INIT_1B => X"B676543454320EEEECECCCCCECECA6A6EA3074B8DADADADADAFAFAFAFAFAFAFA",
      INIT_1C => X"FFFFFFFFFFFFFDFDFDFDFFFDFFFFFDDBDBDBDDDDDBDBD9FDDD97B977759730DB",
      INIT_1D => X"0C952E2E2C2C2C2E2E0C0C0C30FDFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"D8D8FAFAD6D4D5D7B4B4B4B4B594B5B7B773AA44444424242200000002222264",
      INIT_1F => X"ECECCCEE10100E11315353537775ECECCAA8A6C80E74B8DADADAFAFAFAFAFAFA",
      INIT_20 => X"DFDFFFFFFFFFFFFFFFDDBBBBB9BB77DBDD537753537530DBDB0E7533307530DD",
      INIT_21 => X"840E2E0C2E2E2E2E2C0C0C0C30FDFFDFDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDF",
      INIT_22 => X"FAFAFCF8D6B4B4D4B4B4D5B5B5B5D7B7B7308644224444242222020000224242",
      INIT_23 => X"535575979797B99797DB9797B9771010EE0EECA8A6A6CA3074B6DADADADAD8D8",
      INIT_24 => X"DFFFFFFFFFFFFFFFFF775375309730BBDD539753537553DDDD97B9B7B9BB97DD",
      INIT_25 => X"42A80C0A0A2C4E2E2C0C0CEA30FDFFFFDDDFFFFFFFFFFFDFDDDDDDDDDDDFDFFF",
      INIT_26 => X"BB99DBB952B7D7D7B7B7B7B7B4B49450CA666646444444444444222222224242",
      INIT_27 => X"BB9799B9777797555355310FEECCA8AAAAEC0E0E0EECCAEC0E3099BBDBDBDDDB",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFB997B775BB97DDDD97DB97979997DDDB759775959755DD",
      INIT_29 => X"444486EAEA0A0C2E2E0E0E1153DDFFDDDDBDBB9B9BBBDDBD9B353357559BFFFF",
      INIT_2A => X"353377B930749492727292B4B492940E66666666664444444444442222222222",
      INIT_2B => X"330EEEEEECEECCCCCCCAAAAAAAAA86A831559799B9B9B9B9DBDB997777BBDD77",
      INIT_2C => X"FFFFFFFFFFFFFFFFFF977597539732DBDD75B775979799DDDB759797B7DBB9DD",
      INIT_2D => X"2244648653979797BBBBBB99553599BDBD9B13CF55BBBBBD9B1111771133BBFF",
      INIT_2E => X"333397B73095949494949494B49292CA64446646464444444444444422222244",
      INIT_2F => X"AACCCCAACCEECACCCAAACACCCAAA88EE979797BBB9530E31B9DB99B9BB99DB77",
      INIT_30 => X"FFFFFFFFFFFFFFFFFF97759573B975DDDDB9DBB9B9BB99DDDD97B97375B975DD",
      INIT_31 => X"44442244CC55F133BDBDBD99111399BD9D9B3715579BBDBD9B13F15513113399",
      INIT_32 => X"33EF5597509394929294B4B7B59550A866666888666666664444444442224444",
      INIT_33 => X"AAAACCCCECECECECEE0E0E113333CAEEBBB9DBDBDB33EE31B9DB77333397DD75",
      INIT_34 => X"BBFFFFFFFFFFFFFFFF99B9B9B7DB77DDDD539773757753FDDB759730509775DD",
      INIT_35 => X"42424244228811579BBD9B7935F1359BBD9BF1CF37BD9D9DBD13CF131311EF33",
      INIT_36 => X"33EF75B950B5D7D7B7B7B5B59573CA6666686866666666666666444422444442",
      INIT_37 => X"111131557575977777B999979997EEEE755355BBBB33EC1099BB33EE1177DB77",
      INIT_38 => X"33FDFFFFFFFFFFFFFF99B99797B9B9DDDB75B975979797FFDDB9B997B7B9B9FD",
      INIT_39 => X"424242422222448A35999B9BF1CE13BDBDBBF1CF37BDBDBD9DF1AC131333EF11",
      INIT_3A => X"7977BBD95094929292929273730EA88868688866886688886666664422224242",
      INIT_3B => X"DBB997B999979997759755535531AAEE331133B9BB33EE3199BB57355599BD99",
      INIT_3C => X"33FDFFFFFFFFFFFFFFBBDBB9B9DBB9DDDD97DB95979997FDDB75975375B999DD",
      INIT_3D => X"42422220224222224466AACF8A68AC133355CFEF55BDBDBD9B5777793511EF0F",
      INIT_3E => X"9B99BBB95295B7B7B7B5B5B773CAAAAA8A888866668888688844444444444242",
      INIT_3F => X"753331311111EEECCCCCCCCACAAA86CC777799BBBBBBB9B9DBBBBBBBBBBBBBBB",
      INIT_40 => X"33FDFFFFFFFFFFFFFF979797759755DDDD97B97597B9B9FDDB97B97595B9B9FD",
      INIT_41 => X"2222200000224244646444444644444442444444AA1157999B9B9B993311EF11",
      INIT_42 => X"57557799509595B5B59292933086668688666666224488886622442244444442",
      INIT_43 => X"CACACACACAECCCCACAAACCCACAAA88CCBBDBBBDBDBBBB9B9DBDB99775599BB99",
      INIT_44 => X"33DFFFFFFFFFFFFFFF99B99775B997DDDDB9DB97B9BBBBFDDDB9D975979797DD",
      INIT_45 => X"22220000000022446442444466646664644442CA337799BB9977557755331111",
      INIT_46 => X"775575973095B5D7D7B4B4B52EA6ECCC0E31AA88228888EE55AA464444444442",
      INIT_47 => X"CCAACAAACAEECCCCCCCCECECEEECAACA757799B9DB53EE0E97DB53CCEC55DB99",
      INIT_48 => X"33DDFFFFFFFFFFFFFD99B9B999DBB9DDDD75B9527597B9FDDB75975375B7B9FD",
      INIT_49 => X"22200000202222444444444464646466448631DDDDFDDDDDDB77317733333111",
      INIT_4A => X"11CC119752B7D7D7D5929275ECA8CC6666AA888866662266CEAA662222444444",
      INIT_4B => X"0FEEEE3131335555539797759997EECC555597B9BB33CCEC77DB55CCEC55DD77",
      INIT_4C => X"55DDDDFFFFFFFFFFFD97979777DBBBFDDD97B975B7B9DBFDDB99DB97B9B9B9FD",
      INIT_4D => X"222022222220224244444464644464648653DDFDFFFDFFFDFDDDDBBB55311131",
      INIT_4E => X"EEEC319750B5D7D7B7730EA88888664444666644224422446666664444666644",
      INIT_4F => X"B99975B99777B99977B997757777ECCC11EC1077DB33CCEC77BB55ECEC55DB97",
      INIT_50 => X"55FFDFFFFFFFFFFFFDB9B9B997DBB9FDDDB7DB95B99797FDB930B953757553DD",
      INIT_51 => X"2220222200002222444444444264448877FDDDFDFDFFFDFDFDDDDBBBB9751111",
      INIT_52 => X"757597B950B7B7B72EA86464888888AA88888888886666888866666666664444",
      INIT_53 => X"9775535333111111EEEFECCCECCC88AA33EE1097DB33EC1097BB77103197DDB9",
      INIT_54 => X"31BBFFFFFFFDFFFFFD77779775B997DDDB75B952979597FDB975B953979797FD",
      INIT_55 => X"0000000000000022444444446464A899FDFDFDFDFDFDFDDDDDDDDDDBBB97EEEE",
      INIT_56 => X"BBBBDBDB539775EA646442668866888AAA8A8888666666444444224444444422",
      INIT_57 => X"ECCAECCACAEECCACACAAAACACCCCAAA8555575BBDBB99799BBDBDBBBBBDBDDDB",
      INIT_58 => X"88EE55DBFDFDFFFFFDB9B99797DBB9FDDDB9DB97DBB9B9FDBB99B997B9B9B9FD",
      INIT_59 => X"00000000000000224444446664AA99FDFDFDDDDDFDDDDBDDDBDBDBDBB9316666",
      INIT_5A => X"555577993353A844644442666646446666664622220000000000002222222200",
      INIT_5B => X"CCCAECECCAECECAAACACAACAECECAA8899DBBBDBDBBBB9B9BBDDBB9997B9DDBB",
      INIT_5C => X"666666CC97DDFFFDFD99B9B997B9B9DDBB55B9979797B9DDDBB9BBB9BBDBDDFF",
      INIT_5D => X"000000000020222244446644CABBFDFFFDFDFDDDDBDBDBDBDBDBBBBBBBEC6666",
      INIT_5E => X"5535799977758842644444444444444446444422000000000000002222000000",
      INIT_5F => X"ECCEEE0E313133331135553375950ECA75533399DD97777799BD79577999BD99",
      INIT_60 => X"666666448611DBFFFDDDDDDDDDFDFDFFFFDDFFFDDDFDDDDBDDDDDDBBDDDB97DB",
      INIT_61 => X"0000202000204266444444AABBFFFFDDFFFDDDDBDBDBDBDBBBBBDBDBB9AA6466",
      INIT_62 => X"3535579BDFBBCC44664444446666442244466666444444222222000000000000",
      INIT_63 => X"57573599B975B7B95599995597B711CA53333177DDBBBBBBBBBD9B9B999BBD9B",
      INIT_64 => X"666466446466CA5399DB77B9B953B9FD990E97950C97310EB9FD970E75950E97",
      INIT_65 => X"00002020202044646666CCBBFFFFFFFFFDDDDDDBDBBBDBBBBBBBDBBB99866466",
      INIT_66 => X"131135DDDFDD33446444444266888888AA8A6666444444444422000000000000",
      INIT_67 => X"3717D31555537353111111EE110ECA8831111177DD99553599BD79131155DB99",
      INIT_68 => X"6664446464646486EE97EC53750EB9FF97EC9573EA975130DBFDB9509575EC97",
      INIT_69 => X"002222222242444444EEBBFFFFFDFFFDDDDDDBBBB9BBDBDBBBBBDBB977646686",
      INIT_6A => X"5555BDFFFFFD99CC644444444444646666664422222222000000000000000000",
      INIT_6B => X"B1D7718EACEEECCAAAAAAAAAAACAA886310E0E55DD7711F077BB99111177DDBB",
      INIT_6C => X"666444444442446486EEEC557530DBFFB90E97950EB77575DDFFDB97B9B975BB",
      INIT_6D => X"222222424444446631DDFFFFFFFFFFDDDDDDBBBBBBBBBBDBDBBBBBB953448686",
      INIT_6E => X"97BBFFFFFFFFFD97AA6444442244444442222200000000000000000000000000",
      INIT_6F => X"8FD7718FAC11ECCACAAAAAAACCCCCA8653555599DD997777BBBBBBBBB9BBDBDB",
      INIT_70 => X"64664444444444444464CA97B9B9DBFDB997BBB997DB9797DBFD9953B99732B9",
      INIT_71 => X"002244444466CC99FFFFFFFFFFFFFFDDDDBBBBBBBBBBBBBBBBB9B9B9EE648666",
      INIT_72 => X"11DDFFFFFFFFFFDD996644864464442200000000000000000000000000000000",
      INIT_73 => X"6CB34EB1EE10313111113131535331A875DBBBBBDBBBBBB9DBDBBB999799BB77",
      INIT_74 => X"66666444444444444464660E7575BBFDB932977531B97575DBFF9975999753B9",
      INIT_75 => X"22222244A855DDFFFFFFFFFFFFFFDDDDDBBBBBB9BBBBBBBBBBB9BB97A8666666",
      INIT_76 => X"33FFFFFFFFFFFFFFFF7766666466664200000000000000000000000000002020",
      INIT_77 => X"4E4E50F59B7799BB7799BB7799BB53CC33777799BB770EEE75DB99777777BB0E",
      INIT_78 => X"646666444444444444644486EC97DBFDB932977551B99797DBFDBB77B99752BB",
      INIT_79 => X"2044A833BBFFFDFFFFFFFFFFFFDDDDDBBBBBB9B9BBBBBBBBBBBBBB5386666664",
      INIT_7A => X"99FFFFFFFFFFFFFFFFFF77AA4442442200000000000000000000000000000020",
      INIT_7B => X"967696F659557577335575313333ECA853BBB9DBBB7710EE53BB997777775588",
      INIT_7C => X"4444444444444444646464646431DBFFDBB9DBB997DDDBDBFDFDBBB9DBD997DB",
      INIT_7D => X"AA55DBFFFFFFFFFFDFFFFFFFFDDDDDDBBBBBB9B9BBBBBBB9BBBB99EC66866444",
      INIT_7E => X"BBFFFFFFFFFFFFFFFFFFFFBB1166222222200000000000000000000000000042",
      INIT_7F => X"787696B68ECCECCCACCCECCAAA88AA6631553175DD970EEE53BB9711EEEE8888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0270FFF8FFFFF801FFFFFFC00001F7FF0000FEF0FFFC0000FFFFFFE00003F7FF",
      INITP_01 => X"0FD07EE0FFFFFFFFFFFFFF0000007FFF07E6FFF0FFFFFF07FFFFFF800000FFFF",
      INITP_02 => X"00005EC0FFFFFFFFFFFFB80000003FFD02207CE0FFFFFFFFFFFFFE0000007FFF",
      INITP_03 => X"07E27FC03FFFFFFFFFFC000000003FFD00005EC07FFFFFFFFFFE000000003FFF",
      INITP_04 => X"01E7FFC007FFFFFFFFC0000000001FFF07E27FC01FFFFFFFFFF0000000003FFF",
      INITP_05 => X"00F7FFC001FFFFFFF000000000001FFF00F7FFC003FFFFFFFE00000000001FFF",
      INITP_06 => X"03F00FC0003FFFFFC000000000001FFF01F7FFC0007FFFFFC000000000001FFF",
      INITP_07 => X"00407E00001F81FFFFC00000000007FF03F01F80003F87FFFC00000000000FFF",
      INITP_08 => X"000080000003C00FFFC000000000000100000000001F807FFFC0000000000099",
      INITP_09 => X"700000000000F0001FF800000000000F300080000001E001FFF8000000000007",
      INITP_0A => X"FFF8000000001C0000000000000000017E0000000000380000E0000000000002",
      INITP_0B => X"787C0000000007E1C000000000000003FFFC000000000FE30000000000000001",
      INITP_0C => X"00700000000000EFC00000000000000070F80000000003C0E000000000000001",
      INITP_0D => X"FFF00000000007FE0000000000000000FFF00000000003FF8000000000000000",
      INITP_0E => X"00E0000000000E280000000000000000FFE0000000000FFC0000000000000000",
      INITP_0F => X"006000000000000010000000000000000060000000000E000000000000000000",
      INIT_00 => X"444444444444646666666664446655FD9730B953ECB95253DBFD9752B9950EB9",
      INIT_01 => X"99FFDFDFFFFFFFFFFFDFFFFDFDDDDBBBBBBB9999BBBBB9B9BBBB556666866666",
      INIT_02 => X"DDFFFFFFFFFFFFFFFFFFFFFFDD33AA886644222200000000000022224486A8CC",
      INIT_03 => X"989896B68ECCECCACCCCEAC8A988AA6610333155BB970EEE53BB9911EE8844AA",
      INIT_04 => X"44444444444466666666666664428897B9529751EC975297DDFD9775B79530B9",
      INIT_05 => X"DFFFDFFFFFFFFFFFFFFFFFFDFDDDDBBBBB999799B9BBB9B9B997AA6686666664",
      INIT_06 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFBBB9B9B955113311EECC668688A8CACCECEE77",
      INIT_07 => X"989696B6B0CC0EEEEE0E510A64ADCC68117797B9DBBB9997B9BBB99911444488",
      INIT_08 => X"444444444444446666446644444422A89753B97530B997B9FDFDB997B99755BB",
      INIT_09 => X"DDFFFFFFFFFFFFFFFFFFFDFDDDDBBBB9B9977799BBB9B9B999EC668886666666",
      INIT_0A => X"BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDD97EECACACCEC3199FF",
      INIT_0B => X"B8969696F75797B977754EE8883513AA33BBBBBBDBDBB999BBBBBB5586444488",
      INIT_0C => X"46444444444444444444444444224242EC77DB9553BB9797DDFD99559BBB9BBD",
      INIT_0D => X"DDB9B9BBDBB9D9D9DBDBFBDBDBDBBBB997777599B999B977AA44866666666666",
      INIT_0E => X"BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFDD77335399DDFFFF",
      INIT_0F => X"B8969696195795B7752EC60ACCAEF188EE777799B99711EE53B997AA44446466",
      INIT_10 => X"44444444444444222244442222222242660EB9530EB97599DDFD97539755379D",
      INIT_11 => X"DDB9D9FBFBB57093D9B55097DBB9B99755335377997731864266666666666444",
      INIT_12 => X"77FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"98989896B4CE0EECCCEC0CECAC8AAA66EE555597BB97EECC10B9556644666488",
      INIT_14 => X"4444444444222222222222222222222042CA97530EB997BBDDFD97759933F57F",
      INIT_15 => X"FDD9B9DBD77272D9DBB52E52B9B9775511CC117531A842446466666666664444",
      INIT_16 => X"11DFFDDDFFFFFFFFFFDD9997DBFDFFFDFDFFFDFDFFFDFDFDFDFFFFFDDDDDBBDB",
      INIT_17 => X"98767676948CCCAACACACAAA888ACA86EC11EC31BBB90ECC31B9EE4444444466",
      INIT_18 => X"4444442222222222222222222222222222A8B99997DBB9BBFDFDBB99DB79395D",
      INIT_19 => X"FFFDFDDB9570B7FBB795B7B9977533EECCCCCCAA444464646666666666666444",
      INIT_1A => X"8A99DDDDFDFFDDFDFFDBB79573B9FD9797B975B9FDB9B9B997DBDDB977B999BB",
      INIT_1B => X"98987676B4AECCCCCCECCA64248ACC86EC11EC31B99910CC3197AA4464444444",
      INIT_1C => X"44444422222222222222222222222222222255330E995555DDDD77117713D53D",
      INIT_1D => X"FDFDDBB99795B7DBDBDBB9975310ECACAAAA6622226664646464646444666444",
      INIT_1E => X"44AA99DDDDB97597B9D9D9B7B9B7D9B997DBB997B9B9B7DBBBDDDDDBDDFFFDDD",
      INIT_1F => X"98989698D61555775575536622EE55CAEE777799BBBB77779977664466444444",
      INIT_20 => X"44444422222222222222222222222222224411775577779B999B99999B593B3D",
      INIT_21 => X"FFFFFFFDFDDBBBB999975531EECCAAAA88442222444464444444646464664444",
      INIT_22 => X"44448811BBB997DBDBFDFDFDFDFDDBDBDBDBDBDBDBDBDDDBDBDBDDDDDDDDFFFF",
      INIT_23 => X"98989696D63535773355536602CE35CEEE799B99BBBB9999BB55444444444444",
      INIT_24 => X"444422222222222222222222222222222222F17779797979797979999B5B3B3D",
      INIT_25 => X"DDDDDBBBB99999753311EECCCCAAAA8844000022224244444444446444664444",
      INIT_26 => X"444444226697DBB9B9B9B9B9DBDBDDDDDDDDDDFDFFFFFFFFFFFFFFFDDDDDDDDD",
      INIT_27 => X"989896967048AA77797753884413797957795757777757797933444244444444",
      INIT_28 => X"444422020022222222222222224444442222AC57795757575757575757591B1D",
      INIT_29 => X"BB997777553311EECCCCCCCCAAAA8A8844000022224244444444446444444444",
      INIT_2A => X"44220222008899DBDBDBDDFDFDFDFFFFFFDDFFFFFFFFFFFFFFFFFFDFDDDDBDBB",
      INIT_2B => X"98989696502624CF7999BB57D17B7B9B9B9B9B9B797979797911444422442222",
      INIT_2C => X"2222220000222222222222222222224422228857BD9B9D9D9D9B9B9D9D7D3D3F",
      INIT_2D => X"55553311EECECCCCCCCCCCAAAAAA8A8822000000224244444442446444444444",
      INIT_2E => X"22020222222266559999BBB9B9BBBBBBBB9B9BBBBBBBBBBBBBBB9B9979797777",
      INIT_2F => X"98989676B66A246A599D9B57B1597B9B9B9B9B9B9B9B9B9B9B11444222222200",
      INIT_30 => X"22222222222200000022222222222222222446139B9B9B9B9B9B9B9B9B7D3D1D",
      INIT_31 => X"3311EECCCCCCCCCCCCCAAAAAAAAAAA8822000000224444444442444444444444",
      INIT_32 => X"0202002202220224EE5555557575555555555555555557775757575555353333",
      INIT_33 => X"98989898B6F5F3157D9D9D39B117153535373735377B9B9B9B13662222220202",
      INIT_34 => X"2222222222000000000000000000002200226811799B9B9B9B9B9B9B7B5B1D1D",
      INIT_35 => X"1110EEEECCCCCCCCCCACACAAAAAAAA8844000000224444444442444444424444",
      INIT_36 => X"020022002222222022EE55555555353535131515375777777777575757553333",
      INIT_37 => X"98989878B6F97D395B9D9B59B1B1D1D1D1D1CFCF139B9B9B9B77882222220222",
      INIT_38 => X"2222222200000000000000000000000000222288359B9B9B9D9D9D9B7B5D1D1D",
      INIT_39 => X"555333333111EEEECCCCAACACAAAAA8866220000222222222222444444224222",
      INIT_3A => X"2222220202222042204455775757553717D59577B717597979795B7979777775",
      INIT_3B => X"9898987696D93D3B379B9B37B1B1D1D3F3F1F113359B9B9B55CC222222222222",
      INIT_3C => X"222222200000000000000000002222224244444466339BBDBD9B9BBD9B7D5B5D",
      INIT_3D => X"7777555555553331310EECCCAAAAAA8866220022224422222222444422222222",
      INIT_3E => X"22222202020200022220EEBB9999B97939B959393977B719597B9BBBB9999777",
      INIT_3F => X"98B896769896B5B3D315D3D3B391B1F5F5151535137733882220202244222222",
      INIT_40 => X"22222220000000000000002222446466666666666666AAEF11F1F11111F1F159",
      INIT_41 => X"77777777575555553311EECCACACAA8888442222444444422222442222222222",
      INIT_42 => X"2222220202020002022266777B7B9B9B5BD9591919193997D91B5B7B99B99999",
      INIT_43 => X"98B8B674767672709292704E904C6E8EB1D3AEACAC6844224422224466444444",
      INIT_44 => X"222200220000000022222222446666666666666666666686CAECECEEEEECEC33",
      INIT_45 => X"79797979797757553511F0EECCCCAAA888662222424244442422220000222222",
      INIT_46 => X"2222222202220022020022F3FBFB3B7B7B1B993919193977595999D919395979",
      INIT_47 => X"98B6D8F9B4B6947494B5D74E7092B3D539F3AEAE684466444466666666444444",
      INIT_48 => X"22222222222222224244444444666666686666666666666686AAECEEEE0E0E0E",
      INIT_49 => X"19397979777777755533312E0CEACAA8A8664200222444442200000002222222",
      INIT_4A => X"2422222222224222020000B1BB799B1B7B7B1B9939193959391939595979B919",
      INIT_4B => X"B8D65B39B0B070729492926E4C90B1D337AF4626446666668886666644224444",
      INIT_4C => X"22222222222222424464646666668688888886666666666466A8CAEC0E0E0E0E",
      INIT_4D => X"77B7D717375777755553312E0CEACAA8A8664400222444442200000022222222",
      INIT_4E => X"44222222020020220222028DDB5B399B1B7D7D3BD9593B393959977959393777",
      INIT_4F => X"F6149913CECEF3B0B3B2906E4C8E8C8DF36A2424466668886666666666444444",
      INIT_50 => X"2222224442222244446666666666666686888886666664646666A8CCEEEC0EEC",
      INIT_51 => X"3757557595B5D5F5151313F1CCCCAAAA88684602004444442222002022222222",
      INIT_52 => X"44220002020020220222228AFB7919599BFB7DBD7BBB595957B78ED5B9977757",
      INIT_53 => X"CE3093512F2F0CECCC8C8EB0AC8A688AAD442244444466666688666666444444",
      INIT_54 => X"222244444444444464666444444464666666666666666666666666A8ECECEE0E",
      INIT_55 => X"93977757353535557393B3B18E8C6A6A68684624002244442222222222222222",
      INIT_56 => X"442200000000200000000248F9993919397BDB397537F5F5B0F0ECCC908E9090",
      INIT_57 => X"0A2A084B6B6D292B0B31775757F1AAAA66444444444444666688666666444444",
      INIT_58 => X"44424444444444446666664444444444446464644466666664666686CAEEEE0E",
      INIT_59 => X"CAAC907535151515333151514C2A2A2848484646002244444444444444444444",
      INIT_5A => X"242200000000200000020026D9995919191B3BB7332C0A0A2E532EF0F7F5130E",
      INIT_5B => X"4D4B6B8D8B8B4B4D2F9797997933CC4422444444646644646646446644442244",
      INIT_5C => X"44444466444444646666644444444444444444444466666464646486A8EC0E0E",
      INIT_5D => X"2C2ACA91551515133331110F0F0A0A0808080606020022444444444444444444",
      INIT_5E => X"220000000000000002000002D59B391B1B1B3B79F7330C53131710B0D995B337",
      INIT_5F => X"EE2D8D8D28C6CAAAF19999979913462244646464866464444444446644444444",
      INIT_60 => X"4444446644444444666644444444444444444444444464666666666686CAEC0E",
      INIT_61 => X"2A4A0A8E771515131311110F0D0A0A0808062826040222444444444444444444",
      INIT_62 => X"220000000000000000202000939B3B1B1B1B3B3979D7177B1917F090B99795F3",
      INIT_63 => X"F1115151EACCCE8A359999B95588222424446666644244444444664422224444",
      INIT_64 => X"4442446644444444666644444244442244444422444444446666666466A8ECEE",
      INIT_65 => X"2A0ACCB3553515333313112F0D0A2A2A28284846464444444444444444444444",
      INIT_66 => X"220000000000000000202000717B1B1B1B393B3B5B79B9FB1B5B52EE3713100C",
      INIT_67 => X"F3D0EEECAAACF1AEF1779977F168264846262422444442424464444422444422",
      INIT_68 => X"444444644444444466664444424444222244422222222242444466666686CAEE",
      INIT_69 => X"0AACB375573535333331312F2D2A4A4A4A486868666664444444424444444444",
      INIT_6A => X"2200000000000000222020004F7B3B1B3B39395979D919375775904C4C4C4A2A",
      INIT_6B => X"797999999B797B5979997957AE28482826484826042444446464444422222222",
      INIT_6C => X"444444444444444444444444424444222222222222222222224444646686CAEE",
      INIT_6D => X"D3937537371713333331314F4C4C6A6A8A686888868642646444424444222222",
      INIT_6E => X"2200000000000000202000242D995B3B39593595D02E2C2C2C4C6C6C4C2C0EEF",
      INIT_6F => X"99999999B9997979797979158E4C4A284A4A4C4A4A2604222242444422002222",
      INIT_70 => X"444444444444444444444444444444442222222222222222224244446488CAEC",
      INIT_71 => X"75775757353513133333314F4C6C8A8A8A888888886442646464424222002222",
      INIT_72 => X"00000000000000000000466A4D977B5B3B35B5CE6CAC8C2C0E30502C9537B595",
      INIT_73 => X"99799B9999997979797977AC482828484C4C4C2A284A04262424222220002222",
      INIT_74 => X"244444444444444444444444424244222222222222222222224244446488CAEC",
      INIT_75 => X"5755734C9193735333112F4C4C6A8A8AAAAAAAA8864240426264442222000222",
      INIT_76 => X"000000000000000002466A6A6CB5BB5B3B35D7EE6C6C30D3B3B337CC35F99979",
      INIT_77 => X"F1CEB0D0D0F1F3F355997566020404020426484A282626260402002022222200",
      INIT_78 => X"224444444444444464644444422242222222222242222222224244446486CAEC",
      INIT_79 => X"7391CEE8E8AA6C7151110F4C4C6A8AAAAAAAA8A8642040424264642220000222",
      INIT_7A => X"0000000000000222486A4A6A8AB1D9793B3977D20C0E19777753D5AEF0B97797",
      INIT_7B => X"8C28284A6C280606AC9975A82224242200000224262648264824240000222220",
      INIT_7C => X"222444444442444464644444422222222222224444422222224244446486CAEC",
      INIT_7D => X"91CEEA0AEC8C4E5153312F4C6C8CACAAAAAAA864204040626262644422222222",
      INIT_7E => X"00000000020224688A4A4A6A888AF9BB5B393595D0AEB7795935B7CECED79795",
      INIT_7F => X"AC4828286E4A06068C7755CC6644644222000000024446262626460200002222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000038000000000100000000000400000000300100000000000000000",
      INITP_01 => X"000000000007E0000000003800000001000000000007C0000000001000000001",
      INITP_02 => X"000000780017FFC78000003800000000000000F80007FE000000003800000001",
      INITP_03 => X"0000000001FFE0000000007A7800000000000000003FC0000000007F80000000",
      INITP_04 => X"000000001FFFC0000000007E3F0000000000000003FFC000000000637C000000",
      INITP_05 => X"00000000FC7F8000E800006380000000000000003F6F000000000071FC000000",
      INITP_06 => X"0000000FFE778000C40000000000000000000003F23FC000C01800F000000000",
      INITP_07 => X"000000FFF6F700000E000000000000000000003FFAFF00002E70000000000000",
      INITP_08 => X"00000FFC071800000740000000000000000003F8903300002740000000000000",
      INITP_09 => X"00007F3872CE00000CC000000000000000003FFC77EC00000F00000000000000",
      INITP_0A => X"0007F8FFF907800000000000000000000001FCF8E78700000070000000000000",
      INITP_0B => X"007F83C0F92238000000000000000000001FE420C183C0000000000000000000",
      INITP_0C => X"03FFF9EDF3E02000000000000000000001FF3FC0F7A0F0000000000000000000",
      INITP_0D => X"3FDEBF600020800000000000000000010FFEFFF8FCF800000000000000000000",
      INITP_0E => X"FC6E67C002C080000000000000000004FF27F9E001C080000000000000000009",
      INITP_0F => X"EE05D0C00000000000000000007E001BF02CCF8010000000000000000000003A",
      INIT_00 => X"222244446464646464444444422222222222224242424444444442446488CAEC",
      INIT_01 => X"8C8C8F9171313333310F4E8CACACAAAAAAA8644042624062626264CA86222222",
      INIT_02 => X"00000004486C8E8C6C4C2C2846A8333B99393B5995B36FB39755D712ECF5D1AF",
      INIT_03 => X"AC6A4A2A2A0A0A2AAE35EF888866666442200000200022264826262402000000",
      INIT_04 => X"222222444444444444444444442222222222222222444444444444446486CCEE",
      INIT_05 => X"7575555333535351516F8EACACAAAAAAA8644042626260626262840CEC662222",
      INIT_06 => X"0202264A6C6E8E6E4E2C2C4C8AEA2E791B7B3B39375797957573B3EEAAB0B373",
      INIT_07 => X"AE6C6C4C2C2A2C6C8CAA88888886866644220000000000020426242626020000",
      INIT_08 => X"002222444444444444444444442222222222222222424444444444444486CA0E",
      INIT_09 => X"37373535537393B1D1CECCACAAAAAAA864404062626262626262C80EEECC8842",
      INIT_0A => X"4A4A4C4C4C4C4C4E707292B2F00C2C537B1D9B5939193B59797773B393555737",
      INIT_0B => X"8E9090704E4C4A6A686888886666888888442200000000020226462624242646",
      INIT_0C => X"444422222222222222444444444222222222222222222244444444444486CA0E",
      INIT_0D => X"35557595B5D5F3F1EEECCCACACAA8844204062626262626262840C2E0EEEEC88",
      INIT_0E => X"8E4C2C2C4E4E92959574B4F4EE0C4C2C757B5BFBB97959597775777755553535",
      INIT_0F => X"706E507090B0AE8A686666444446668888662200000248CEF1ACACACF1F3B0D3",
      INIT_10 => X"CAA866220222222222244466442222222222222222222222444444444486CA0E",
      INIT_11 => X"B3B3D3D3F3F1EECCCCCACCCCAA864220426262826262626262840C0C0EEEEEEC",
      INIT_12 => X"2C2C2C4E92B59574747492F4EC2C4E4C0A2E7597573917F7F5D5B59595D5D5B5",
      INIT_13 => X"92929593908E8A88664222222224468A8A662200248CB0D33757797959F56E4C",
      INIT_14 => X"EEEECC662202220222224466442222222222224242222222444444444466AAEC",
      INIT_15 => X"13F1F1EEEECCCCCCCCCCAA8842204042628282826262626262A60E0E0EECECEC",
      INIT_16 => X"93B79593939392727272D514EC2C4E4E2C08082C535555533333F3F3F3333313",
      INIT_17 => X"705050708E8C8A642220000000002266884402488E8E9090D315353737D36E70",
      INIT_18 => X"0EEEECEEA844222222224446442422222222444444442222424444444464A8EC",
      INIT_19 => X"CECCCCCCCCCCCAAA88442220204242628282828262626262620C2E0E0E0E0E0E",
      INIT_1A => X"507070707070907093F79D550C2C4E4E2C2AE8C688A8CACAECECCCCCCCECECEE",
      INIT_1B => X"707270908C8A662200000000000000666622048EB370707090B3D3B3B092B5B5",
      INIT_1C => X"EC0E0E0E0ECC864222224444442222222244444444442222224444444466AAEC",
      INIT_1D => X"ACAAAAAA8866442220202040426262848282826262626242860E0E2E0EEC0EEC",
      INIT_1E => X"505070707090B0177DBFFF732A4C4E4E2C0A08C88684A4826264848688CACAAA",
      INIT_1F => X"506E8E6C8A884220000000000000008866224890727572729292907070727250",
      INIT_20 => X"EC0C0E0E0E0EECAA44222244222222224444444444422222224444444466A8EC",
      INIT_21 => X"646444422020202040404040628282828282826262624242A80E0EECECEC0E0C",
      INIT_22 => X"9292929090F59BDFDFDD972C2A4C4E2E2C0AE8C686A4C2A26242402022426464",
      INIT_23 => X"70908E8C88442000000000000000226844028C90705252527092727272725072",
      INIT_24 => X"ECEC0C0E0E0E0E0EEC88664444444444666666444444442222224444446486A8",
      INIT_25 => X"402020204264404040606262628282828262626262626242CA0E0E0E310E0EEC",
      INIT_26 => X"9292D3159BDFFFDD99310C0A0A2C2C2C0A0AE8C6A6A4A2828262404040404040",
      INIT_27 => X"70908C8A462200000020200000248A4802248EB3B5B7D9B59392707072707072",
      INIT_28 => X"0E0E0E2E0E0CECECCCCAA88666666666888866666666664444224442446688A8",
      INIT_29 => X"84CAA8CAECA8404062608282828282626262626262626264EC0E0E0EECECEC0E",
      INIT_2A => X"90F57BBFDFFDBB33EE0E0EEA2C2C2C0AE8E8E6C6C6A4A4828262404040404040",
      INIT_2B => X"4E6E8C6A2400000000000000248C906C4A90D5936E937070904E70929270706E",
      INIT_2C => X"0EECECECCAC8C8C8A8868686888888AAAA88888888888866444442224488A8A8",
      INIT_2D => X"0C0E0EEE0ECA426060828282848484848282626262626286EC0E0EECECEC0C0E",
      INIT_2E => X"5BBFDFDFBB55EEECEC0E0E0A2C4C4C2C0AE8C6C4A4A282828262604040404064",
      INIT_2F => X"508E8C6822000000000000266C906E6E6E704E4E2C4E6E4E6E4E7070706E8ED3",
      INIT_30 => X"CAA8A8A8A8A8A8A8A8868888AAAAAAAAAAAA8A8888886666664444424488A8A8",
      INIT_31 => X"0E0EECECECCA626082C6E80A0AE8C8C6A4828282626262CA0E0E0E0EECECECEC",
      INIT_32 => X"DFDFBB75ECEC0EEEECEC0E0A0A2A4C2C2A08E6C6A4A4828262606040404042EA",
      INIT_33 => X"72908C6A44222020000024AED5B593934E4E70727292706E6E6E4E6E90D359BD",
      INIT_34 => X"A8A8A8A8A8A8A8A8888888AAAAAA8AAAAAAAAA886666666666444442428888A8",
      INIT_35 => X"0E0EECEEEE0CA6A4C6E8E8E8E8C6A6A484848282826284ECECECCACACAC8A8A8",
      INIT_36 => X"DD97310E0E0E0EECEC0E2E0AEA0A0A0808E8C6C6A48282826260604040404084",
      INIT_37 => X"72906E6A46242020200044D1D3D570B57272729593939392929090D359BDDFFF",
      INIT_38 => X"A8A8A8A8A8A8A8A8A88888AA8A8888888888888888666666444444422288AACA",
      INIT_39 => X"86EC0EEE0E0E0CE8EA0A0A08E8E8C6C6A48484826284A6C8A8A8A8A8A8A8A8A8",
      INIT_3A => X"310C2E0E0CEC0EEC0E0E0E0C0A0A0A08E6C6A4A4828282626260604040404022",
      INIT_3B => X"7270706C28042222220000020248D5F7B37070927070709292B3599DDFDFDD99",
      INIT_3C => X"A8A8C8A8A8A8A88888888888886666668888888888886666444444422066A8A8",
      INIT_3D => X"64ECEEEC0E2E0CEAE8E8E8E8E8C6A6A4848482626284C8C8A6A8A8A8A8A8A8A8",
      INIT_3E => X"0E0E0C0EEC0E0EEE0E0E0E0EEA0A0A0AE8C6A4A4828262626060604040404020",
      INIT_3F => X"727070706E6C260424686A48266CB36EB36E6E906E6E90B3199DBFDFDF99310E",
      INIT_40 => X"A8A8A8A8A8A8A8A888A8A888464444446466888888886666644444222264A8A8",
      INIT_41 => X"66EE0EECEE0E2E0AE808E8E8C6C6A484828262626284C8A8A8A6A8CAA8A6A8A8",
      INIT_42 => X"0EECEC0EEEEEEEEEEEEE0E0CEAEA0808E8C6A484826262626060404040402020",
      INIT_43 => X"70707292929090906E6E4C6E6E706E4E6E9090B18EB0379DBFDFFFBB53ECECEE",
      INIT_44 => X"A8A8A8A8A8A8A88888888866220222224466888888886666644444422242A8A8",
      INIT_45 => X"88EEEEECEC0C2E0CE808E8E8C6C6A482828262626284A8A8A8A6A6A8A8A8A8A8",
      INIT_46 => X"ECEEEEEEEE0E0E0EEEEEEC0C0CEAE8E8E6C4A484826260606060404040402020",
      INIT_47 => X"70707070727270707272727272727070706E6E8E379DDFDFFFDD750E0E0EECEE",
      INIT_48 => X"A8A8A8C8C8A8A888868888642266886664646688AA88666644444422222288A8",
      INIT_49 => X"2266AAEC0E2E2E0CE8E8E6C4C4A48282828262628484A6A8A8A8A8A8A8A8A8A8",
      INIT_4A => X"EC0E0E0EEC0E0E0E110E0EEE0C0CC8C6C6A48482826262606060404040202000",
      INIT_4B => X"7070707070727272727474757472707090B0159BDFFFFFDD770E0E0E0E0EEEEC",
      INIT_4C => X"A8A8A8C8C8C8A8A88888884464A8A8A8888666868888684644444422222286A8",
      INIT_4D => X"204264AA0E0CEAE80A0AE8E6C6A48482626262628484A6A8A8A8A8A8A8A8A8A8",
      INIT_4E => X"EC0E110EECEC0EEC0E0EEEEE0E2E0CC8A4A48482606262606040402020200000",
      INIT_4F => X"70704E4E4E7070727272727250706E8EF57BDFDFFFFD9931EEEC0E0E0EEEECEC",
      INIT_50 => X"A8A8A8C8A8C8A8888888884488A886A8AAA886668888684644444424222286A8",
      INIT_51 => X"20224264CAA8A8A8C80A0C0AE8C6A684848484846486C8A8A8C8C8A8A6A8A8A8",
      INIT_52 => X"0E0E0EECEC0E0E100EEEECECEC0E0E0CEA846262626262604040202020000000",
      INIT_53 => X"727070707272959592729292706ED359BFDFDFDFBB33EEEE110E0E0E0EEEECEC",
      INIT_54 => X"A8A8A8A8A8A8A88888888644A8A8A8A8C8CA86668888684644442424222286A8",
      INIT_55 => X"0022422288A8CAC88462A6A6C8C8A8868464424242A6ECECEACAA8A8A8A8A8A8",
      INIT_56 => X"0E0E0E0E0EECEC0EECECECEEEC0E0E0E0EEAA684626242424020202000000000",
      INIT_57 => X"92927272747575959393B3B0F559BDDFDFDFBB550EECECEE0E0E0E0E0E0E0E0E",
      INIT_58 => X"A8A8A8A8A8A8A8A8A886646488A8A8A6A8A8A8868688684646442422224286A8",
      INIT_59 => X"200022228686A8A864424042402020202020202086ECECCAC8A8A8A8CAA8A8A8",
      INIT_5A => X"0E0EECECEEECEC0E0EEEECECECEC0E0E0E0EEACACAA886422020000000000000",
      INIT_5B => X"7272727495957493B5B3F57BBDDFDFFFDD770EECEE0EECEEECEE0EEEECECECEE",
      INIT_5C => X"A8A8A8A8A8A8A6A8A8868686A8A8A6A8A8A8A8866668686646242422224286A8",
      INIT_5D => X"00000022A88686A8864220202020000000202222A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_5E => X"0E0E0E0E0EEEEC0EEEEE0EEEECEE0EEEECEC0E0E0EECA8442200000000000000",
      INIT_5F => X"9292949492927290B3399DDFFFFDDD9731EEECECECEE0E0E0E0EECECECECECEE",
      INIT_60 => X"A8A8A6A8A8A8A8A8A8A8A8A8A8A8A8A8A88666666688686644242222224488A8",
      INIT_61 => X"00000042888888888642200000000000002222448886A8A8A8A8A6A8A8A8A8A8",
      INIT_62 => X"0E0E0E0EEC0E0E0E0EEE0EECECECECEC0E0E0E0ECC6464664422020000000000",
      INIT_63 => X"929272929090B3179DBFDDFFFD99310EECEC0E0E0E0E0E0E0E0EECECECECECEC",
      INIT_64 => X"A8A8A8A8A8A8A8A8A8A8A8A8A8A8A686664244666688886644242222206488A6",
      INIT_65 => X"0000004488A8A8868664220000000000002222668686A8A8A686A6A8A8A8A6A8",
      INIT_66 => X"0E0E0E0EECEC0E0E0E0E0EECECECECECECEE0EEC644266886866242200000000",
      INIT_67 => X"6E6E6E6E8EF57DDFDFDFFFDB550E0E0E0E0E310E0EECEC0C0E0E0EEE0E0EEE0E",
      INIT_68 => X"A8A8A888A8A8A8A8A8A8A8A8A8A886868666666688886866442200004286A8CA",
      INIT_69 => X"00202064A8A8A8A8A86642220000000022222286A8A8A8A88686A8A8A886A8A8",
      INIT_6A => X"0E0E0E0E0E0EECEE0E0E0E0E0EECECECECEEA844004266666866442422000000",
      INIT_6B => X"4E6E90F57BBFDFFFFFDD750F0E0E0EEC0E0E0E0E0E0E0C0C0E0E0E0E0EECECEC",
      INIT_6C => X"A8A8A886A6A8A8A8A8A8A8A8A8C8A886866664668888664422000042A8ECEC0E",
      INIT_6D => X"22422064A8A8888888864422222202222200226686A8A8A88686A8C8A886A8A8",
      INIT_6E => X"ECECECECECCAECEEECEE0EECECECECEC0ECA4200002266666666444444220000",
      INIT_6F => X"4CD37BBFDFDFFFDD9931EC0E0E0E0EEC0EEE0E0E0E0E0E0CEC0C0EECECCCECEC",
      INIT_70 => X"A8A8A6A6A8A8A8A8C8A8A886A8A8A8888666666688884422000064CC0EEEEE0E",
      INIT_71 => X"6666226686868888866666444422220000222264868886A8A886A8A8A8A8A686",
      INIT_72 => X"EEECECECECECEE0E0E0EEEEEECECEEEE0E662000000022446666444444222022",
      INIT_73 => X"5BDFFFFFFFFFB933ECEE0EECEC0E0E0E0E0E0E0E0EECEC0E0E0E0EEEEEECEEEE",
      INIT_74 => X"A8A8A6A6A8C8A8A6A8A8A6A8A8A8A88888668888886622002266CCEEEE0EEECC",
      INIT_75 => X"886442868686888866646666666644222244444466868886A6A6A8CAC8A8A8A8",
      INIT_76 => X"ECECECECEEEE0EEE0E0EECECECECECEE0EA84222220022866644664444224264",
      INIT_77 => X"BFDFFFFFBB33EEEEEE0E0FEE0E0E0EECEC0E0EECEC0E0E0E0E0EECECEEECEEEE",
      INIT_78 => X"A6A8A8A6A8A8A8A886A8A8A8A8CACAA88866668866444266CAEE0E310EEC0EEE",
      INIT_79 => X"86424288868888866666888888888866666666646466A8A8A8A8A8A8A8A8CAA8",
      INIT_7A => X"ECECEE0EEEEEEEECECECECECECEEEEECECCCA866222266662244664400426666",
      INIT_7B => X"DFFFDD55EEECEEEEECEE0EEE0E0EECEC0E0EECEC0E0E0E0E0EECECEEECECECEE",
      INIT_7C => X"A8A8A8A8CACAC8CAEA0E0E0E0E0E0ECC6666664444AACCECEEECEC0E0EEE0E0E",
      INIT_7D => X"64446686A8A88866668888888888888866888888666464A8CAA8A8A8A8A8C8A8",
      INIT_7E => X"ECECECECECECECECCCCAECECEEECECECCCCCA844448866222288640022666466",
      INIT_7F => X"FF970ECC0E110EEEEEEEECECEE0EEE0E0E0EEE0EECECECEC0E0EEEEECCECECEC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[2].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[2].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[2].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[2].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[2].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[2].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[2].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[2].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[2].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.761699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.761699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
