
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b54  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  08007d00  08007d00  00008d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ec8  08007ec8  0000915c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ec8  08007ec8  00008ec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ed0  08007ed0  0000915c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ed0  08007ed0  00008ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ed4  08007ed4  00008ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08007ed8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ddc  2000015c  08008034  0000915c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f38  08008034  00009f38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000915c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b17  00000000  00000000  0000918c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000322a  00000000  00000000  00019ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  0001ced0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b03  00000000  00000000  0001dda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a848  00000000  00000000  0001e8a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001295c  00000000  00000000  000490eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4e30  00000000  00000000  0005ba47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00150877  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e08  00000000  00000000  001508bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  001546c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000015c 	.word	0x2000015c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08007ce8 	.word	0x08007ce8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000160 	.word	0x20000160
 80001e8:	08007ce8 	.word	0x08007ce8

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b590      	push	{r4, r7, lr}
 80001fe:	b0c1      	sub	sp, #260	@ 0x104
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000202:	f000 faa8 	bl	8000756 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f8c5 	bl	8000394 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020a:	f000 f927 	bl	800045c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800020e:	f006 fd73 	bl	8006cf8 <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(Flag == 1){
 8000212:	4b54      	ldr	r3, [pc, #336]	@ (8000364 <main+0x168>)
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	b2db      	uxtb	r3, r3
 8000218:	2b01      	cmp	r3, #1
 800021a:	d1fa      	bne.n	8000212 <main+0x16>
	            if (strncmp((char*)Buffer, "on",Buflen-1) == 0 ){
 800021c:	4b52      	ldr	r3, [pc, #328]	@ (8000368 <main+0x16c>)
 800021e:	6818      	ldr	r0, [r3, #0]
 8000220:	4b52      	ldr	r3, [pc, #328]	@ (800036c <main+0x170>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	3b01      	subs	r3, #1
 8000226:	461a      	mov	r2, r3
 8000228:	4951      	ldr	r1, [pc, #324]	@ (8000370 <main+0x174>)
 800022a:	f007 fcb7 	bl	8007b9c <strncmp>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d113      	bne.n	800025c <main+0x60>
	                char text[] = "led is on\r\n";
 8000234:	4a4f      	ldr	r2, [pc, #316]	@ (8000374 <main+0x178>)
 8000236:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800023a:	ca07      	ldmia	r2, {r0, r1, r2}
 800023c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	                CDC_Transmit_FS(text, strlen((char*)text));
 8000240:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8000244:	4618      	mov	r0, r3
 8000246:	f7ff ffd1 	bl	80001ec <strlen>
 800024a:	4603      	mov	r3, r0
 800024c:	b29a      	uxth	r2, r3
 800024e:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8000252:	4611      	mov	r1, r2
 8000254:	4618      	mov	r0, r3
 8000256:	f006 fe3d 	bl	8006ed4 <CDC_Transmit_FS>
 800025a:	e078      	b.n	800034e <main+0x152>
	            }
	            else if (strncmp((char*)Buffer, "off",Buflen-1)== 0){
 800025c:	4b42      	ldr	r3, [pc, #264]	@ (8000368 <main+0x16c>)
 800025e:	6818      	ldr	r0, [r3, #0]
 8000260:	4b42      	ldr	r3, [pc, #264]	@ (800036c <main+0x170>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	3b01      	subs	r3, #1
 8000266:	461a      	mov	r2, r3
 8000268:	4943      	ldr	r1, [pc, #268]	@ (8000378 <main+0x17c>)
 800026a:	f007 fc97 	bl	8007b9c <strncmp>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d113      	bne.n	800029c <main+0xa0>
	                char text[] = "led is off\r\n";
 8000274:	4b41      	ldr	r3, [pc, #260]	@ (800037c <main+0x180>)
 8000276:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 800027a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800027c:	c407      	stmia	r4!, {r0, r1, r2}
 800027e:	7023      	strb	r3, [r4, #0]
	                CDC_Transmit_FS(text, strlen((char*)text));
 8000280:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000284:	4618      	mov	r0, r3
 8000286:	f7ff ffb1 	bl	80001ec <strlen>
 800028a:	4603      	mov	r3, r0
 800028c:	b29a      	uxth	r2, r3
 800028e:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000292:	4611      	mov	r1, r2
 8000294:	4618      	mov	r0, r3
 8000296:	f006 fe1d 	bl	8006ed4 <CDC_Transmit_FS>
 800029a:	e058      	b.n	800034e <main+0x152>
	            }
	            else if (strncmp((char*)Buffer, "show",Buflen-1)== 0){
 800029c:	4b32      	ldr	r3, [pc, #200]	@ (8000368 <main+0x16c>)
 800029e:	6818      	ldr	r0, [r3, #0]
 80002a0:	4b32      	ldr	r3, [pc, #200]	@ (800036c <main+0x170>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	3b01      	subs	r3, #1
 80002a6:	461a      	mov	r2, r3
 80002a8:	4935      	ldr	r1, [pc, #212]	@ (8000380 <main+0x184>)
 80002aa:	f007 fc77 	bl	8007b9c <strncmp>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d120      	bne.n	80002f6 <main+0xfa>
	            	char *text = "toggle show 25 times\r\n";
 80002b4:	4b33      	ldr	r3, [pc, #204]	@ (8000384 <main+0x188>)
 80002b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	            	CDC_Transmit_FS((uint8_t *)text, strlen(text));
 80002ba:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80002be:	f7ff ff95 	bl	80001ec <strlen>
 80002c2:	4603      	mov	r3, r0
 80002c4:	b29b      	uxth	r3, r3
 80002c6:	4619      	mov	r1, r3
 80002c8:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80002cc:	f006 fe02 	bl	8006ed4 <CDC_Transmit_FS>
	            	HAL_Delay(5000);
 80002d0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80002d4:	f000 fab4 	bl	8000840 <HAL_Delay>

	            	text = "toggle finish\r\n";   // reassign ได้
 80002d8:	4b2b      	ldr	r3, [pc, #172]	@ (8000388 <main+0x18c>)
 80002da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	            	CDC_Transmit_FS((uint8_t *)text, strlen(text));
 80002de:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80002e2:	f7ff ff83 	bl	80001ec <strlen>
 80002e6:	4603      	mov	r3, r0
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	4619      	mov	r1, r3
 80002ec:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80002f0:	f006 fdf0 	bl	8006ed4 <CDC_Transmit_FS>
 80002f4:	e02b      	b.n	800034e <main+0x152>

	            }
	            else if (strncmp((char*)Buffer, "try_more",Buflen-1)== 0){
 80002f6:	4b1c      	ldr	r3, [pc, #112]	@ (8000368 <main+0x16c>)
 80002f8:	6818      	ldr	r0, [r3, #0]
 80002fa:	4b1c      	ldr	r3, [pc, #112]	@ (800036c <main+0x170>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	3b01      	subs	r3, #1
 8000300:	461a      	mov	r2, r3
 8000302:	4922      	ldr	r1, [pc, #136]	@ (800038c <main+0x190>)
 8000304:	f007 fc4a 	bl	8007b9c <strncmp>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d116      	bne.n	800033c <main+0x140>
	            	char text[] = "In a quiet village nestled between misty hills,\r\n an old clockmaker crafted timepieces that whispered stories.\r\n Each tick echoed memories, each tock foretold dreams.\r\n His shop was a sanctuary where time gently danced.\r\n";
 800030e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000312:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000316:	4a1e      	ldr	r2, [pc, #120]	@ (8000390 <main+0x194>)
 8000318:	4618      	mov	r0, r3
 800031a:	4611      	mov	r1, r2
 800031c:	23de      	movs	r3, #222	@ 0xde
 800031e:	461a      	mov	r2, r3
 8000320:	f007 fc8a 	bl	8007c38 <memcpy>
	            	CDC_Transmit_FS(text, strlen((char*)text));
 8000324:	463b      	mov	r3, r7
 8000326:	4618      	mov	r0, r3
 8000328:	f7ff ff60 	bl	80001ec <strlen>
 800032c:	4603      	mov	r3, r0
 800032e:	b29a      	uxth	r2, r3
 8000330:	463b      	mov	r3, r7
 8000332:	4611      	mov	r1, r2
 8000334:	4618      	mov	r0, r3
 8000336:	f006 fdcd 	bl	8006ed4 <CDC_Transmit_FS>
 800033a:	e008      	b.n	800034e <main+0x152>
	            }
	            else {
	            	CDC_Transmit_FS(Buffer, Buflen);
 800033c:	4b0a      	ldr	r3, [pc, #40]	@ (8000368 <main+0x16c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a0a      	ldr	r2, [pc, #40]	@ (800036c <main+0x170>)
 8000342:	6812      	ldr	r2, [r2, #0]
 8000344:	b292      	uxth	r2, r2
 8000346:	4611      	mov	r1, r2
 8000348:	4618      	mov	r0, r3
 800034a:	f006 fdc3 	bl	8006ed4 <CDC_Transmit_FS>
	            }
	            Buflen= 0;
 800034e:	4b07      	ldr	r3, [pc, #28]	@ (800036c <main+0x170>)
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
	            Flag=0;
 8000354:	4b03      	ldr	r3, [pc, #12]	@ (8000364 <main+0x168>)
 8000356:	2200      	movs	r2, #0
 8000358:	701a      	strb	r2, [r3, #0]
	            HAL_Delay(1000);
 800035a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800035e:	f000 fa6f 	bl	8000840 <HAL_Delay>
	  if(Flag == 1){
 8000362:	e756      	b.n	8000212 <main+0x16>
 8000364:	20000180 	.word	0x20000180
 8000368:	20000178 	.word	0x20000178
 800036c:	2000017c 	.word	0x2000017c
 8000370:	08007d00 	.word	0x08007d00
 8000374:	08007d44 	.word	0x08007d44
 8000378:	08007d04 	.word	0x08007d04
 800037c:	08007d50 	.word	0x08007d50
 8000380:	08007d08 	.word	0x08007d08
 8000384:	08007d10 	.word	0x08007d10
 8000388:	08007d28 	.word	0x08007d28
 800038c:	08007d38 	.word	0x08007d38
 8000390:	08007d60 	.word	0x08007d60

08000394 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b096      	sub	sp, #88	@ 0x58
 8000398:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039a:	f107 0314 	add.w	r3, r7, #20
 800039e:	2244      	movs	r2, #68	@ 0x44
 80003a0:	2100      	movs	r1, #0
 80003a2:	4618      	mov	r0, r3
 80003a4:	f007 fbf2 	bl	8007b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a8:	463b      	mov	r3, r7
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]
 80003b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003ba:	f001 fed5 	bl	8002168 <HAL_PWREx_ControlVoltageScaling>
 80003be:	4603      	mov	r3, r0
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d001      	beq.n	80003c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80003c4:	f000 f8f2 	bl	80005ac <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80003c8:	f001 feb0 	bl	800212c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80003cc:	4b22      	ldr	r3, [pc, #136]	@ (8000458 <SystemClock_Config+0xc4>)
 80003ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80003d2:	4a21      	ldr	r2, [pc, #132]	@ (8000458 <SystemClock_Config+0xc4>)
 80003d4:	f023 0318 	bic.w	r3, r3, #24
 80003d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80003dc:	2314      	movs	r3, #20
 80003de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80003e0:	2301      	movs	r3, #1
 80003e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003e4:	2301      	movs	r3, #1
 80003e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80003e8:	2300      	movs	r3, #0
 80003ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80003ec:	2360      	movs	r3, #96	@ 0x60
 80003ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f0:	2302      	movs	r3, #2
 80003f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80003f4:	2301      	movs	r3, #1
 80003f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003f8:	2301      	movs	r3, #1
 80003fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 80003fc:	2347      	movs	r3, #71	@ 0x47
 80003fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000400:	2302      	movs	r3, #2
 8000402:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000404:	2302      	movs	r3, #2
 8000406:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8000408:	2306      	movs	r3, #6
 800040a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	4618      	mov	r0, r3
 8000412:	f001 ff1f 	bl	8002254 <HAL_RCC_OscConfig>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800041c:	f000 f8c6 	bl	80005ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000420:	230f      	movs	r3, #15
 8000422:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000424:	2303      	movs	r3, #3
 8000426:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000428:	2300      	movs	r3, #0
 800042a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800042c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000430:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000432:	2300      	movs	r3, #0
 8000434:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000436:	463b      	mov	r3, r7
 8000438:	2102      	movs	r1, #2
 800043a:	4618      	mov	r0, r3
 800043c:	f002 fb24 	bl	8002a88 <HAL_RCC_ClockConfig>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000446:	f000 f8b1 	bl	80005ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800044a:	f003 f811 	bl	8003470 <HAL_RCCEx_EnableMSIPLLMode>
}
 800044e:	bf00      	nop
 8000450:	3758      	adds	r7, #88	@ 0x58
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40021000 	.word	0x40021000

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b08a      	sub	sp, #40	@ 0x28
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 0314 	add.w	r3, r7, #20
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]
 8000470:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000472:	4b4a      	ldr	r3, [pc, #296]	@ (800059c <MX_GPIO_Init+0x140>)
 8000474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000476:	4a49      	ldr	r2, [pc, #292]	@ (800059c <MX_GPIO_Init+0x140>)
 8000478:	f043 0304 	orr.w	r3, r3, #4
 800047c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800047e:	4b47      	ldr	r3, [pc, #284]	@ (800059c <MX_GPIO_Init+0x140>)
 8000480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000482:	f003 0304 	and.w	r3, r3, #4
 8000486:	613b      	str	r3, [r7, #16]
 8000488:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800048a:	4b44      	ldr	r3, [pc, #272]	@ (800059c <MX_GPIO_Init+0x140>)
 800048c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800048e:	4a43      	ldr	r2, [pc, #268]	@ (800059c <MX_GPIO_Init+0x140>)
 8000490:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000496:	4b41      	ldr	r3, [pc, #260]	@ (800059c <MX_GPIO_Init+0x140>)
 8000498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800049a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800049e:	60fb      	str	r3, [r7, #12]
 80004a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a2:	4b3e      	ldr	r3, [pc, #248]	@ (800059c <MX_GPIO_Init+0x140>)
 80004a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004a6:	4a3d      	ldr	r2, [pc, #244]	@ (800059c <MX_GPIO_Init+0x140>)
 80004a8:	f043 0302 	orr.w	r3, r3, #2
 80004ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ae:	4b3b      	ldr	r3, [pc, #236]	@ (800059c <MX_GPIO_Init+0x140>)
 80004b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004b2:	f003 0302 	and.w	r3, r3, #2
 80004b6:	60bb      	str	r3, [r7, #8]
 80004b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80004ba:	4b38      	ldr	r3, [pc, #224]	@ (800059c <MX_GPIO_Init+0x140>)
 80004bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004be:	4a37      	ldr	r2, [pc, #220]	@ (800059c <MX_GPIO_Init+0x140>)
 80004c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80004c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004c6:	4b35      	ldr	r3, [pc, #212]	@ (800059c <MX_GPIO_Init+0x140>)
 80004c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80004d2:	f001 feaf 	bl	8002234 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d6:	4b31      	ldr	r3, [pc, #196]	@ (800059c <MX_GPIO_Init+0x140>)
 80004d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004da:	4a30      	ldr	r2, [pc, #192]	@ (800059c <MX_GPIO_Init+0x140>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e2:	4b2e      	ldr	r3, [pc, #184]	@ (800059c <MX_GPIO_Init+0x140>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	603b      	str	r3, [r7, #0]
 80004ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80004f4:	482a      	ldr	r0, [pc, #168]	@ (80005a0 <MX_GPIO_Init+0x144>)
 80004f6:	f000 fc6b 	bl	8000dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2140      	movs	r1, #64	@ 0x40
 80004fe:	4829      	ldr	r0, [pc, #164]	@ (80005a4 <MX_GPIO_Init+0x148>)
 8000500:	f000 fc66 	bl	8000dd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800050a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800050e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000514:	f107 0314 	add.w	r3, r7, #20
 8000518:	4619      	mov	r1, r3
 800051a:	4823      	ldr	r0, [pc, #140]	@ (80005a8 <MX_GPIO_Init+0x14c>)
 800051c:	f000 fac6 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000520:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000526:	2301      	movs	r3, #1
 8000528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	2300      	movs	r3, #0
 800052c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052e:	2300      	movs	r3, #0
 8000530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000532:	f107 0314 	add.w	r3, r7, #20
 8000536:	4619      	mov	r1, r3
 8000538:	4819      	ldr	r0, [pc, #100]	@ (80005a0 <MX_GPIO_Init+0x144>)
 800053a:	f000 fab7 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800053e:	2320      	movs	r3, #32
 8000540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000542:	2300      	movs	r3, #0
 8000544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	4619      	mov	r1, r3
 8000550:	4814      	ldr	r0, [pc, #80]	@ (80005a4 <MX_GPIO_Init+0x148>)
 8000552:	f000 faab 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000556:	2340      	movs	r3, #64	@ 0x40
 8000558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055a:	2301      	movs	r3, #1
 800055c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000562:	2300      	movs	r3, #0
 8000564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4619      	mov	r1, r3
 800056c:	480d      	ldr	r0, [pc, #52]	@ (80005a4 <MX_GPIO_Init+0x148>)
 800056e:	f000 fa9d 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000572:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000576:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000578:	2302      	movs	r3, #2
 800057a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000580:	2303      	movs	r3, #3
 8000582:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000584:	2308      	movs	r3, #8
 8000586:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000588:	f107 0314 	add.w	r3, r7, #20
 800058c:	4619      	mov	r1, r3
 800058e:	4805      	ldr	r0, [pc, #20]	@ (80005a4 <MX_GPIO_Init+0x148>)
 8000590:	f000 fa8c 	bl	8000aac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000594:	bf00      	nop
 8000596:	3728      	adds	r7, #40	@ 0x28
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40021000 	.word	0x40021000
 80005a0:	48000400 	.word	0x48000400
 80005a4:	48001800 	.word	0x48001800
 80005a8:	48000800 	.word	0x48000800

080005ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
}
 80005b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <Error_Handler+0x8>

080005b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005be:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <HAL_MspInit+0x44>)
 80005c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005c2:	4a0e      	ldr	r2, [pc, #56]	@ (80005fc <HAL_MspInit+0x44>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	6613      	str	r3, [r2, #96]	@ 0x60
 80005ca:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <HAL_MspInit+0x44>)
 80005cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d6:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <HAL_MspInit+0x44>)
 80005d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005da:	4a08      	ldr	r2, [pc, #32]	@ (80005fc <HAL_MspInit+0x44>)
 80005dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80005e2:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <HAL_MspInit+0x44>)
 80005e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ea:	603b      	str	r3, [r7, #0]
 80005ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	40021000 	.word	0x40021000

08000600 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <NMI_Handler+0x4>

08000608 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <HardFault_Handler+0x4>

08000610 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <MemManage_Handler+0x4>

08000618 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <BusFault_Handler+0x4>

08000620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <UsageFault_Handler+0x4>

08000628 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800062c:	bf00      	nop
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr

08000636 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000636:	b480      	push	{r7}
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800063a:	bf00      	nop
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr

08000644 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000656:	f000 f8d3 	bl	8000800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000664:	4802      	ldr	r0, [pc, #8]	@ (8000670 <OTG_FS_IRQHandler+0x10>)
 8000666:	f000 fd09 	bl	800107c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	200006ec 	.word	0x200006ec

08000674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b086      	sub	sp, #24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800067c:	4a14      	ldr	r2, [pc, #80]	@ (80006d0 <_sbrk+0x5c>)
 800067e:	4b15      	ldr	r3, [pc, #84]	@ (80006d4 <_sbrk+0x60>)
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000688:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <_sbrk+0x64>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d102      	bne.n	8000696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000690:	4b11      	ldr	r3, [pc, #68]	@ (80006d8 <_sbrk+0x64>)
 8000692:	4a12      	ldr	r2, [pc, #72]	@ (80006dc <_sbrk+0x68>)
 8000694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000696:	4b10      	ldr	r3, [pc, #64]	@ (80006d8 <_sbrk+0x64>)
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4413      	add	r3, r2
 800069e:	693a      	ldr	r2, [r7, #16]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d207      	bcs.n	80006b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006a4:	f007 fa9c 	bl	8007be0 <__errno>
 80006a8:	4603      	mov	r3, r0
 80006aa:	220c      	movs	r2, #12
 80006ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006ae:	f04f 33ff 	mov.w	r3, #4294967295
 80006b2:	e009      	b.n	80006c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006b4:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <_sbrk+0x64>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ba:	4b07      	ldr	r3, [pc, #28]	@ (80006d8 <_sbrk+0x64>)
 80006bc:	681a      	ldr	r2, [r3, #0]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4413      	add	r3, r2
 80006c2:	4a05      	ldr	r2, [pc, #20]	@ (80006d8 <_sbrk+0x64>)
 80006c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006c6:	68fb      	ldr	r3, [r7, #12]
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3718      	adds	r7, #24
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20040000 	.word	0x20040000
 80006d4:	00000400 	.word	0x00000400
 80006d8:	20000184 	.word	0x20000184
 80006dc:	20000f38 	.word	0x20000f38

080006e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006e4:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <SystemInit+0x20>)
 80006e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006ea:	4a05      	ldr	r2, [pc, #20]	@ (8000700 <SystemInit+0x20>)
 80006ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000704:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800073c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000708:	f7ff ffea 	bl	80006e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800070c:	480c      	ldr	r0, [pc, #48]	@ (8000740 <LoopForever+0x6>)
  ldr r1, =_edata
 800070e:	490d      	ldr	r1, [pc, #52]	@ (8000744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000710:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <LoopForever+0xe>)
  movs r3, #0
 8000712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000714:	e002      	b.n	800071c <LoopCopyDataInit>

08000716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800071a:	3304      	adds	r3, #4

0800071c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800071c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800071e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000720:	d3f9      	bcc.n	8000716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000722:	4a0a      	ldr	r2, [pc, #40]	@ (800074c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000724:	4c0a      	ldr	r4, [pc, #40]	@ (8000750 <LoopForever+0x16>)
  movs r3, #0
 8000726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000728:	e001      	b.n	800072e <LoopFillZerobss>

0800072a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800072a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800072c:	3204      	adds	r2, #4

0800072e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800072e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000730:	d3fb      	bcc.n	800072a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000732:	f007 fa5b 	bl	8007bec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000736:	f7ff fd61 	bl	80001fc <main>

0800073a <LoopForever>:

LoopForever:
    b LoopForever
 800073a:	e7fe      	b.n	800073a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800073c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000744:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8000748:	08007ed8 	.word	0x08007ed8
  ldr r2, =_sbss
 800074c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8000750:	20000f38 	.word	0x20000f38

08000754 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000754:	e7fe      	b.n	8000754 <ADC1_2_IRQHandler>

08000756 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	b082      	sub	sp, #8
 800075a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800075c:	2300      	movs	r3, #0
 800075e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000760:	2003      	movs	r0, #3
 8000762:	f000 f961 	bl	8000a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000766:	2000      	movs	r0, #0
 8000768:	f000 f80e 	bl	8000788 <HAL_InitTick>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d002      	beq.n	8000778 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000772:	2301      	movs	r3, #1
 8000774:	71fb      	strb	r3, [r7, #7]
 8000776:	e001      	b.n	800077c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000778:	f7ff ff1e 	bl	80005b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800077c:	79fb      	ldrb	r3, [r7, #7]
}
 800077e:	4618      	mov	r0, r3
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000790:	2300      	movs	r3, #0
 8000792:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <HAL_InitTick+0x6c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d023      	beq.n	80007e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800079c:	4b16      	ldr	r3, [pc, #88]	@ (80007f8 <HAL_InitTick+0x70>)
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <HAL_InitTick+0x6c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	4619      	mov	r1, r3
 80007a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 f96d 	bl	8000a92 <HAL_SYSTICK_Config>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d10f      	bne.n	80007de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2b0f      	cmp	r3, #15
 80007c2:	d809      	bhi.n	80007d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007c4:	2200      	movs	r2, #0
 80007c6:	6879      	ldr	r1, [r7, #4]
 80007c8:	f04f 30ff 	mov.w	r0, #4294967295
 80007cc:	f000 f937 	bl	8000a3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007d0:	4a0a      	ldr	r2, [pc, #40]	@ (80007fc <HAL_InitTick+0x74>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6013      	str	r3, [r2, #0]
 80007d6:	e007      	b.n	80007e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007d8:	2301      	movs	r3, #1
 80007da:	73fb      	strb	r3, [r7, #15]
 80007dc:	e004      	b.n	80007e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	73fb      	strb	r3, [r7, #15]
 80007e2:	e001      	b.n	80007e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007e4:	2301      	movs	r3, #1
 80007e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000008 	.word	0x20000008
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000004 	.word	0x20000004

08000800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000804:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <HAL_IncTick+0x20>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	461a      	mov	r2, r3
 800080a:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <HAL_IncTick+0x24>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4413      	add	r3, r2
 8000810:	4a04      	ldr	r2, [pc, #16]	@ (8000824 <HAL_IncTick+0x24>)
 8000812:	6013      	str	r3, [r2, #0]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	20000008 	.word	0x20000008
 8000824:	20000188 	.word	0x20000188

08000828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  return uwTick;
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetTick+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	20000188 	.word	0x20000188

08000840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000848:	f7ff ffee 	bl	8000828 <HAL_GetTick>
 800084c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000858:	d005      	beq.n	8000866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <HAL_Delay+0x44>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4413      	add	r3, r2
 8000864:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000866:	bf00      	nop
 8000868:	f7ff ffde 	bl	8000828 <HAL_GetTick>
 800086c:	4602      	mov	r2, r0
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	429a      	cmp	r2, r3
 8000876:	d8f7      	bhi.n	8000868 <HAL_Delay+0x28>
  {
  }
}
 8000878:	bf00      	nop
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000008 	.word	0x20000008

08000888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008a4:	4013      	ands	r3, r2
 80008a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ba:	4a04      	ldr	r2, [pc, #16]	@ (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	60d3      	str	r3, [r2, #12]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d4:	4b04      	ldr	r3, [pc, #16]	@ (80008e8 <__NVIC_GetPriorityGrouping+0x18>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	f003 0307 	and.w	r3, r3, #7
}
 80008de:	4618      	mov	r0, r3
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	db0b      	blt.n	8000916 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	f003 021f 	and.w	r2, r3, #31
 8000904:	4907      	ldr	r1, [pc, #28]	@ (8000924 <__NVIC_EnableIRQ+0x38>)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	095b      	lsrs	r3, r3, #5
 800090c:	2001      	movs	r0, #1
 800090e:	fa00 f202 	lsl.w	r2, r0, r2
 8000912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	e000e100 	.word	0xe000e100

08000928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	db0a      	blt.n	8000952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	b2da      	uxtb	r2, r3
 8000940:	490c      	ldr	r1, [pc, #48]	@ (8000974 <__NVIC_SetPriority+0x4c>)
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	0112      	lsls	r2, r2, #4
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	440b      	add	r3, r1
 800094c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000950:	e00a      	b.n	8000968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4908      	ldr	r1, [pc, #32]	@ (8000978 <__NVIC_SetPriority+0x50>)
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	f003 030f 	and.w	r3, r3, #15
 800095e:	3b04      	subs	r3, #4
 8000960:	0112      	lsls	r2, r2, #4
 8000962:	b2d2      	uxtb	r2, r2
 8000964:	440b      	add	r3, r1
 8000966:	761a      	strb	r2, [r3, #24]
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	e000e100 	.word	0xe000e100
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	@ 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f003 0307 	and.w	r3, r3, #7
 800098e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	f1c3 0307 	rsb	r3, r3, #7
 8000996:	2b04      	cmp	r3, #4
 8000998:	bf28      	it	cs
 800099a:	2304      	movcs	r3, #4
 800099c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	3304      	adds	r3, #4
 80009a2:	2b06      	cmp	r3, #6
 80009a4:	d902      	bls.n	80009ac <NVIC_EncodePriority+0x30>
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	3b03      	subs	r3, #3
 80009aa:	e000      	b.n	80009ae <NVIC_EncodePriority+0x32>
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	43da      	mvns	r2, r3
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	401a      	ands	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009c4:	f04f 31ff 	mov.w	r1, #4294967295
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	43d9      	mvns	r1, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	4313      	orrs	r3, r2
         );
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3724      	adds	r7, #36	@ 0x24
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
	...

080009e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009f4:	d301      	bcc.n	80009fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00f      	b.n	8000a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <SysTick_Config+0x40>)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3b01      	subs	r3, #1
 8000a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a02:	210f      	movs	r1, #15
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295
 8000a08:	f7ff ff8e 	bl	8000928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a0c:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <SysTick_Config+0x40>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a12:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <SysTick_Config+0x40>)
 8000a14:	2207      	movs	r2, #7
 8000a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	e000e010 	.word	0xe000e010

08000a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f7ff ff29 	bl	8000888 <__NVIC_SetPriorityGrouping>
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b086      	sub	sp, #24
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	4603      	mov	r3, r0
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	607a      	str	r2, [r7, #4]
 8000a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a50:	f7ff ff3e 	bl	80008d0 <__NVIC_GetPriorityGrouping>
 8000a54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	68b9      	ldr	r1, [r7, #8]
 8000a5a:	6978      	ldr	r0, [r7, #20]
 8000a5c:	f7ff ff8e 	bl	800097c <NVIC_EncodePriority>
 8000a60:	4602      	mov	r2, r0
 8000a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a66:	4611      	mov	r1, r2
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ff5d 	bl	8000928 <__NVIC_SetPriority>
}
 8000a6e:	bf00      	nop
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b082      	sub	sp, #8
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ff31 	bl	80008ec <__NVIC_EnableIRQ>
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff ffa2 	bl	80009e4 <SysTick_Config>
 8000aa0:	4603      	mov	r3, r0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aba:	e166      	b.n	8000d8a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f000 8158 	beq.w	8000d84 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f003 0303 	and.w	r3, r3, #3
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d005      	beq.n	8000aec <HAL_GPIO_Init+0x40>
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 0303 	and.w	r3, r3, #3
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d130      	bne.n	8000b4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	2203      	movs	r2, #3
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	43db      	mvns	r3, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b22:	2201      	movs	r2, #1
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	091b      	lsrs	r3, r3, #4
 8000b38:	f003 0201 	and.w	r2, r3, #1
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f003 0303 	and.w	r3, r3, #3
 8000b56:	2b03      	cmp	r3, #3
 8000b58:	d017      	beq.n	8000b8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	2203      	movs	r2, #3
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	689a      	ldr	r2, [r3, #8]
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f003 0303 	and.w	r3, r3, #3
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d123      	bne.n	8000bde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	08da      	lsrs	r2, r3, #3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3208      	adds	r2, #8
 8000b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	220f      	movs	r2, #15
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	691a      	ldr	r2, [r3, #16]
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	f003 0307 	and.w	r3, r3, #7
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	08da      	lsrs	r2, r3, #3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3208      	adds	r2, #8
 8000bd8:	6939      	ldr	r1, [r7, #16]
 8000bda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	2203      	movs	r2, #3
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f003 0203 	and.w	r2, r3, #3
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	f000 80b2 	beq.w	8000d84 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c20:	4b61      	ldr	r3, [pc, #388]	@ (8000da8 <HAL_GPIO_Init+0x2fc>)
 8000c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c24:	4a60      	ldr	r2, [pc, #384]	@ (8000da8 <HAL_GPIO_Init+0x2fc>)
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8000da8 <HAL_GPIO_Init+0x2fc>)
 8000c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c38:	4a5c      	ldr	r2, [pc, #368]	@ (8000dac <HAL_GPIO_Init+0x300>)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	089b      	lsrs	r3, r3, #2
 8000c3e:	3302      	adds	r3, #2
 8000c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	f003 0303 	and.w	r3, r3, #3
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	220f      	movs	r2, #15
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	43db      	mvns	r3, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c62:	d02b      	beq.n	8000cbc <HAL_GPIO_Init+0x210>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a52      	ldr	r2, [pc, #328]	@ (8000db0 <HAL_GPIO_Init+0x304>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d025      	beq.n	8000cb8 <HAL_GPIO_Init+0x20c>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a51      	ldr	r2, [pc, #324]	@ (8000db4 <HAL_GPIO_Init+0x308>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d01f      	beq.n	8000cb4 <HAL_GPIO_Init+0x208>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a50      	ldr	r2, [pc, #320]	@ (8000db8 <HAL_GPIO_Init+0x30c>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d019      	beq.n	8000cb0 <HAL_GPIO_Init+0x204>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a4f      	ldr	r2, [pc, #316]	@ (8000dbc <HAL_GPIO_Init+0x310>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d013      	beq.n	8000cac <HAL_GPIO_Init+0x200>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a4e      	ldr	r2, [pc, #312]	@ (8000dc0 <HAL_GPIO_Init+0x314>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d00d      	beq.n	8000ca8 <HAL_GPIO_Init+0x1fc>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc4 <HAL_GPIO_Init+0x318>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d007      	beq.n	8000ca4 <HAL_GPIO_Init+0x1f8>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a4c      	ldr	r2, [pc, #304]	@ (8000dc8 <HAL_GPIO_Init+0x31c>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d101      	bne.n	8000ca0 <HAL_GPIO_Init+0x1f4>
 8000c9c:	2307      	movs	r3, #7
 8000c9e:	e00e      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	e00c      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000ca4:	2306      	movs	r3, #6
 8000ca6:	e00a      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000ca8:	2305      	movs	r3, #5
 8000caa:	e008      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e006      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e004      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	e002      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e000      	b.n	8000cbe <HAL_GPIO_Init+0x212>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	f002 0203 	and.w	r2, r2, #3
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	4093      	lsls	r3, r2
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cce:	4937      	ldr	r1, [pc, #220]	@ (8000dac <HAL_GPIO_Init+0x300>)
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	089b      	lsrs	r3, r3, #2
 8000cd4:	3302      	adds	r3, #2
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cdc:	4b3b      	ldr	r3, [pc, #236]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000cde:	689b      	ldr	r3, [r3, #8]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	43db      	mvns	r3, r3
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d003      	beq.n	8000d00 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d00:	4a32      	ldr	r2, [pc, #200]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d06:	4b31      	ldr	r3, [pc, #196]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d2a:	4a28      	ldr	r2, [pc, #160]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d30:	4b26      	ldr	r3, [pc, #152]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d003      	beq.n	8000d54 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d54:	4a1d      	ldr	r2, [pc, #116]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	43db      	mvns	r3, r3
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	4013      	ands	r3, r2
 8000d68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d003      	beq.n	8000d7e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d7e:	4a13      	ldr	r2, [pc, #76]	@ (8000dcc <HAL_GPIO_Init+0x320>)
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	3301      	adds	r3, #1
 8000d88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	fa22 f303 	lsr.w	r3, r2, r3
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f47f ae91 	bne.w	8000abc <HAL_GPIO_Init+0x10>
  }
}
 8000d9a:	bf00      	nop
 8000d9c:	bf00      	nop
 8000d9e:	371c      	adds	r7, #28
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	40021000 	.word	0x40021000
 8000dac:	40010000 	.word	0x40010000
 8000db0:	48000400 	.word	0x48000400
 8000db4:	48000800 	.word	0x48000800
 8000db8:	48000c00 	.word	0x48000c00
 8000dbc:	48001000 	.word	0x48001000
 8000dc0:	48001400 	.word	0x48001400
 8000dc4:	48001800 	.word	0x48001800
 8000dc8:	48001c00 	.word	0x48001c00
 8000dcc:	40010400 	.word	0x40010400

08000dd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	460b      	mov	r3, r1
 8000dda:	807b      	strh	r3, [r7, #2]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000de0:	787b      	ldrb	r3, [r7, #1]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000de6:	887a      	ldrh	r2, [r7, #2]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dec:	e002      	b.n	8000df4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dee:	887a      	ldrh	r2, [r7, #2]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af02      	add	r7, sp, #8
 8000e06:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d101      	bne.n	8000e12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e101      	b.n	8001016 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d106      	bne.n	8000e2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f006 f9ae 	bl	8007188 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2203      	movs	r2, #3
 8000e30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2200      	movs	r2, #0
 8000e38:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f002 fdcf 	bl	80039e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6818      	ldr	r0, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	7c1a      	ldrb	r2, [r3, #16]
 8000e4c:	f88d 2000 	strb.w	r2, [sp]
 8000e50:	3304      	adds	r3, #4
 8000e52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e54:	f002 fcea 	bl	800382c <USB_CoreInit>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d005      	beq.n	8000e6a <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2202      	movs	r2, #2
 8000e62:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e0d5      	b.n	8001016 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f002 fdc7 	bl	8003a04 <USB_SetCurrentMode>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d005      	beq.n	8000e88 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2202      	movs	r2, #2
 8000e80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000e84:	2301      	movs	r3, #1
 8000e86:	e0c6      	b.n	8001016 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e88:	2300      	movs	r3, #0
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	e04a      	b.n	8000f24 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000e8e:	7bfa      	ldrb	r2, [r7, #15]
 8000e90:	6879      	ldr	r1, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	00db      	lsls	r3, r3, #3
 8000e96:	4413      	add	r3, r2
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	440b      	add	r3, r1
 8000e9c:	3315      	adds	r3, #21
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000ea2:	7bfa      	ldrb	r2, [r7, #15]
 8000ea4:	6879      	ldr	r1, [r7, #4]
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	00db      	lsls	r3, r3, #3
 8000eaa:	4413      	add	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	440b      	add	r3, r1
 8000eb0:	3314      	adds	r3, #20
 8000eb2:	7bfa      	ldrb	r2, [r7, #15]
 8000eb4:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000eb6:	7bfa      	ldrb	r2, [r7, #15]
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	b298      	uxth	r0, r3
 8000ebc:	6879      	ldr	r1, [r7, #4]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	4413      	add	r3, r2
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	332e      	adds	r3, #46	@ 0x2e
 8000eca:	4602      	mov	r2, r0
 8000ecc:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ece:	7bfa      	ldrb	r2, [r7, #15]
 8000ed0:	6879      	ldr	r1, [r7, #4]
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	4413      	add	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	440b      	add	r3, r1
 8000edc:	3318      	adds	r3, #24
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000ee2:	7bfa      	ldrb	r2, [r7, #15]
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	00db      	lsls	r3, r3, #3
 8000eea:	4413      	add	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	440b      	add	r3, r1
 8000ef0:	331c      	adds	r3, #28
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000ef6:	7bfa      	ldrb	r2, [r7, #15]
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	4613      	mov	r3, r2
 8000efc:	00db      	lsls	r3, r3, #3
 8000efe:	4413      	add	r3, r2
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	440b      	add	r3, r1
 8000f04:	3320      	adds	r3, #32
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000f0a:	7bfa      	ldrb	r2, [r7, #15]
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4413      	add	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	440b      	add	r3, r1
 8000f18:	3324      	adds	r3, #36	@ 0x24
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f1e:	7bfb      	ldrb	r3, [r7, #15]
 8000f20:	3301      	adds	r3, #1
 8000f22:	73fb      	strb	r3, [r7, #15]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	791b      	ldrb	r3, [r3, #4]
 8000f28:	7bfa      	ldrb	r2, [r7, #15]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d3af      	bcc.n	8000e8e <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	e044      	b.n	8000fbe <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000f34:	7bfa      	ldrb	r2, [r7, #15]
 8000f36:	6879      	ldr	r1, [r7, #4]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	00db      	lsls	r3, r3, #3
 8000f3c:	4413      	add	r3, r2
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	440b      	add	r3, r1
 8000f42:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8000f46:	2200      	movs	r2, #0
 8000f48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000f4a:	7bfa      	ldrb	r2, [r7, #15]
 8000f4c:	6879      	ldr	r1, [r7, #4]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	4413      	add	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	440b      	add	r3, r1
 8000f58:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8000f5c:	7bfa      	ldrb	r2, [r7, #15]
 8000f5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000f60:	7bfa      	ldrb	r2, [r7, #15]
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	4613      	mov	r3, r2
 8000f66:	00db      	lsls	r3, r3, #3
 8000f68:	4413      	add	r3, r2
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000f76:	7bfa      	ldrb	r2, [r7, #15]
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	00db      	lsls	r3, r3, #3
 8000f7e:	4413      	add	r3, r2
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	440b      	add	r3, r1
 8000f84:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000f8c:	7bfa      	ldrb	r2, [r7, #15]
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	4613      	mov	r3, r2
 8000f92:	00db      	lsls	r3, r3, #3
 8000f94:	4413      	add	r3, r2
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	440b      	add	r3, r1
 8000f9a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000fa2:	7bfa      	ldrb	r2, [r7, #15]
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	00db      	lsls	r3, r3, #3
 8000faa:	4413      	add	r3, r2
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	440b      	add	r3, r1
 8000fb0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	73fb      	strb	r3, [r7, #15]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	791b      	ldrb	r3, [r3, #4]
 8000fc2:	7bfa      	ldrb	r2, [r7, #15]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d3b5      	bcc.n	8000f34 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	7c1a      	ldrb	r2, [r3, #16]
 8000fd0:	f88d 2000 	strb.w	r2, [sp]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd8:	f002 fd60 	bl	8003a9c <USB_DevInit>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d005      	beq.n	8000fee <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e013      	b.n	8001016 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	7b1b      	ldrb	r3, [r3, #12]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d102      	bne.n	800100a <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f001 f86d 	bl	80020e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4618      	mov	r0, r3
 8001010:	f003 fd17 	bl	8004a42 <USB_DevDisconnect>

  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b084      	sub	sp, #16
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001032:	2b01      	cmp	r3, #1
 8001034:	d101      	bne.n	800103a <HAL_PCD_Start+0x1c>
 8001036:	2302      	movs	r3, #2
 8001038:	e01c      	b.n	8001074 <HAL_PCD_Start+0x56>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2201      	movs	r2, #1
 800103e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7b5b      	ldrb	r3, [r3, #13]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d105      	bne.n	8001056 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800104e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f002 fcb0 	bl	80039c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f003 fccb 	bl	8004a00 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800107c:	b590      	push	{r4, r7, lr}
 800107e:	b08d      	sub	sp, #52	@ 0x34
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800108a:	6a3b      	ldr	r3, [r7, #32]
 800108c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f003 fd89 	bl	8004baa <USB_GetMode>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	f040 8481 	bne.w	80019a2 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 fced 	bl	8004a84 <USB_ReadInterrupts>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 8477 	beq.w	80019a0 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	0a1b      	lsrs	r3, r3, #8
 80010bc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 fcda 	bl	8004a84 <USB_ReadInterrupts>
 80010d0:	4603      	mov	r3, r0
 80010d2:	f003 0302 	and.w	r3, r3, #2
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d107      	bne.n	80010ea <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	695a      	ldr	r2, [r3, #20]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f002 0202 	and.w	r2, r2, #2
 80010e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f003 fcc8 	bl	8004a84 <USB_ReadInterrupts>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f003 0310 	and.w	r3, r3, #16
 80010fa:	2b10      	cmp	r3, #16
 80010fc:	d161      	bne.n	80011c2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	699a      	ldr	r2, [r3, #24]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f022 0210 	bic.w	r2, r2, #16
 800110c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800110e:	6a3b      	ldr	r3, [r7, #32]
 8001110:	6a1b      	ldr	r3, [r3, #32]
 8001112:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	f003 020f 	and.w	r2, r3, #15
 800111a:	4613      	mov	r3, r2
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	4413      	add	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	3304      	adds	r3, #4
 800112c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001134:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001138:	d124      	bne.n	8001184 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001140:	4013      	ands	r3, r2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d035      	beq.n	80011b2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	091b      	lsrs	r3, r3, #4
 800114e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001150:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001154:	b29b      	uxth	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	6a38      	ldr	r0, [r7, #32]
 800115a:	f003 faff 	bl	800475c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	68da      	ldr	r2, [r3, #12]
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	091b      	lsrs	r3, r3, #4
 8001166:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800116a:	441a      	add	r2, r3
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	695a      	ldr	r2, [r3, #20]
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	091b      	lsrs	r3, r3, #4
 8001178:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800117c:	441a      	add	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	615a      	str	r2, [r3, #20]
 8001182:	e016      	b.n	80011b2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800118a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800118e:	d110      	bne.n	80011b2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001196:	2208      	movs	r2, #8
 8001198:	4619      	mov	r1, r3
 800119a:	6a38      	ldr	r0, [r7, #32]
 800119c:	f003 fade 	bl	800475c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	695a      	ldr	r2, [r3, #20]
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	091b      	lsrs	r3, r3, #4
 80011a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011ac:	441a      	add	r2, r3
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	699a      	ldr	r2, [r3, #24]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f042 0210 	orr.w	r2, r2, #16
 80011c0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f003 fc5c 	bl	8004a84 <USB_ReadInterrupts>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80011d6:	f040 80a7 	bne.w	8001328 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 fc61 	bl	8004aaa <USB_ReadDevAllOutEpInterrupt>
 80011e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80011ea:	e099      	b.n	8001320 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80011ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	f000 808e 	beq.w	8001314 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f003 fc85 	bl	8004b12 <USB_ReadDevOutEPInterrupt>
 8001208:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	2b00      	cmp	r3, #0
 8001212:	d00c      	beq.n	800122e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001216:	015a      	lsls	r2, r3, #5
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	4413      	add	r3, r2
 800121c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001220:	461a      	mov	r2, r3
 8001222:	2301      	movs	r3, #1
 8001224:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001226:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 fe81 	bl	8001f30 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	2b00      	cmp	r3, #0
 8001236:	d00c      	beq.n	8001252 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123a:	015a      	lsls	r2, r3, #5
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	4413      	add	r3, r2
 8001240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001244:	461a      	mov	r2, r3
 8001246:	2308      	movs	r3, #8
 8001248:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800124a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 febd 	bl	8001fcc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	f003 0310 	and.w	r3, r3, #16
 8001258:	2b00      	cmp	r3, #0
 800125a:	d008      	beq.n	800126e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800125c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125e:	015a      	lsls	r2, r3, #5
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	4413      	add	r3, r2
 8001264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001268:	461a      	mov	r2, r3
 800126a:	2310      	movs	r3, #16
 800126c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	f003 0302 	and.w	r3, r3, #2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d030      	beq.n	80012da <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001278:	6a3b      	ldr	r3, [r7, #32]
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001280:	2b80      	cmp	r3, #128	@ 0x80
 8001282:	d109      	bne.n	8001298 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	69fa      	ldr	r2, [r7, #28]
 800128e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001292:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001296:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800129a:	4613      	mov	r3, r2
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	4413      	add	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	4413      	add	r3, r2
 80012aa:	3304      	adds	r3, #4
 80012ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	78db      	ldrb	r3, [r3, #3]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d108      	bne.n	80012c8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	2200      	movs	r2, #0
 80012ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80012bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4619      	mov	r1, r3
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f006 f8b4 	bl	8007430 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80012c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ca:	015a      	lsls	r2, r3, #5
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	4413      	add	r3, r2
 80012d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80012d4:	461a      	mov	r2, r3
 80012d6:	2302      	movs	r3, #2
 80012d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	f003 0320 	and.w	r3, r3, #32
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d008      	beq.n	80012f6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80012e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e6:	015a      	lsls	r2, r3, #5
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	4413      	add	r3, r2
 80012ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80012f0:	461a      	mov	r2, r3
 80012f2:	2320      	movs	r3, #32
 80012f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d009      	beq.n	8001314 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	015a      	lsls	r2, r3, #5
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	4413      	add	r3, r2
 8001308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800130c:	461a      	mov	r2, r3
 800130e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001312:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001316:	3301      	adds	r3, #1
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800131a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800131c:	085b      	lsrs	r3, r3, #1
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001322:	2b00      	cmp	r3, #0
 8001324:	f47f af62 	bne.w	80011ec <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f003 fba9 	bl	8004a84 <USB_ReadInterrupts>
 8001332:	4603      	mov	r3, r0
 8001334:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001338:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800133c:	f040 80a4 	bne.w	8001488 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fbca 	bl	8004ade <USB_ReadDevAllInEpInterrupt>
 800134a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001350:	e096      	b.n	8001480 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 808b 	beq.w	8001474 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001364:	b2d2      	uxtb	r2, r2
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f003 fbf0 	bl	8004b4e <USB_ReadDevInEPInterrupt>
 800136e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	2b00      	cmp	r3, #0
 8001378:	d020      	beq.n	80013bc <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	2201      	movs	r2, #1
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800138e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	43db      	mvns	r3, r3
 8001394:	69f9      	ldr	r1, [r7, #28]
 8001396:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800139a:	4013      	ands	r3, r2
 800139c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800139e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a0:	015a      	lsls	r2, r3, #5
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	4413      	add	r3, r2
 80013a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80013aa:	461a      	mov	r2, r3
 80013ac:	2301      	movs	r3, #1
 80013ae:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4619      	mov	r1, r3
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f005 ffa5 	bl	8007306 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80013c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c8:	015a      	lsls	r2, r3, #5
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	4413      	add	r3, r2
 80013ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80013d2:	461a      	mov	r2, r3
 80013d4:	2308      	movs	r3, #8
 80013d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	f003 0310 	and.w	r3, r3, #16
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d008      	beq.n	80013f4 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80013e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e4:	015a      	lsls	r2, r3, #5
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	4413      	add	r3, r2
 80013ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80013ee:	461a      	mov	r2, r3
 80013f0:	2310      	movs	r3, #16
 80013f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d008      	beq.n	8001410 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	015a      	lsls	r2, r3, #5
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	4413      	add	r3, r2
 8001406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800140a:	461a      	mov	r2, r3
 800140c:	2340      	movs	r3, #64	@ 0x40
 800140e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d023      	beq.n	8001462 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800141a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800141c:	6a38      	ldr	r0, [r7, #32]
 800141e:	f002 fc85 	bl	8003d2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001424:	4613      	mov	r3, r2
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	3310      	adds	r3, #16
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	3304      	adds	r3, #4
 8001434:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	78db      	ldrb	r3, [r3, #3]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d108      	bne.n	8001450 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	2200      	movs	r2, #0
 8001442:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001446:	b2db      	uxtb	r3, r3
 8001448:	4619      	mov	r1, r3
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f006 f802 	bl	8007454 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	015a      	lsls	r2, r3, #5
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	4413      	add	r3, r2
 8001458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800145c:	461a      	mov	r2, r3
 800145e:	2302      	movs	r3, #2
 8001460:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800146c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 fcd6 	bl	8001e20 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001476:	3301      	adds	r3, #1
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800147a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800147c:	085b      	lsrs	r3, r3, #1
 800147e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001482:	2b00      	cmp	r3, #0
 8001484:	f47f af65 	bne.w	8001352 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f003 faf9 	bl	8004a84 <USB_ReadInterrupts>
 8001492:	4603      	mov	r3, r0
 8001494:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001498:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800149c:	d122      	bne.n	80014e4 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d108      	bne.n	80014ce <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80014c4:	2100      	movs	r1, #0
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f006 fa36 	bl	8007938 <HAL_PCDEx_LPM_Callback>
 80014cc:	e002      	b.n	80014d4 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f005 ff86 	bl	80073e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	695a      	ldr	r2, [r3, #20]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80014e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f003 facb 	bl	8004a84 <USB_ReadInterrupts>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80014f8:	d112      	bne.n	8001520 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b01      	cmp	r3, #1
 8001508:	d102      	bne.n	8001510 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f005 ff42 	bl	8007394 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800151e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f003 faad 	bl	8004a84 <USB_ReadInterrupts>
 800152a:	4603      	mov	r3, r0
 800152c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001534:	d121      	bne.n	800157a <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	695a      	ldr	r2, [r3, #20]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001544:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800154c:	2b00      	cmp	r3, #0
 800154e:	d111      	bne.n	8001574 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2201      	movs	r2, #1
 8001554:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800155e:	089b      	lsrs	r3, r3, #2
 8001560:	f003 020f 	and.w	r2, r3, #15
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800156a:	2101      	movs	r1, #1
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f006 f9e3 	bl	8007938 <HAL_PCDEx_LPM_Callback>
 8001572:	e002      	b.n	800157a <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f005 ff0d 	bl	8007394 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f003 fa80 	bl	8004a84 <USB_ReadInterrupts>
 8001584:	4603      	mov	r3, r0
 8001586:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800158a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800158e:	f040 80b6 	bne.w	80016fe <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80015a0:	f023 0301 	bic.w	r3, r3, #1
 80015a4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2110      	movs	r1, #16
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 fbbd 	bl	8003d2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015b2:	2300      	movs	r3, #0
 80015b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b6:	e046      	b.n	8001646 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80015b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ba:	015a      	lsls	r2, r3, #5
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	4413      	add	r3, r2
 80015c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80015c4:	461a      	mov	r2, r3
 80015c6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80015ca:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80015cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ce:	015a      	lsls	r2, r3, #5
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	4413      	add	r3, r2
 80015d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015dc:	0151      	lsls	r1, r2, #5
 80015de:	69fa      	ldr	r2, [r7, #28]
 80015e0:	440a      	add	r2, r1
 80015e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80015e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80015ea:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80015ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ee:	015a      	lsls	r2, r3, #5
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	4413      	add	r3, r2
 80015f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015f8:	461a      	mov	r2, r3
 80015fa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80015fe:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001602:	015a      	lsls	r2, r3, #5
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	4413      	add	r3, r2
 8001608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001610:	0151      	lsls	r1, r2, #5
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	440a      	add	r2, r1
 8001616:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800161a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800161e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001622:	015a      	lsls	r2, r3, #5
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	4413      	add	r3, r2
 8001628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001630:	0151      	lsls	r1, r2, #5
 8001632:	69fa      	ldr	r2, [r7, #28]
 8001634:	440a      	add	r2, r1
 8001636:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800163a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800163e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001642:	3301      	adds	r3, #1
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	791b      	ldrb	r3, [r3, #4]
 800164a:	461a      	mov	r2, r3
 800164c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800164e:	4293      	cmp	r3, r2
 8001650:	d3b2      	bcc.n	80015b8 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	69fa      	ldr	r2, [r7, #28]
 800165c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001660:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001664:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	7bdb      	ldrb	r3, [r3, #15]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d016      	beq.n	800169c <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001678:	69fa      	ldr	r2, [r7, #28]
 800167a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800167e:	f043 030b 	orr.w	r3, r3, #11
 8001682:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001694:	f043 030b 	orr.w	r3, r3, #11
 8001698:	6453      	str	r3, [r2, #68]	@ 0x44
 800169a:	e015      	b.n	80016c8 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	69fa      	ldr	r2, [r7, #28]
 80016a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016ae:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80016b2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	69fa      	ldr	r2, [r7, #28]
 80016be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016c2:	f043 030b 	orr.w	r3, r3, #11
 80016c6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016d6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80016da:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80016e6:	4619      	mov	r1, r3
 80016e8:	4610      	mov	r0, r2
 80016ea:	f003 fa8f 	bl	8004c0c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	695a      	ldr	r2, [r3, #20]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80016fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f003 f9be 	bl	8004a84 <USB_ReadInterrupts>
 8001708:	4603      	mov	r3, r0
 800170a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800170e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001712:	d123      	bne.n	800175c <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f003 fa54 	bl	8004bc6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f002 fb7b 	bl	8003e1e <USB_GetDevSpeed>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681c      	ldr	r4, [r3, #0]
 8001734:	f001 fb34 	bl	8002da0 <HAL_RCC_GetHCLKFreq>
 8001738:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800173e:	461a      	mov	r2, r3
 8001740:	4620      	mov	r0, r4
 8001742:	f002 f8a1 	bl	8003888 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f005 fe05 	bl	8007356 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	695a      	ldr	r2, [r3, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800175a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f003 f98f 	bl	8004a84 <USB_ReadInterrupts>
 8001766:	4603      	mov	r3, r0
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	2b08      	cmp	r3, #8
 800176e:	d10a      	bne.n	8001786 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f005 fde2 	bl	800733a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	695a      	ldr	r2, [r3, #20]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f002 0208 	and.w	r2, r2, #8
 8001784:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f003 f97a 	bl	8004a84 <USB_ReadInterrupts>
 8001790:	4603      	mov	r3, r0
 8001792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001796:	2b80      	cmp	r3, #128	@ 0x80
 8001798:	d123      	bne.n	80017e2 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80017a6:	2301      	movs	r3, #1
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017aa:	e014      	b.n	80017d6 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017b0:	4613      	mov	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	4413      	add	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d105      	bne.n	80017d0 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80017c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4619      	mov	r1, r3
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 faf7 	bl	8001dbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80017d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d2:	3301      	adds	r3, #1
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	791b      	ldrb	r3, [r3, #4]
 80017da:	461a      	mov	r2, r3
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017de:	4293      	cmp	r3, r2
 80017e0:	d3e4      	bcc.n	80017ac <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f003 f94c 	bl	8004a84 <USB_ReadInterrupts>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80017f6:	d13c      	bne.n	8001872 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80017f8:	2301      	movs	r3, #1
 80017fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80017fc:	e02b      	b.n	8001856 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80017fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001800:	015a      	lsls	r2, r3, #5
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	4413      	add	r3, r2
 8001806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001812:	4613      	mov	r3, r2
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	440b      	add	r3, r1
 800181c:	3318      	adds	r3, #24
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d115      	bne.n	8001850 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001824:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001826:	2b00      	cmp	r3, #0
 8001828:	da12      	bge.n	8001850 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800182e:	4613      	mov	r3, r2
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	4413      	add	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	3317      	adds	r3, #23
 800183a:	2201      	movs	r2, #1
 800183c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800183e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001840:	b2db      	uxtb	r3, r3
 8001842:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001846:	b2db      	uxtb	r3, r3
 8001848:	4619      	mov	r1, r3
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 fab7 	bl	8001dbe <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001852:	3301      	adds	r3, #1
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	791b      	ldrb	r3, [r3, #4]
 800185a:	461a      	mov	r2, r3
 800185c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185e:	4293      	cmp	r3, r2
 8001860:	d3cd      	bcc.n	80017fe <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	695a      	ldr	r2, [r3, #20]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001870:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f003 f904 	bl	8004a84 <USB_ReadInterrupts>
 800187c:	4603      	mov	r3, r0
 800187e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001882:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001886:	d156      	bne.n	8001936 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001888:	2301      	movs	r3, #1
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
 800188c:	e045      	b.n	800191a <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800188e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001890:	015a      	lsls	r2, r3, #5
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	4413      	add	r3, r2
 8001896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800189e:	6879      	ldr	r1, [r7, #4]
 80018a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d12e      	bne.n	8001914 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80018b6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	da2b      	bge.n	8001914 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80018c8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d121      	bne.n	8001914 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018d4:	4613      	mov	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	4413      	add	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	440b      	add	r3, r1
 80018de:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80018e2:	2201      	movs	r2, #1
 80018e4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80018e6:	6a3b      	ldr	r3, [r7, #32]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80018f2:	6a3b      	ldr	r3, [r7, #32]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10a      	bne.n	8001914 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800190c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001910:	6053      	str	r3, [r2, #4]
            break;
 8001912:	e008      	b.n	8001926 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	3301      	adds	r3, #1
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	791b      	ldrb	r3, [r3, #4]
 800191e:	461a      	mov	r2, r3
 8001920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001922:	4293      	cmp	r3, r2
 8001924:	d3b3      	bcc.n	800188e <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	695a      	ldr	r2, [r3, #20]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001934:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f003 f8a2 	bl	8004a84 <USB_ReadInterrupts>
 8001940:	4603      	mov	r3, r0
 8001942:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194a:	d10a      	bne.n	8001962 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f005 fd93 	bl	8007478 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	695a      	ldr	r2, [r3, #20]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001960:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f003 f88c 	bl	8004a84 <USB_ReadInterrupts>
 800196c:	4603      	mov	r3, r0
 800196e:	f003 0304 	and.w	r3, r3, #4
 8001972:	2b04      	cmp	r3, #4
 8001974:	d115      	bne.n	80019a2 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	2b00      	cmp	r3, #0
 8001986:	d002      	beq.n	800198e <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f005 fd83 	bl	8007494 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	6859      	ldr	r1, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	430a      	orrs	r2, r1
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	e000      	b.n	80019a2 <HAL_PCD_IRQHandler+0x926>
      return;
 80019a0:	bf00      	nop
    }
  }
}
 80019a2:	3734      	adds	r7, #52	@ 0x34
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd90      	pop	{r4, r7, pc}

080019a8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	460b      	mov	r3, r1
 80019b2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d101      	bne.n	80019c2 <HAL_PCD_SetAddress+0x1a>
 80019be:	2302      	movs	r3, #2
 80019c0:	e012      	b.n	80019e8 <HAL_PCD_SetAddress+0x40>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	78fa      	ldrb	r2, [r7, #3]
 80019ce:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	78fa      	ldrb	r2, [r7, #3]
 80019d6:	4611      	mov	r1, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f002 ffeb 	bl	80049b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	4608      	mov	r0, r1
 80019fa:	4611      	mov	r1, r2
 80019fc:	461a      	mov	r2, r3
 80019fe:	4603      	mov	r3, r0
 8001a00:	70fb      	strb	r3, [r7, #3]
 8001a02:	460b      	mov	r3, r1
 8001a04:	803b      	strh	r3, [r7, #0]
 8001a06:	4613      	mov	r3, r2
 8001a08:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	da0f      	bge.n	8001a36 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a16:	78fb      	ldrb	r3, [r7, #3]
 8001a18:	f003 020f 	and.w	r2, r3, #15
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	3310      	adds	r3, #16
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2201      	movs	r2, #1
 8001a32:	705a      	strb	r2, [r3, #1]
 8001a34:	e00f      	b.n	8001a56 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a36:	78fb      	ldrb	r3, [r7, #3]
 8001a38:	f003 020f 	and.w	r2, r3, #15
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	4413      	add	r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	3304      	adds	r3, #4
 8001a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2200      	movs	r2, #0
 8001a54:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	f003 030f 	and.w	r3, r3, #15
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001a62:	883b      	ldrh	r3, [r7, #0]
 8001a64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	78ba      	ldrb	r2, [r7, #2]
 8001a70:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	785b      	ldrb	r3, [r3, #1]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d004      	beq.n	8001a84 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001a84:	78bb      	ldrb	r3, [r7, #2]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d102      	bne.n	8001a90 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d101      	bne.n	8001a9e <HAL_PCD_EP_Open+0xae>
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	e00e      	b.n	8001abc <HAL_PCD_EP_Open+0xcc>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	68f9      	ldr	r1, [r7, #12]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f002 f9d5 	bl	8003e5c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001aba:	7afb      	ldrb	r3, [r7, #11]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	da0f      	bge.n	8001af8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	f003 020f 	and.w	r2, r3, #15
 8001ade:	4613      	mov	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	3310      	adds	r3, #16
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	4413      	add	r3, r2
 8001aec:	3304      	adds	r3, #4
 8001aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2201      	movs	r2, #1
 8001af4:	705a      	strb	r2, [r3, #1]
 8001af6:	e00f      	b.n	8001b18 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	f003 020f 	and.w	r2, r3, #15
 8001afe:	4613      	mov	r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	4413      	add	r3, r2
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	3304      	adds	r3, #4
 8001b10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2200      	movs	r2, #0
 8001b16:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b18:	78fb      	ldrb	r3, [r7, #3]
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d101      	bne.n	8001b32 <HAL_PCD_EP_Close+0x6e>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e00e      	b.n	8001b50 <HAL_PCD_EP_Close+0x8c>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	68f9      	ldr	r1, [r7, #12]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f002 fa13 	bl	8003f6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	607a      	str	r2, [r7, #4]
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	460b      	mov	r3, r1
 8001b66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b68:	7afb      	ldrb	r3, [r7, #11]
 8001b6a:	f003 020f 	and.w	r2, r3, #15
 8001b6e:	4613      	mov	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3304      	adds	r3, #4
 8001b80:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	2200      	movs	r2, #0
 8001b92:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2200      	movs	r2, #0
 8001b98:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b9a:	7afb      	ldrb	r3, [r7, #11]
 8001b9c:	f003 030f 	and.w	r3, r3, #15
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6979      	ldr	r1, [r7, #20]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f002 fab9 	bl	8004124 <USB_EPStartXfer>

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001bc8:	78fb      	ldrb	r3, [r7, #3]
 8001bca:	f003 020f 	and.w	r2, r3, #15
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001bde:	681b      	ldr	r3, [r3, #0]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	607a      	str	r2, [r7, #4]
 8001bf6:	603b      	str	r3, [r7, #0]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001bfc:	7afb      	ldrb	r3, [r7, #11]
 8001bfe:	f003 020f 	and.w	r2, r3, #15
 8001c02:	4613      	mov	r3, r2
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	4413      	add	r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	3310      	adds	r3, #16
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	3304      	adds	r3, #4
 8001c12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c2c:	7afb      	ldrb	r3, [r7, #11]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6979      	ldr	r1, [r7, #20]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f002 fa70 	bl	8004124 <USB_EPStartXfer>

  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b084      	sub	sp, #16
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001c5a:	78fb      	ldrb	r3, [r7, #3]
 8001c5c:	f003 030f 	and.w	r3, r3, #15
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	7912      	ldrb	r2, [r2, #4]
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d901      	bls.n	8001c6c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e04e      	b.n	8001d0a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	da0f      	bge.n	8001c94 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	f003 020f 	and.w	r2, r3, #15
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	4413      	add	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	3310      	adds	r3, #16
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	4413      	add	r3, r2
 8001c88:	3304      	adds	r3, #4
 8001c8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	705a      	strb	r2, [r3, #1]
 8001c92:	e00d      	b.n	8001cb0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001c94:	78fa      	ldrb	r2, [r7, #3]
 8001c96:	4613      	mov	r3, r2
 8001c98:	00db      	lsls	r3, r3, #3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cb6:	78fb      	ldrb	r3, [r7, #3]
 8001cb8:	f003 030f 	and.w	r3, r3, #15
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d101      	bne.n	8001cd0 <HAL_PCD_EP_SetStall+0x82>
 8001ccc:	2302      	movs	r3, #2
 8001cce:	e01c      	b.n	8001d0a <HAL_PCD_EP_SetStall+0xbc>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68f9      	ldr	r1, [r7, #12]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f002 fd94 	bl	800480c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001ce4:	78fb      	ldrb	r3, [r7, #3]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d108      	bne.n	8001d00 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	f002 ff86 	bl	8004c0c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b084      	sub	sp, #16
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d1e:	78fb      	ldrb	r3, [r7, #3]
 8001d20:	f003 030f 	and.w	r3, r3, #15
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	7912      	ldrb	r2, [r2, #4]
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d901      	bls.n	8001d30 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e042      	b.n	8001db6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	da0f      	bge.n	8001d58 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d38:	78fb      	ldrb	r3, [r7, #3]
 8001d3a:	f003 020f 	and.w	r2, r3, #15
 8001d3e:	4613      	mov	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	4413      	add	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	3310      	adds	r3, #16
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2201      	movs	r2, #1
 8001d54:	705a      	strb	r2, [r3, #1]
 8001d56:	e00f      	b.n	8001d78 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	f003 020f 	and.w	r2, r3, #15
 8001d5e:	4613      	mov	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3304      	adds	r3, #4
 8001d70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	f003 030f 	and.w	r3, r3, #15
 8001d84:	b2da      	uxtb	r2, r3
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d101      	bne.n	8001d98 <HAL_PCD_EP_ClrStall+0x86>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e00e      	b.n	8001db6 <HAL_PCD_EP_ClrStall+0xa4>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68f9      	ldr	r1, [r7, #12]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f002 fd9e 	bl	80048e8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8001dca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	da0c      	bge.n	8001dec <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	f003 020f 	and.w	r2, r3, #15
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	3310      	adds	r3, #16
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	3304      	adds	r3, #4
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	e00c      	b.n	8001e06 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001dec:	78fb      	ldrb	r3, [r7, #3]
 8001dee:	f003 020f 	and.w	r2, r3, #15
 8001df2:	4613      	mov	r3, r2
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	4413      	add	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	4413      	add	r3, r2
 8001e02:	3304      	adds	r3, #4
 8001e04:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68f9      	ldr	r1, [r7, #12]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f002 fbc1 	bl	8004594 <USB_EPStopXfer>
 8001e12:	4603      	mov	r3, r0
 8001e14:	72fb      	strb	r3, [r7, #11]

  return ret;
 8001e16:	7afb      	ldrb	r3, [r7, #11]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	4613      	mov	r3, r2
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	4413      	add	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	3310      	adds	r3, #16
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	4413      	add	r3, r2
 8001e44:	3304      	adds	r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	695a      	ldr	r2, [r3, #20]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d901      	bls.n	8001e58 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e067      	b.n	8001f28 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	695b      	ldr	r3, [r3, #20]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	69fa      	ldr	r2, [r7, #28]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d902      	bls.n	8001e74 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	3303      	adds	r3, #3
 8001e78:	089b      	lsrs	r3, r3, #2
 8001e7a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001e7c:	e026      	b.n	8001ecc <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	691a      	ldr	r2, [r3, #16]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	69fa      	ldr	r2, [r7, #28]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d902      	bls.n	8001e9a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3303      	adds	r3, #3
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	68d9      	ldr	r1, [r3, #12]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	6978      	ldr	r0, [r7, #20]
 8001eb0:	f002 fc1a 	bl	80046e8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	68da      	ldr	r2, [r3, #12]
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	441a      	add	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	695a      	ldr	r2, [r3, #20]
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	441a      	add	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	015a      	lsls	r2, r3, #5
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	4413      	add	r3, r2
 8001ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d809      	bhi.n	8001ef6 <PCD_WriteEmptyTxFifo+0xd6>
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	695a      	ldr	r2, [r3, #20]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d203      	bcs.n	8001ef6 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1c3      	bne.n	8001e7e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d811      	bhi.n	8001f26 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	2201      	movs	r2, #1
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	6939      	ldr	r1, [r7, #16]
 8001f1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f22:	4013      	ands	r3, r2
 8001f24:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3720      	adds	r7, #32
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	333c      	adds	r3, #60	@ 0x3c
 8001f48:	3304      	adds	r3, #4
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	015a      	lsls	r2, r3, #5
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	4413      	add	r3, r2
 8001f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	4a19      	ldr	r2, [pc, #100]	@ (8001fc8 <PCD_EP_OutXfrComplete_int+0x98>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d124      	bne.n	8001fb0 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00a      	beq.n	8001f86 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	015a      	lsls	r2, r3, #5
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4413      	add	r3, r2
 8001f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f82:	6093      	str	r3, [r2, #8]
 8001f84:	e01a      	b.n	8001fbc <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f003 0320 	and.w	r3, r3, #32
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	015a      	lsls	r2, r3, #5
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4413      	add	r3, r2
 8001f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2320      	movs	r3, #32
 8001fa0:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f005 f991 	bl	80072d0 <HAL_PCD_DataOutStageCallback>
 8001fae:	e005      	b.n	8001fbc <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f005 f98a 	bl	80072d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	4f54310a 	.word	0x4f54310a

08001fcc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	333c      	adds	r3, #60	@ 0x3c
 8001fe4:	3304      	adds	r3, #4
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	015a      	lsls	r2, r3, #5
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <PCD_EP_OutSetupPacket_int+0x64>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d90e      	bls.n	8002020 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002008:	2b00      	cmp	r3, #0
 800200a:	d009      	beq.n	8002020 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	015a      	lsls	r2, r3, #5
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	4413      	add	r3, r2
 8002014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002018:	461a      	mov	r2, r3
 800201a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800201e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	f005 f943 	bl	80072ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	4f54300a 	.word	0x4f54300a

08002034 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	70fb      	strb	r3, [r7, #3]
 8002040:	4613      	mov	r3, r2
 8002042:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800204c:	78fb      	ldrb	r3, [r7, #3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d107      	bne.n	8002062 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002052:	883b      	ldrh	r3, [r7, #0]
 8002054:	0419      	lsls	r1, r3, #16
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68ba      	ldr	r2, [r7, #8]
 800205c:	430a      	orrs	r2, r1
 800205e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002060:	e028      	b.n	80020b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002068:	0c1b      	lsrs	r3, r3, #16
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	4413      	add	r3, r2
 800206e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002070:	2300      	movs	r3, #0
 8002072:	73fb      	strb	r3, [r7, #15]
 8002074:	e00d      	b.n	8002092 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	3340      	adds	r3, #64	@ 0x40
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	0c1b      	lsrs	r3, r3, #16
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	4413      	add	r3, r2
 800208a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800208c:	7bfb      	ldrb	r3, [r7, #15]
 800208e:	3301      	adds	r3, #1
 8002090:	73fb      	strb	r3, [r7, #15]
 8002092:	7bfa      	ldrb	r2, [r7, #15]
 8002094:	78fb      	ldrb	r3, [r7, #3]
 8002096:	3b01      	subs	r3, #1
 8002098:	429a      	cmp	r2, r3
 800209a:	d3ec      	bcc.n	8002076 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800209c:	883b      	ldrh	r3, [r7, #0]
 800209e:	0418      	lsls	r0, r3, #16
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6819      	ldr	r1, [r3, #0]
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	4302      	orrs	r2, r0
 80020ac:	3340      	adds	r3, #64	@ 0x40
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
 80020ca:	460b      	mov	r3, r1
 80020cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	887a      	ldrh	r2, [r7, #2]
 80020d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002116:	f043 0303 	orr.w	r3, r3, #3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	3714      	adds	r7, #20
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002130:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a04      	ldr	r2, [pc, #16]	@ (8002148 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800213a:	6013      	str	r3, [r2, #0]
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40007000 	.word	0x40007000

0800214c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002150:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <HAL_PWREx_GetVoltageRange+0x18>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40007000 	.word	0x40007000

08002168 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002176:	d130      	bne.n	80021da <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002178:	4b23      	ldr	r3, [pc, #140]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002184:	d038      	beq.n	80021f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002186:	4b20      	ldr	r3, [pc, #128]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800218e:	4a1e      	ldr	r2, [pc, #120]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002190:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002194:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002196:	4b1d      	ldr	r3, [pc, #116]	@ (800220c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2232      	movs	r2, #50	@ 0x32
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002210 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021a2:	fba2 2303 	umull	r2, r3, r2, r3
 80021a6:	0c9b      	lsrs	r3, r3, #18
 80021a8:	3301      	adds	r3, #1
 80021aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ac:	e002      	b.n	80021b4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3b01      	subs	r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021b4:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021c0:	d102      	bne.n	80021c8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f2      	bne.n	80021ae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021d4:	d110      	bne.n	80021f8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e00f      	b.n	80021fa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80021da:	4b0b      	ldr	r3, [pc, #44]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021e6:	d007      	beq.n	80021f8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021e8:	4b07      	ldr	r3, [pc, #28]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021f0:	4a05      	ldr	r2, [pc, #20]	@ (8002208 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021f6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40007000 	.word	0x40007000
 800220c:	20000000 	.word	0x20000000
 8002210:	431bde83 	.word	0x431bde83

08002214 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002218:	4b05      	ldr	r3, [pc, #20]	@ (8002230 <HAL_PWREx_EnableVddUSB+0x1c>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	4a04      	ldr	r2, [pc, #16]	@ (8002230 <HAL_PWREx_EnableVddUSB+0x1c>)
 800221e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002222:	6053      	str	r3, [r2, #4]
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40007000 	.word	0x40007000

08002234 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <HAL_PWREx_EnableVddIO2+0x1c>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a04      	ldr	r2, [pc, #16]	@ (8002250 <HAL_PWREx_EnableVddIO2+0x1c>)
 800223e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002242:	6053      	str	r3, [r2, #4]
}
 8002244:	bf00      	nop
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40007000 	.word	0x40007000

08002254 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d102      	bne.n	8002268 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	f000 bc08 	b.w	8002a78 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002268:	4b96      	ldr	r3, [pc, #600]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 030c 	and.w	r3, r3, #12
 8002270:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002272:	4b94      	ldr	r3, [pc, #592]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0310 	and.w	r3, r3, #16
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 80e4 	beq.w	8002452 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d007      	beq.n	80022a0 <HAL_RCC_OscConfig+0x4c>
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2b0c      	cmp	r3, #12
 8002294:	f040 808b 	bne.w	80023ae <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	2b01      	cmp	r3, #1
 800229c:	f040 8087 	bne.w	80023ae <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022a0:	4b88      	ldr	r3, [pc, #544]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_OscConfig+0x64>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e3df      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1a      	ldr	r2, [r3, #32]
 80022bc:	4b81      	ldr	r3, [pc, #516]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d004      	beq.n	80022d2 <HAL_RCC_OscConfig+0x7e>
 80022c8:	4b7e      	ldr	r3, [pc, #504]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022d0:	e005      	b.n	80022de <HAL_RCC_OscConfig+0x8a>
 80022d2:	4b7c      	ldr	r3, [pc, #496]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022de:	4293      	cmp	r3, r2
 80022e0:	d223      	bcs.n	800232a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a1b      	ldr	r3, [r3, #32]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fd66 	bl	8002db8 <RCC_SetFlashLatencyFromMSIRange>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e3c0      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022f6:	4b73      	ldr	r3, [pc, #460]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a72      	ldr	r2, [pc, #456]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80022fc:	f043 0308 	orr.w	r3, r3, #8
 8002300:	6013      	str	r3, [r2, #0]
 8002302:	4b70      	ldr	r3, [pc, #448]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	496d      	ldr	r1, [pc, #436]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002310:	4313      	orrs	r3, r2
 8002312:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002314:	4b6b      	ldr	r3, [pc, #428]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	69db      	ldr	r3, [r3, #28]
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	4968      	ldr	r1, [pc, #416]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]
 8002328:	e025      	b.n	8002376 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800232a:	4b66      	ldr	r3, [pc, #408]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a65      	ldr	r2, [pc, #404]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002330:	f043 0308 	orr.w	r3, r3, #8
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b63      	ldr	r3, [pc, #396]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	4960      	ldr	r1, [pc, #384]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002348:	4b5e      	ldr	r3, [pc, #376]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	495b      	ldr	r1, [pc, #364]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002358:	4313      	orrs	r3, r2
 800235a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fd26 	bl	8002db8 <RCC_SetFlashLatencyFromMSIRange>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e380      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002376:	f000 fc87 	bl	8002c88 <HAL_RCC_GetSysClockFreq>
 800237a:	4602      	mov	r2, r0
 800237c:	4b51      	ldr	r3, [pc, #324]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	091b      	lsrs	r3, r3, #4
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	4950      	ldr	r1, [pc, #320]	@ (80024c8 <HAL_RCC_OscConfig+0x274>)
 8002388:	5ccb      	ldrb	r3, [r1, r3]
 800238a:	f003 031f 	and.w	r3, r3, #31
 800238e:	fa22 f303 	lsr.w	r3, r2, r3
 8002392:	4a4e      	ldr	r2, [pc, #312]	@ (80024cc <HAL_RCC_OscConfig+0x278>)
 8002394:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002396:	4b4e      	ldr	r3, [pc, #312]	@ (80024d0 <HAL_RCC_OscConfig+0x27c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f9f4 	bl	8000788 <HAL_InitTick>
 80023a0:	4603      	mov	r3, r0
 80023a2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d052      	beq.n	8002450 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	e364      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d032      	beq.n	800241c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023b6:	4b43      	ldr	r3, [pc, #268]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a42      	ldr	r2, [pc, #264]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023c2:	f7fe fa31 	bl	8000828 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023c8:	e008      	b.n	80023dc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023ca:	f7fe fa2d 	bl	8000828 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	e34d      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023dc:	4b39      	ldr	r3, [pc, #228]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d0f0      	beq.n	80023ca <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023e8:	4b36      	ldr	r3, [pc, #216]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a35      	ldr	r2, [pc, #212]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023ee:	f043 0308 	orr.w	r3, r3, #8
 80023f2:	6013      	str	r3, [r2, #0]
 80023f4:	4b33      	ldr	r3, [pc, #204]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4930      	ldr	r1, [pc, #192]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002402:	4313      	orrs	r3, r2
 8002404:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002406:	4b2f      	ldr	r3, [pc, #188]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	492b      	ldr	r1, [pc, #172]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002416:	4313      	orrs	r3, r2
 8002418:	604b      	str	r3, [r1, #4]
 800241a:	e01a      	b.n	8002452 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800241c:	4b29      	ldr	r3, [pc, #164]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a28      	ldr	r2, [pc, #160]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002422:	f023 0301 	bic.w	r3, r3, #1
 8002426:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002428:	f7fe f9fe 	bl	8000828 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002430:	f7fe f9fa 	bl	8000828 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e31a      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002442:	4b20      	ldr	r3, [pc, #128]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x1dc>
 800244e:	e000      	b.n	8002452 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002450:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d073      	beq.n	8002546 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	2b08      	cmp	r3, #8
 8002462:	d005      	beq.n	8002470 <HAL_RCC_OscConfig+0x21c>
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d10e      	bne.n	8002488 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2b03      	cmp	r3, #3
 800246e:	d10b      	bne.n	8002488 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002470:	4b14      	ldr	r3, [pc, #80]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d063      	beq.n	8002544 <HAL_RCC_OscConfig+0x2f0>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d15f      	bne.n	8002544 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e2f7      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002490:	d106      	bne.n	80024a0 <HAL_RCC_OscConfig+0x24c>
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a0b      	ldr	r2, [pc, #44]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 8002498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800249c:	6013      	str	r3, [r2, #0]
 800249e:	e025      	b.n	80024ec <HAL_RCC_OscConfig+0x298>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024a8:	d114      	bne.n	80024d4 <HAL_RCC_OscConfig+0x280>
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a05      	ldr	r2, [pc, #20]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80024b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024b4:	6013      	str	r3, [r2, #0]
 80024b6:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a02      	ldr	r2, [pc, #8]	@ (80024c4 <HAL_RCC_OscConfig+0x270>)
 80024bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c0:	6013      	str	r3, [r2, #0]
 80024c2:	e013      	b.n	80024ec <HAL_RCC_OscConfig+0x298>
 80024c4:	40021000 	.word	0x40021000
 80024c8:	08007e88 	.word	0x08007e88
 80024cc:	20000000 	.word	0x20000000
 80024d0:	20000004 	.word	0x20000004
 80024d4:	4ba0      	ldr	r3, [pc, #640]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a9f      	ldr	r2, [pc, #636]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80024da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	4b9d      	ldr	r3, [pc, #628]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a9c      	ldr	r2, [pc, #624]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80024e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d013      	beq.n	800251c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f4:	f7fe f998 	bl	8000828 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024fc:	f7fe f994 	bl	8000828 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	@ 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e2b4      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800250e:	4b92      	ldr	r3, [pc, #584]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x2a8>
 800251a:	e014      	b.n	8002546 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7fe f984 	bl	8000828 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002524:	f7fe f980 	bl	8000828 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	@ 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e2a0      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002536:	4b88      	ldr	r3, [pc, #544]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0x2d0>
 8002542:	e000      	b.n	8002546 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d060      	beq.n	8002614 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	2b04      	cmp	r3, #4
 8002556:	d005      	beq.n	8002564 <HAL_RCC_OscConfig+0x310>
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	2b0c      	cmp	r3, #12
 800255c:	d119      	bne.n	8002592 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d116      	bne.n	8002592 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002564:	4b7c      	ldr	r3, [pc, #496]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <HAL_RCC_OscConfig+0x328>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e27d      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257c:	4b76      	ldr	r3, [pc, #472]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	061b      	lsls	r3, r3, #24
 800258a:	4973      	ldr	r1, [pc, #460]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800258c:	4313      	orrs	r3, r2
 800258e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002590:	e040      	b.n	8002614 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d023      	beq.n	80025e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800259a:	4b6f      	ldr	r3, [pc, #444]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a6e      	ldr	r2, [pc, #440]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a6:	f7fe f93f 	bl	8000828 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ae:	f7fe f93b 	bl	8000828 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e25b      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c0:	4b65      	ldr	r3, [pc, #404]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025cc:	4b62      	ldr	r3, [pc, #392]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	061b      	lsls	r3, r3, #24
 80025da:	495f      	ldr	r1, [pc, #380]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	e018      	b.n	8002614 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80025e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fe f91b 	bl	8000828 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f6:	f7fe f917 	bl	8000828 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e237      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002608:	4b53      	ldr	r3, [pc, #332]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0308 	and.w	r3, r3, #8
 800261c:	2b00      	cmp	r3, #0
 800261e:	d03c      	beq.n	800269a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d01c      	beq.n	8002662 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002628:	4b4b      	ldr	r3, [pc, #300]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800262a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800262e:	4a4a      	ldr	r2, [pc, #296]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002638:	f7fe f8f6 	bl	8000828 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002640:	f7fe f8f2 	bl	8000828 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e212      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002652:	4b41      	ldr	r3, [pc, #260]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002654:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d0ef      	beq.n	8002640 <HAL_RCC_OscConfig+0x3ec>
 8002660:	e01b      	b.n	800269a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002662:	4b3d      	ldr	r3, [pc, #244]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002664:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002668:	4a3b      	ldr	r2, [pc, #236]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800266a:	f023 0301 	bic.w	r3, r3, #1
 800266e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002672:	f7fe f8d9 	bl	8000828 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800267a:	f7fe f8d5 	bl	8000828 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e1f5      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800268c:	4b32      	ldr	r3, [pc, #200]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800268e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1ef      	bne.n	800267a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 80a6 	beq.w	80027f4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a8:	2300      	movs	r3, #0
 80026aa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80026ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10d      	bne.n	80026d4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b8:	4b27      	ldr	r3, [pc, #156]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80026ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026bc:	4a26      	ldr	r2, [pc, #152]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80026be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026c4:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 80026c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026cc:	60bb      	str	r3, [r7, #8]
 80026ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d0:	2301      	movs	r3, #1
 80026d2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d4:	4b21      	ldr	r3, [pc, #132]	@ (800275c <HAL_RCC_OscConfig+0x508>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d118      	bne.n	8002712 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026e0:	4b1e      	ldr	r3, [pc, #120]	@ (800275c <HAL_RCC_OscConfig+0x508>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a1d      	ldr	r2, [pc, #116]	@ (800275c <HAL_RCC_OscConfig+0x508>)
 80026e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ec:	f7fe f89c 	bl	8000828 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f4:	f7fe f898 	bl	8000828 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e1b8      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002706:	4b15      	ldr	r3, [pc, #84]	@ (800275c <HAL_RCC_OscConfig+0x508>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f0      	beq.n	80026f4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d108      	bne.n	800272c <HAL_RCC_OscConfig+0x4d8>
 800271a:	4b0f      	ldr	r3, [pc, #60]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800271c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002720:	4a0d      	ldr	r2, [pc, #52]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800272a:	e029      	b.n	8002780 <HAL_RCC_OscConfig+0x52c>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b05      	cmp	r3, #5
 8002732:	d115      	bne.n	8002760 <HAL_RCC_OscConfig+0x50c>
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800273c:	f043 0304 	orr.w	r3, r3, #4
 8002740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002744:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800274a:	4a03      	ldr	r2, [pc, #12]	@ (8002758 <HAL_RCC_OscConfig+0x504>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002754:	e014      	b.n	8002780 <HAL_RCC_OscConfig+0x52c>
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000
 800275c:	40007000 	.word	0x40007000
 8002760:	4b9d      	ldr	r3, [pc, #628]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002766:	4a9c      	ldr	r2, [pc, #624]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002768:	f023 0301 	bic.w	r3, r3, #1
 800276c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002770:	4b99      	ldr	r3, [pc, #612]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002776:	4a98      	ldr	r2, [pc, #608]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002778:	f023 0304 	bic.w	r3, r3, #4
 800277c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d016      	beq.n	80027b6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002788:	f7fe f84e 	bl	8000828 <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800278e:	e00a      	b.n	80027a6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002790:	f7fe f84a 	bl	8000828 <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279e:	4293      	cmp	r3, r2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e168      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027a6:	4b8c      	ldr	r3, [pc, #560]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80027a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0ed      	beq.n	8002790 <HAL_RCC_OscConfig+0x53c>
 80027b4:	e015      	b.n	80027e2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b6:	f7fe f837 	bl	8000828 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027bc:	e00a      	b.n	80027d4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027be:	f7fe f833 	bl	8000828 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e151      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027d4:	4b80      	ldr	r3, [pc, #512]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80027d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1ed      	bne.n	80027be <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027e2:	7ffb      	ldrb	r3, [r7, #31]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d105      	bne.n	80027f4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e8:	4b7b      	ldr	r3, [pc, #492]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80027ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ec:	4a7a      	ldr	r2, [pc, #488]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80027ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0320 	and.w	r3, r3, #32
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d03c      	beq.n	800287a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002804:	2b00      	cmp	r3, #0
 8002806:	d01c      	beq.n	8002842 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002808:	4b73      	ldr	r3, [pc, #460]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 800280a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800280e:	4a72      	ldr	r2, [pc, #456]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002818:	f7fe f806 	bl	8000828 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002820:	f7fe f802 	bl	8000828 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e122      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002832:	4b69      	ldr	r3, [pc, #420]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0ef      	beq.n	8002820 <HAL_RCC_OscConfig+0x5cc>
 8002840:	e01b      	b.n	800287a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002842:	4b65      	ldr	r3, [pc, #404]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002844:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002848:	4a63      	ldr	r2, [pc, #396]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 800284a:	f023 0301 	bic.w	r3, r3, #1
 800284e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002852:	f7fd ffe9 	bl	8000828 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002858:	e008      	b.n	800286c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800285a:	f7fd ffe5 	bl	8000828 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d901      	bls.n	800286c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e105      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800286c:	4b5a      	ldr	r3, [pc, #360]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 800286e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1ef      	bne.n	800285a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	2b00      	cmp	r3, #0
 8002880:	f000 80f9 	beq.w	8002a76 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002888:	2b02      	cmp	r3, #2
 800288a:	f040 80cf 	bne.w	8002a2c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800288e:	4b52      	ldr	r3, [pc, #328]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f003 0203 	and.w	r2, r3, #3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800289e:	429a      	cmp	r2, r3
 80028a0:	d12c      	bne.n	80028fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ac:	3b01      	subs	r3, #1
 80028ae:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d123      	bne.n	80028fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028be:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d11b      	bne.n	80028fc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ce:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d113      	bne.n	80028fc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028de:	085b      	lsrs	r3, r3, #1
 80028e0:	3b01      	subs	r3, #1
 80028e2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d109      	bne.n	80028fc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f2:	085b      	lsrs	r3, r3, #1
 80028f4:	3b01      	subs	r3, #1
 80028f6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d071      	beq.n	80029e0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2b0c      	cmp	r3, #12
 8002900:	d068      	beq.n	80029d4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002902:	4b35      	ldr	r3, [pc, #212]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d105      	bne.n	800291a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800290e:	4b32      	ldr	r3, [pc, #200]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0ac      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800291e:	4b2e      	ldr	r3, [pc, #184]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a2d      	ldr	r2, [pc, #180]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002924:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002928:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800292a:	f7fd ff7d 	bl	8000828 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002932:	f7fd ff79 	bl	8000828 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e099      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002944:	4b24      	ldr	r3, [pc, #144]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f0      	bne.n	8002932 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002950:	4b21      	ldr	r3, [pc, #132]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	4b21      	ldr	r3, [pc, #132]	@ (80029dc <HAL_RCC_OscConfig+0x788>)
 8002956:	4013      	ands	r3, r2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002960:	3a01      	subs	r2, #1
 8002962:	0112      	lsls	r2, r2, #4
 8002964:	4311      	orrs	r1, r2
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800296a:	0212      	lsls	r2, r2, #8
 800296c:	4311      	orrs	r1, r2
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002972:	0852      	lsrs	r2, r2, #1
 8002974:	3a01      	subs	r2, #1
 8002976:	0552      	lsls	r2, r2, #21
 8002978:	4311      	orrs	r1, r2
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800297e:	0852      	lsrs	r2, r2, #1
 8002980:	3a01      	subs	r2, #1
 8002982:	0652      	lsls	r2, r2, #25
 8002984:	4311      	orrs	r1, r2
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800298a:	06d2      	lsls	r2, r2, #27
 800298c:	430a      	orrs	r2, r1
 800298e:	4912      	ldr	r1, [pc, #72]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002990:	4313      	orrs	r3, r2
 8002992:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002994:	4b10      	ldr	r3, [pc, #64]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a0f      	ldr	r2, [pc, #60]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 800299a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800299e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029a0:	4b0d      	ldr	r3, [pc, #52]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	4a0c      	ldr	r2, [pc, #48]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80029a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029ac:	f7fd ff3c 	bl	8000828 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fd ff38 	bl	8000828 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e058      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029c6:	4b04      	ldr	r3, [pc, #16]	@ (80029d8 <HAL_RCC_OscConfig+0x784>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0f0      	beq.n	80029b4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029d2:	e050      	b.n	8002a76 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e04f      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
 80029d8:	40021000 	.word	0x40021000
 80029dc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029e0:	4b27      	ldr	r3, [pc, #156]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d144      	bne.n	8002a76 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029ec:	4b24      	ldr	r3, [pc, #144]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a23      	ldr	r2, [pc, #140]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 80029f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029f8:	4b21      	ldr	r3, [pc, #132]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	4a20      	ldr	r2, [pc, #128]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 80029fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a04:	f7fd ff10 	bl	8000828 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a0c:	f7fd ff0c 	bl	8000828 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e02c      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a1e:	4b18      	ldr	r3, [pc, #96]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d0f0      	beq.n	8002a0c <HAL_RCC_OscConfig+0x7b8>
 8002a2a:	e024      	b.n	8002a76 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	d01f      	beq.n	8002a72 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a32:	4b13      	ldr	r3, [pc, #76]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a12      	ldr	r2, [pc, #72]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3e:	f7fd fef3 	bl	8000828 <HAL_GetTick>
 8002a42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a44:	e008      	b.n	8002a58 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a46:	f7fd feef 	bl	8000828 <HAL_GetTick>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e00f      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a58:	4b09      	ldr	r3, [pc, #36]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1f0      	bne.n	8002a46 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a66:	68da      	ldr	r2, [r3, #12]
 8002a68:	4905      	ldr	r1, [pc, #20]	@ (8002a80 <HAL_RCC_OscConfig+0x82c>)
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <HAL_RCC_OscConfig+0x830>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60cb      	str	r3, [r1, #12]
 8002a70:	e001      	b.n	8002a76 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e000      	b.n	8002a78 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3720      	adds	r7, #32
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40021000 	.word	0x40021000
 8002a84:	feeefffc 	.word	0xfeeefffc

08002a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e0e7      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a9c:	4b75      	ldr	r3, [pc, #468]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d910      	bls.n	8002acc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aaa:	4b72      	ldr	r3, [pc, #456]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f023 0207 	bic.w	r2, r3, #7
 8002ab2:	4970      	ldr	r1, [pc, #448]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aba:	4b6e      	ldr	r3, [pc, #440]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	683a      	ldr	r2, [r7, #0]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d001      	beq.n	8002acc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0cf      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d010      	beq.n	8002afa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	4b66      	ldr	r3, [pc, #408]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d908      	bls.n	8002afa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae8:	4b63      	ldr	r3, [pc, #396]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	4960      	ldr	r1, [pc, #384]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d04c      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d107      	bne.n	8002b1e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d121      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e0a6      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b26:	4b54      	ldr	r3, [pc, #336]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d115      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e09a      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d109      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e08e      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e086      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b5e:	4b46      	ldr	r3, [pc, #280]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f023 0203 	bic.w	r2, r3, #3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	4943      	ldr	r1, [pc, #268]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b70:	f7fd fe5a 	bl	8000828 <HAL_GetTick>
 8002b74:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b76:	e00a      	b.n	8002b8e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b78:	f7fd fe56 	bl	8000828 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e06e      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 020c 	and.w	r2, r3, #12
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d1eb      	bne.n	8002b78 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d010      	beq.n	8002bce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	4b31      	ldr	r3, [pc, #196]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d208      	bcs.n	8002bce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bbc:	4b2e      	ldr	r3, [pc, #184]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	492b      	ldr	r1, [pc, #172]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bce:	4b29      	ldr	r3, [pc, #164]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d210      	bcs.n	8002bfe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bdc:	4b25      	ldr	r3, [pc, #148]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f023 0207 	bic.w	r2, r3, #7
 8002be4:	4923      	ldr	r1, [pc, #140]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bec:	4b21      	ldr	r3, [pc, #132]	@ (8002c74 <HAL_RCC_ClockConfig+0x1ec>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d001      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e036      	b.n	8002c6c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0304 	and.w	r3, r3, #4
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d008      	beq.n	8002c1c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	4918      	ldr	r1, [pc, #96]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d009      	beq.n	8002c3c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c28:	4b13      	ldr	r3, [pc, #76]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	4910      	ldr	r1, [pc, #64]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c3c:	f000 f824 	bl	8002c88 <HAL_RCC_GetSysClockFreq>
 8002c40:	4602      	mov	r2, r0
 8002c42:	4b0d      	ldr	r3, [pc, #52]	@ (8002c78 <HAL_RCC_ClockConfig+0x1f0>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	490b      	ldr	r1, [pc, #44]	@ (8002c7c <HAL_RCC_ClockConfig+0x1f4>)
 8002c4e:	5ccb      	ldrb	r3, [r1, r3]
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	fa22 f303 	lsr.w	r3, r2, r3
 8002c58:	4a09      	ldr	r2, [pc, #36]	@ (8002c80 <HAL_RCC_ClockConfig+0x1f8>)
 8002c5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c5c:	4b09      	ldr	r3, [pc, #36]	@ (8002c84 <HAL_RCC_ClockConfig+0x1fc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fd91 	bl	8000788 <HAL_InitTick>
 8002c66:	4603      	mov	r3, r0
 8002c68:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c6a:	7afb      	ldrb	r3, [r7, #11]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40022000 	.word	0x40022000
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	08007e88 	.word	0x08007e88
 8002c80:	20000000 	.word	0x20000000
 8002c84:	20000004 	.word	0x20000004

08002c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b089      	sub	sp, #36	@ 0x24
 8002c8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	2300      	movs	r3, #0
 8002c94:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c96:	4b3e      	ldr	r3, [pc, #248]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	f003 030c 	and.w	r3, r3, #12
 8002c9e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	f003 0303 	and.w	r3, r3, #3
 8002ca8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d005      	beq.n	8002cbc <HAL_RCC_GetSysClockFreq+0x34>
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	2b0c      	cmp	r3, #12
 8002cb4:	d121      	bne.n	8002cfa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d11e      	bne.n	8002cfa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cbc:	4b34      	ldr	r3, [pc, #208]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cc8:	4b31      	ldr	r3, [pc, #196]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cce:	0a1b      	lsrs	r3, r3, #8
 8002cd0:	f003 030f 	and.w	r3, r3, #15
 8002cd4:	61fb      	str	r3, [r7, #28]
 8002cd6:	e005      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	091b      	lsrs	r3, r3, #4
 8002cde:	f003 030f 	and.w	r3, r3, #15
 8002ce2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ce4:	4a2b      	ldr	r2, [pc, #172]	@ (8002d94 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10d      	bne.n	8002d10 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cf8:	e00a      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d102      	bne.n	8002d06 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d00:	4b25      	ldr	r3, [pc, #148]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	e004      	b.n	8002d10 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d0c:	4b23      	ldr	r3, [pc, #140]	@ (8002d9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002d0e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	2b0c      	cmp	r3, #12
 8002d14:	d134      	bne.n	8002d80 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d16:	4b1e      	ldr	r3, [pc, #120]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f003 0303 	and.w	r3, r3, #3
 8002d1e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d003      	beq.n	8002d2e <HAL_RCC_GetSysClockFreq+0xa6>
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d003      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0xac>
 8002d2c:	e005      	b.n	8002d3a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002d98 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d30:	617b      	str	r3, [r7, #20]
      break;
 8002d32:	e005      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d34:	4b19      	ldr	r3, [pc, #100]	@ (8002d9c <HAL_RCC_GetSysClockFreq+0x114>)
 8002d36:	617b      	str	r3, [r7, #20]
      break;
 8002d38:	e002      	b.n	8002d40 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	617b      	str	r3, [r7, #20]
      break;
 8002d3e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d40:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	f003 0307 	and.w	r3, r3, #7
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d4e:	4b10      	ldr	r3, [pc, #64]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	fb03 f202 	mul.w	r2, r3, r2
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d64:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d66:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	0e5b      	lsrs	r3, r3, #25
 8002d6c:	f003 0303 	and.w	r3, r3, #3
 8002d70:	3301      	adds	r3, #1
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d80:	69bb      	ldr	r3, [r7, #24]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3724      	adds	r7, #36	@ 0x24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	40021000 	.word	0x40021000
 8002d94:	08007e98 	.word	0x08007e98
 8002d98:	00f42400 	.word	0x00f42400
 8002d9c:	007a1200 	.word	0x007a1200

08002da0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002da4:	4b03      	ldr	r3, [pc, #12]	@ (8002db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002da6:	681b      	ldr	r3, [r3, #0]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	20000000 	.word	0x20000000

08002db8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002dd0:	f7ff f9bc 	bl	800214c <HAL_PWREx_GetVoltageRange>
 8002dd4:	6178      	str	r0, [r7, #20]
 8002dd6:	e014      	b.n	8002e02 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	4b25      	ldr	r3, [pc, #148]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ddc:	4a24      	ldr	r2, [pc, #144]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002de4:	4b22      	ldr	r3, [pc, #136]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002df0:	f7ff f9ac 	bl	800214c <HAL_PWREx_GetVoltageRange>
 8002df4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002df6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8002e70 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e00:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e08:	d10b      	bne.n	8002e22 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2b80      	cmp	r3, #128	@ 0x80
 8002e0e:	d919      	bls.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e14:	d902      	bls.n	8002e1c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e16:	2302      	movs	r3, #2
 8002e18:	613b      	str	r3, [r7, #16]
 8002e1a:	e013      	b.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	e010      	b.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b80      	cmp	r3, #128	@ 0x80
 8002e26:	d902      	bls.n	8002e2e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e28:	2303      	movs	r3, #3
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	e00a      	b.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b80      	cmp	r3, #128	@ 0x80
 8002e32:	d102      	bne.n	8002e3a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e34:	2302      	movs	r3, #2
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	e004      	b.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b70      	cmp	r3, #112	@ 0x70
 8002e3e:	d101      	bne.n	8002e44 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e40:	2301      	movs	r3, #1
 8002e42:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e44:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f023 0207 	bic.w	r2, r3, #7
 8002e4c:	4909      	ldr	r1, [pc, #36]	@ (8002e74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e54:	4b07      	ldr	r3, [pc, #28]	@ (8002e74 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d001      	beq.n	8002e66 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3718      	adds	r7, #24
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021000 	.word	0x40021000
 8002e74:	40022000 	.word	0x40022000

08002e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e80:	2300      	movs	r3, #0
 8002e82:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e84:	2300      	movs	r3, #0
 8002e86:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d041      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e98:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e9c:	d02a      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e9e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ea2:	d824      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ea4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ea8:	d008      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002eaa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002eae:	d81e      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002eb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eb8:	d010      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002eba:	e018      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ebc:	4b86      	ldr	r3, [pc, #536]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4a85      	ldr	r2, [pc, #532]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ec8:	e015      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 fadd 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002eda:	e00c      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3320      	adds	r3, #32
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 fbc6 	bl	8003674 <RCCEx_PLLSAI2_Config>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002eec:	e003      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	74fb      	strb	r3, [r7, #19]
      break;
 8002ef2:	e000      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ef6:	7cfb      	ldrb	r3, [r7, #19]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10b      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002efc:	4b76      	ldr	r3, [pc, #472]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f02:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f0a:	4973      	ldr	r1, [pc, #460]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f12:	e001      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f14:	7cfb      	ldrb	r3, [r7, #19]
 8002f16:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d041      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f2c:	d02a      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f2e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f32:	d824      	bhi.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f38:	d008      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f3a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f3e:	d81e      	bhi.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00a      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f48:	d010      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f4a:	e018      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f4c:	4b62      	ldr	r3, [pc, #392]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	4a61      	ldr	r2, [pc, #388]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f56:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f58:	e015      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2100      	movs	r1, #0
 8002f60:	4618      	mov	r0, r3
 8002f62:	f000 fa95 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f6a:	e00c      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3320      	adds	r3, #32
 8002f70:	2100      	movs	r1, #0
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fb7e 	bl	8003674 <RCCEx_PLLSAI2_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f7c:	e003      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	74fb      	strb	r3, [r7, #19]
      break;
 8002f82:	e000      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f86:	7cfb      	ldrb	r3, [r7, #19]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10b      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f8c:	4b52      	ldr	r3, [pc, #328]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f92:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f9a:	494f      	ldr	r1, [pc, #316]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002fa2:	e001      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa4:	7cfb      	ldrb	r3, [r7, #19]
 8002fa6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f000 80a0 	beq.w	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002fba:	4b47      	ldr	r3, [pc, #284]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00d      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fd0:	4b41      	ldr	r3, [pc, #260]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd4:	4a40      	ldr	r2, [pc, #256]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fdc:	4b3e      	ldr	r3, [pc, #248]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fec:	4b3b      	ldr	r3, [pc, #236]	@ (80030dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a3a      	ldr	r2, [pc, #232]	@ (80030dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ff8:	f7fd fc16 	bl	8000828 <HAL_GetTick>
 8002ffc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ffe:	e009      	b.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003000:	f7fd fc12 	bl	8000828 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d902      	bls.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	74fb      	strb	r3, [r7, #19]
        break;
 8003012:	e005      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003014:	4b31      	ldr	r3, [pc, #196]	@ (80030dc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0ef      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003020:	7cfb      	ldrb	r3, [r7, #19]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d15c      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003026:	4b2c      	ldr	r3, [pc, #176]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003030:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d01f      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	429a      	cmp	r2, r3
 8003042:	d019      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003044:	4b24      	ldr	r3, [pc, #144]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800304e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003050:	4b21      	ldr	r3, [pc, #132]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003056:	4a20      	ldr	r2, [pc, #128]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800305c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003060:	4b1d      	ldr	r3, [pc, #116]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003066:	4a1c      	ldr	r2, [pc, #112]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800306c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003070:	4a19      	ldr	r2, [pc, #100]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d016      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003082:	f7fd fbd1 	bl	8000828 <HAL_GetTick>
 8003086:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003088:	e00b      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308a:	f7fd fbcd 	bl	8000828 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003098:	4293      	cmp	r3, r2
 800309a:	d902      	bls.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	74fb      	strb	r3, [r7, #19]
            break;
 80030a0:	e006      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030a2:	4b0d      	ldr	r3, [pc, #52]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0ec      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030b0:	7cfb      	ldrb	r3, [r7, #19]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030b6:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c6:	4904      	ldr	r1, [pc, #16]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030ce:	e009      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030d0:	7cfb      	ldrb	r3, [r7, #19]
 80030d2:	74bb      	strb	r3, [r7, #18]
 80030d4:	e006      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80030d6:	bf00      	nop
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e0:	7cfb      	ldrb	r3, [r7, #19]
 80030e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030e4:	7c7b      	ldrb	r3, [r7, #17]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d105      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ea:	4ba6      	ldr	r3, [pc, #664]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ee:	4aa5      	ldr	r2, [pc, #660]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030f4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00a      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003102:	4ba0      	ldr	r3, [pc, #640]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003108:	f023 0203 	bic.w	r2, r3, #3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003110:	499c      	ldr	r1, [pc, #624]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003112:	4313      	orrs	r3, r2
 8003114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003124:	4b97      	ldr	r3, [pc, #604]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	f023 020c 	bic.w	r2, r3, #12
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003132:	4994      	ldr	r1, [pc, #592]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0304 	and.w	r3, r3, #4
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003146:	4b8f      	ldr	r3, [pc, #572]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003154:	498b      	ldr	r1, [pc, #556]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003168:	4b86      	ldr	r3, [pc, #536]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003176:	4983      	ldr	r1, [pc, #524]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800318a:	4b7e      	ldr	r3, [pc, #504]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003190:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003198:	497a      	ldr	r1, [pc, #488]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0320 	and.w	r3, r3, #32
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031ac:	4b75      	ldr	r3, [pc, #468]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ba:	4972      	ldr	r1, [pc, #456]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031dc:	4969      	ldr	r1, [pc, #420]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031f0:	4b64      	ldr	r3, [pc, #400]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031fe:	4961      	ldr	r1, [pc, #388]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003212:	4b5c      	ldr	r3, [pc, #368]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003218:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003220:	4958      	ldr	r1, [pc, #352]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003234:	4b53      	ldr	r3, [pc, #332]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003242:	4950      	ldr	r1, [pc, #320]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003256:	4b4b      	ldr	r3, [pc, #300]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003264:	4947      	ldr	r1, [pc, #284]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00a      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003278:	4b42      	ldr	r3, [pc, #264]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800327a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800327e:	f023 0203 	bic.w	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	493f      	ldr	r1, [pc, #252]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d028      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800329a:	4b3a      	ldr	r3, [pc, #232]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a8:	4936      	ldr	r1, [pc, #216]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032b8:	d106      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ba:	4b32      	ldr	r3, [pc, #200]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	4a31      	ldr	r2, [pc, #196]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032c4:	60d3      	str	r3, [r2, #12]
 80032c6:	e011      	b.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 f8d9 	bl	8003490 <RCCEx_PLLSAI1_Config>
 80032de:	4603      	mov	r3, r0
 80032e0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80032e8:	7cfb      	ldrb	r3, [r7, #19]
 80032ea:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d028      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032f8:	4b22      	ldr	r3, [pc, #136]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003306:	491f      	ldr	r1, [pc, #124]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003312:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003316:	d106      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003318:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	4a19      	ldr	r2, [pc, #100]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800331e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003322:	60d3      	str	r3, [r2, #12]
 8003324:	e011      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800332a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800332e:	d10c      	bne.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	3304      	adds	r3, #4
 8003334:	2101      	movs	r1, #1
 8003336:	4618      	mov	r0, r3
 8003338:	f000 f8aa 	bl	8003490 <RCCEx_PLLSAI1_Config>
 800333c:	4603      	mov	r3, r0
 800333e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003340:	7cfb      	ldrb	r3, [r7, #19]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003346:	7cfb      	ldrb	r3, [r7, #19]
 8003348:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d02a      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003356:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003364:	4907      	ldr	r1, [pc, #28]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003370:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003374:	d108      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003376:	4b03      	ldr	r3, [pc, #12]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	4a02      	ldr	r2, [pc, #8]	@ (8003384 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800337c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003380:	60d3      	str	r3, [r2, #12]
 8003382:	e013      	b.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003384:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800338c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003390:	d10c      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3304      	adds	r3, #4
 8003396:	2101      	movs	r1, #1
 8003398:	4618      	mov	r0, r3
 800339a:	f000 f879 	bl	8003490 <RCCEx_PLLSAI1_Config>
 800339e:	4603      	mov	r3, r0
 80033a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033a2:	7cfb      	ldrb	r3, [r7, #19]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d001      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80033a8:	7cfb      	ldrb	r3, [r7, #19]
 80033aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d02f      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033b8:	4b2c      	ldr	r3, [pc, #176]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80033ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033c6:	4929      	ldr	r1, [pc, #164]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033d6:	d10d      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	3304      	adds	r3, #4
 80033dc:	2102      	movs	r1, #2
 80033de:	4618      	mov	r0, r3
 80033e0:	f000 f856 	bl	8003490 <RCCEx_PLLSAI1_Config>
 80033e4:	4603      	mov	r3, r0
 80033e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033e8:	7cfb      	ldrb	r3, [r7, #19]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d014      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80033ee:	7cfb      	ldrb	r3, [r7, #19]
 80033f0:	74bb      	strb	r3, [r7, #18]
 80033f2:	e011      	b.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033fc:	d10c      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	3320      	adds	r3, #32
 8003402:	2102      	movs	r1, #2
 8003404:	4618      	mov	r0, r3
 8003406:	f000 f935 	bl	8003674 <RCCEx_PLLSAI2_Config>
 800340a:	4603      	mov	r3, r0
 800340c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800340e:	7cfb      	ldrb	r3, [r7, #19]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003414:	7cfb      	ldrb	r3, [r7, #19]
 8003416:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00b      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003424:	4b11      	ldr	r3, [pc, #68]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800342a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003434:	490d      	ldr	r1, [pc, #52]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003436:	4313      	orrs	r3, r2
 8003438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00b      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003448:	4b08      	ldr	r3, [pc, #32]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800344a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003458:	4904      	ldr	r1, [pc, #16]	@ (800346c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003460:	7cbb      	ldrb	r3, [r7, #18]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40021000 	.word	0x40021000

08003470 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a04      	ldr	r2, [pc, #16]	@ (800348c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800347a:	f043 0304 	orr.w	r3, r3, #4
 800347e:	6013      	str	r3, [r2, #0]
}
 8003480:	bf00      	nop
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40021000 	.word	0x40021000

08003490 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800349a:	2300      	movs	r3, #0
 800349c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800349e:	4b74      	ldr	r3, [pc, #464]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d018      	beq.n	80034dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80034aa:	4b71      	ldr	r3, [pc, #452]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f003 0203 	and.w	r2, r3, #3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d10d      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
       ||
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034c2:	4b6b      	ldr	r3, [pc, #428]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
       ||
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d047      	beq.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	73fb      	strb	r3, [r7, #15]
 80034da:	e044      	b.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b03      	cmp	r3, #3
 80034e2:	d018      	beq.n	8003516 <RCCEx_PLLSAI1_Config+0x86>
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d825      	bhi.n	8003534 <RCCEx_PLLSAI1_Config+0xa4>
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d002      	beq.n	80034f2 <RCCEx_PLLSAI1_Config+0x62>
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d009      	beq.n	8003504 <RCCEx_PLLSAI1_Config+0x74>
 80034f0:	e020      	b.n	8003534 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d11d      	bne.n	800353a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003502:	e01a      	b.n	800353a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003504:	4b5a      	ldr	r3, [pc, #360]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800350c:	2b00      	cmp	r3, #0
 800350e:	d116      	bne.n	800353e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003514:	e013      	b.n	800353e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003516:	4b56      	ldr	r3, [pc, #344]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10f      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003522:	4b53      	ldr	r3, [pc, #332]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003532:	e006      	b.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
      break;
 8003538:	e004      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800353a:	bf00      	nop
 800353c:	e002      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800353e:	bf00      	nop
 8003540:	e000      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003542:	bf00      	nop
    }

    if(status == HAL_OK)
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10d      	bne.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800354a:	4b49      	ldr	r3, [pc, #292]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	3b01      	subs	r3, #1
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	430b      	orrs	r3, r1
 8003560:	4943      	ldr	r1, [pc, #268]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003562:	4313      	orrs	r3, r2
 8003564:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d17c      	bne.n	8003666 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800356c:	4b40      	ldr	r3, [pc, #256]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a3f      	ldr	r2, [pc, #252]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003576:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003578:	f7fd f956 	bl	8000828 <HAL_GetTick>
 800357c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800357e:	e009      	b.n	8003594 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003580:	f7fd f952 	bl	8000828 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d902      	bls.n	8003594 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	73fb      	strb	r3, [r7, #15]
        break;
 8003592:	e005      	b.n	80035a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003594:	4b36      	ldr	r3, [pc, #216]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1ef      	bne.n	8003580 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d15f      	bne.n	8003666 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d110      	bne.n	80035ce <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035ac:	4b30      	ldr	r3, [pc, #192]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80035b4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6892      	ldr	r2, [r2, #8]
 80035bc:	0211      	lsls	r1, r2, #8
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	06d2      	lsls	r2, r2, #27
 80035c4:	430a      	orrs	r2, r1
 80035c6:	492a      	ldr	r1, [pc, #168]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035c8:	4313      	orrs	r3, r2
 80035ca:	610b      	str	r3, [r1, #16]
 80035cc:	e027      	b.n	800361e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d112      	bne.n	80035fa <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035d4:	4b26      	ldr	r3, [pc, #152]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80035dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6892      	ldr	r2, [r2, #8]
 80035e4:	0211      	lsls	r1, r2, #8
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	6912      	ldr	r2, [r2, #16]
 80035ea:	0852      	lsrs	r2, r2, #1
 80035ec:	3a01      	subs	r2, #1
 80035ee:	0552      	lsls	r2, r2, #21
 80035f0:	430a      	orrs	r2, r1
 80035f2:	491f      	ldr	r1, [pc, #124]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	610b      	str	r3, [r1, #16]
 80035f8:	e011      	b.n	800361e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003602:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6892      	ldr	r2, [r2, #8]
 800360a:	0211      	lsls	r1, r2, #8
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	6952      	ldr	r2, [r2, #20]
 8003610:	0852      	lsrs	r2, r2, #1
 8003612:	3a01      	subs	r2, #1
 8003614:	0652      	lsls	r2, r2, #25
 8003616:	430a      	orrs	r2, r1
 8003618:	4915      	ldr	r1, [pc, #84]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 800361a:	4313      	orrs	r3, r2
 800361c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800361e:	4b14      	ldr	r3, [pc, #80]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a13      	ldr	r2, [pc, #76]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003624:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003628:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362a:	f7fd f8fd 	bl	8000828 <HAL_GetTick>
 800362e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003630:	e009      	b.n	8003646 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003632:	f7fd f8f9 	bl	8000828 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d902      	bls.n	8003646 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	73fb      	strb	r3, [r7, #15]
          break;
 8003644:	e005      	b.n	8003652 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003646:	4b0a      	ldr	r3, [pc, #40]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0ef      	beq.n	8003632 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003652:	7bfb      	ldrb	r3, [r7, #15]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d106      	bne.n	8003666 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003658:	4b05      	ldr	r3, [pc, #20]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 800365a:	691a      	ldr	r2, [r3, #16]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	4903      	ldr	r1, [pc, #12]	@ (8003670 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003662:	4313      	orrs	r3, r2
 8003664:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003666:	7bfb      	ldrb	r3, [r7, #15]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000

08003674 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800367e:	2300      	movs	r3, #0
 8003680:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003682:	4b69      	ldr	r3, [pc, #420]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d018      	beq.n	80036c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800368e:	4b66      	ldr	r3, [pc, #408]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f003 0203 	and.w	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d10d      	bne.n	80036ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
       ||
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d009      	beq.n	80036ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80036a6:	4b60      	ldr	r3, [pc, #384]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	091b      	lsrs	r3, r3, #4
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
       ||
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d047      	beq.n	800374a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	73fb      	strb	r3, [r7, #15]
 80036be:	e044      	b.n	800374a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d018      	beq.n	80036fa <RCCEx_PLLSAI2_Config+0x86>
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d825      	bhi.n	8003718 <RCCEx_PLLSAI2_Config+0xa4>
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d002      	beq.n	80036d6 <RCCEx_PLLSAI2_Config+0x62>
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d009      	beq.n	80036e8 <RCCEx_PLLSAI2_Config+0x74>
 80036d4:	e020      	b.n	8003718 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036d6:	4b54      	ldr	r3, [pc, #336]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0302 	and.w	r3, r3, #2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11d      	bne.n	800371e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036e6:	e01a      	b.n	800371e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036e8:	4b4f      	ldr	r3, [pc, #316]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d116      	bne.n	8003722 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036f8:	e013      	b.n	8003722 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10f      	bne.n	8003726 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003706:	4b48      	ldr	r3, [pc, #288]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d109      	bne.n	8003726 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003716:	e006      	b.n	8003726 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	73fb      	strb	r3, [r7, #15]
      break;
 800371c:	e004      	b.n	8003728 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800371e:	bf00      	nop
 8003720:	e002      	b.n	8003728 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003722:	bf00      	nop
 8003724:	e000      	b.n	8003728 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003726:	bf00      	nop
    }

    if(status == HAL_OK)
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10d      	bne.n	800374a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800372e:	4b3e      	ldr	r3, [pc, #248]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6819      	ldr	r1, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	3b01      	subs	r3, #1
 8003740:	011b      	lsls	r3, r3, #4
 8003742:	430b      	orrs	r3, r1
 8003744:	4938      	ldr	r1, [pc, #224]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003746:	4313      	orrs	r3, r2
 8003748:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d166      	bne.n	800381e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003750:	4b35      	ldr	r3, [pc, #212]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a34      	ldr	r2, [pc, #208]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003756:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800375a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800375c:	f7fd f864 	bl	8000828 <HAL_GetTick>
 8003760:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003762:	e009      	b.n	8003778 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003764:	f7fd f860 	bl	8000828 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d902      	bls.n	8003778 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	73fb      	strb	r3, [r7, #15]
        break;
 8003776:	e005      	b.n	8003784 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003778:	4b2b      	ldr	r3, [pc, #172]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1ef      	bne.n	8003764 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d149      	bne.n	800381e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d110      	bne.n	80037b2 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003790:	4b25      	ldr	r3, [pc, #148]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003798:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6892      	ldr	r2, [r2, #8]
 80037a0:	0211      	lsls	r1, r2, #8
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68d2      	ldr	r2, [r2, #12]
 80037a6:	06d2      	lsls	r2, r2, #27
 80037a8:	430a      	orrs	r2, r1
 80037aa:	491f      	ldr	r1, [pc, #124]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	614b      	str	r3, [r1, #20]
 80037b0:	e011      	b.n	80037d6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037ba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6892      	ldr	r2, [r2, #8]
 80037c2:	0211      	lsls	r1, r2, #8
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6912      	ldr	r2, [r2, #16]
 80037c8:	0852      	lsrs	r2, r2, #1
 80037ca:	3a01      	subs	r2, #1
 80037cc:	0652      	lsls	r2, r2, #25
 80037ce:	430a      	orrs	r2, r1
 80037d0:	4915      	ldr	r1, [pc, #84]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037d6:	4b14      	ldr	r3, [pc, #80]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a13      	ldr	r2, [pc, #76]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e2:	f7fd f821 	bl	8000828 <HAL_GetTick>
 80037e6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037e8:	e009      	b.n	80037fe <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037ea:	f7fd f81d 	bl	8000828 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d902      	bls.n	80037fe <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	73fb      	strb	r3, [r7, #15]
          break;
 80037fc:	e005      	b.n	800380a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d0ef      	beq.n	80037ea <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003810:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003812:	695a      	ldr	r2, [r3, #20]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	4903      	ldr	r1, [pc, #12]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1b4>)
 800381a:	4313      	orrs	r3, r2
 800381c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40021000 	.word	0x40021000

0800382c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800382c:	b084      	sub	sp, #16
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	f107 001c 	add.w	r0, r7, #28
 800383a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f001 fa26 	bl	8004c9c <USB_CoreReset>
 8003850:	4603      	mov	r3, r0
 8003852:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003854:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003858:	2b00      	cmp	r3, #0
 800385a:	d106      	bne.n	800386a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003860:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	639a      	str	r2, [r3, #56]	@ 0x38
 8003868:	e005      	b.n	8003876 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8003876:	7bfb      	ldrb	r3, [r7, #15]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003882:	b004      	add	sp, #16
 8003884:	4770      	bx	lr
	...

08003888 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003888:	b480      	push	{r7}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	4613      	mov	r3, r2
 8003894:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	2b02      	cmp	r3, #2
 800389a:	d165      	bne.n	8003968 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	4a3e      	ldr	r2, [pc, #248]	@ (8003998 <USB_SetTurnaroundTime+0x110>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d906      	bls.n	80038b2 <USB_SetTurnaroundTime+0x2a>
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	4a3d      	ldr	r2, [pc, #244]	@ (800399c <USB_SetTurnaroundTime+0x114>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d202      	bcs.n	80038b2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80038ac:	230f      	movs	r3, #15
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	e05c      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	4a39      	ldr	r2, [pc, #228]	@ (800399c <USB_SetTurnaroundTime+0x114>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d306      	bcc.n	80038c8 <USB_SetTurnaroundTime+0x40>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4a38      	ldr	r2, [pc, #224]	@ (80039a0 <USB_SetTurnaroundTime+0x118>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d202      	bcs.n	80038c8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80038c2:	230e      	movs	r3, #14
 80038c4:	617b      	str	r3, [r7, #20]
 80038c6:	e051      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4a35      	ldr	r2, [pc, #212]	@ (80039a0 <USB_SetTurnaroundTime+0x118>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d306      	bcc.n	80038de <USB_SetTurnaroundTime+0x56>
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	4a34      	ldr	r2, [pc, #208]	@ (80039a4 <USB_SetTurnaroundTime+0x11c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d202      	bcs.n	80038de <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80038d8:	230d      	movs	r3, #13
 80038da:	617b      	str	r3, [r7, #20]
 80038dc:	e046      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	4a30      	ldr	r2, [pc, #192]	@ (80039a4 <USB_SetTurnaroundTime+0x11c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d306      	bcc.n	80038f4 <USB_SetTurnaroundTime+0x6c>
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	4a2f      	ldr	r2, [pc, #188]	@ (80039a8 <USB_SetTurnaroundTime+0x120>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d802      	bhi.n	80038f4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80038ee:	230c      	movs	r3, #12
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	e03b      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	4a2c      	ldr	r2, [pc, #176]	@ (80039a8 <USB_SetTurnaroundTime+0x120>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d906      	bls.n	800390a <USB_SetTurnaroundTime+0x82>
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4a2b      	ldr	r2, [pc, #172]	@ (80039ac <USB_SetTurnaroundTime+0x124>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d802      	bhi.n	800390a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003904:	230b      	movs	r3, #11
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	e030      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	4a27      	ldr	r2, [pc, #156]	@ (80039ac <USB_SetTurnaroundTime+0x124>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d906      	bls.n	8003920 <USB_SetTurnaroundTime+0x98>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4a26      	ldr	r2, [pc, #152]	@ (80039b0 <USB_SetTurnaroundTime+0x128>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d802      	bhi.n	8003920 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800391a:	230a      	movs	r3, #10
 800391c:	617b      	str	r3, [r7, #20]
 800391e:	e025      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	4a23      	ldr	r2, [pc, #140]	@ (80039b0 <USB_SetTurnaroundTime+0x128>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d906      	bls.n	8003936 <USB_SetTurnaroundTime+0xae>
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	4a22      	ldr	r2, [pc, #136]	@ (80039b4 <USB_SetTurnaroundTime+0x12c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d202      	bcs.n	8003936 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003930:	2309      	movs	r3, #9
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e01a      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	4a1e      	ldr	r2, [pc, #120]	@ (80039b4 <USB_SetTurnaroundTime+0x12c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d306      	bcc.n	800394c <USB_SetTurnaroundTime+0xc4>
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	4a1d      	ldr	r2, [pc, #116]	@ (80039b8 <USB_SetTurnaroundTime+0x130>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d802      	bhi.n	800394c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003946:	2308      	movs	r3, #8
 8003948:	617b      	str	r3, [r7, #20]
 800394a:	e00f      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	4a1a      	ldr	r2, [pc, #104]	@ (80039b8 <USB_SetTurnaroundTime+0x130>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d906      	bls.n	8003962 <USB_SetTurnaroundTime+0xda>
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	4a19      	ldr	r2, [pc, #100]	@ (80039bc <USB_SetTurnaroundTime+0x134>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d202      	bcs.n	8003962 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800395c:	2307      	movs	r3, #7
 800395e:	617b      	str	r3, [r7, #20]
 8003960:	e004      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003962:	2306      	movs	r3, #6
 8003964:	617b      	str	r3, [r7, #20]
 8003966:	e001      	b.n	800396c <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003968:	2309      	movs	r3, #9
 800396a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	029b      	lsls	r3, r3, #10
 8003980:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003984:	431a      	orrs	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	371c      	adds	r7, #28
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	00d8acbf 	.word	0x00d8acbf
 800399c:	00e4e1c0 	.word	0x00e4e1c0
 80039a0:	00f42400 	.word	0x00f42400
 80039a4:	01067380 	.word	0x01067380
 80039a8:	011a499f 	.word	0x011a499f
 80039ac:	01312cff 	.word	0x01312cff
 80039b0:	014ca43f 	.word	0x014ca43f
 80039b4:	016e3600 	.word	0x016e3600
 80039b8:	01a6ab1f 	.word	0x01a6ab1f
 80039bc:	01e84800 	.word	0x01e84800

080039c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f023 0201 	bic.w	r2, r3, #1
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d115      	bne.n	8003a52 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a32:	200a      	movs	r0, #10
 8003a34:	f7fc ff04 	bl	8000840 <HAL_Delay>
      ms += 10U;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	330a      	adds	r3, #10
 8003a3c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f001 f8b3 	bl	8004baa <USB_GetMode>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d01e      	beq.n	8003a88 <USB_SetCurrentMode+0x84>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2bc7      	cmp	r3, #199	@ 0xc7
 8003a4e:	d9f0      	bls.n	8003a32 <USB_SetCurrentMode+0x2e>
 8003a50:	e01a      	b.n	8003a88 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003a52:	78fb      	ldrb	r3, [r7, #3]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d115      	bne.n	8003a84 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a64:	200a      	movs	r0, #10
 8003a66:	f7fc feeb 	bl	8000840 <HAL_Delay>
      ms += 10U;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	330a      	adds	r3, #10
 8003a6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f001 f89a 	bl	8004baa <USB_GetMode>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d005      	beq.n	8003a88 <USB_SetCurrentMode+0x84>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2bc7      	cmp	r3, #199	@ 0xc7
 8003a80:	d9f0      	bls.n	8003a64 <USB_SetCurrentMode+0x60>
 8003a82:	e001      	b.n	8003a88 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e005      	b.n	8003a94 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2bc8      	cmp	r3, #200	@ 0xc8
 8003a8c:	d101      	bne.n	8003a92 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e000      	b.n	8003a94 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b086      	sub	sp, #24
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
 8003aa6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003aaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	613b      	str	r3, [r7, #16]
 8003aba:	e009      	b.n	8003ad0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	3340      	adds	r3, #64	@ 0x40
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	3301      	adds	r3, #1
 8003ace:	613b      	str	r3, [r7, #16]
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	2b0e      	cmp	r3, #14
 8003ad4:	d9f2      	bls.n	8003abc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003ad6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d11c      	bne.n	8003b18 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003aec:	f043 0302 	orr.w	r3, r3, #2
 8003af0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	601a      	str	r2, [r3, #0]
 8003b16:	e005      	b.n	8003b24 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003b30:	2103      	movs	r1, #3
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f95a 	bl	8003dec <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003b38:	2110      	movs	r1, #16
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f8f6 	bl	8003d2c <USB_FlushTxFifo>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f920 	bl	8003d90 <USB_FlushRxFifo>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b60:	461a      	mov	r2, r3
 8003b62:	2300      	movs	r3, #0
 8003b64:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	2300      	movs	r3, #0
 8003b70:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b7e:	2300      	movs	r3, #0
 8003b80:	613b      	str	r3, [r7, #16]
 8003b82:	e043      	b.n	8003c0c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	015a      	lsls	r2, r3, #5
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b9a:	d118      	bne.n	8003bce <USB_DevInit+0x132>
    {
      if (i == 0U)
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10a      	bne.n	8003bb8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	015a      	lsls	r2, r3, #5
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bae:	461a      	mov	r2, r3
 8003bb0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e013      	b.n	8003be0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	015a      	lsls	r2, r3, #5
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	e008      	b.n	8003be0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	015a      	lsls	r2, r3, #5
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bda:	461a      	mov	r2, r3
 8003bdc:	2300      	movs	r3, #0
 8003bde:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	015a      	lsls	r2, r3, #5
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4413      	add	r3, r2
 8003be8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bec:	461a      	mov	r2, r3
 8003bee:	2300      	movs	r3, #0
 8003bf0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	015a      	lsls	r2, r3, #5
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003c10:	461a      	mov	r2, r3
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d3b5      	bcc.n	8003b84 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c18:	2300      	movs	r3, #0
 8003c1a:	613b      	str	r3, [r7, #16]
 8003c1c:	e043      	b.n	8003ca6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c34:	d118      	bne.n	8003c68 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10a      	bne.n	8003c52 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003c4e:	6013      	str	r3, [r2, #0]
 8003c50:	e013      	b.n	8003c7a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c5e:	461a      	mov	r2, r3
 8003c60:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	e008      	b.n	8003c7a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	015a      	lsls	r2, r3, #5
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	4413      	add	r3, r2
 8003c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c74:	461a      	mov	r2, r3
 8003c76:	2300      	movs	r3, #0
 8003c78:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c86:	461a      	mov	r2, r3
 8003c88:	2300      	movs	r3, #0
 8003c8a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	015a      	lsls	r2, r3, #5
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4413      	add	r3, r2
 8003c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c98:	461a      	mov	r2, r3
 8003c9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c9e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	613b      	str	r3, [r7, #16]
 8003ca6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003caa:	461a      	mov	r2, r3
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d3b5      	bcc.n	8003c1e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cc4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003cd2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	f043 0210 	orr.w	r2, r3, #16
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	699a      	ldr	r2, [r3, #24]
 8003ce4:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <USB_DevInit+0x28c>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003cec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	f043 0208 	orr.w	r2, r3, #8
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003d00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d107      	bne.n	8003d18 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d10:	f043 0304 	orr.w	r3, r3, #4
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3718      	adds	r7, #24
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d24:	b004      	add	sp, #16
 8003d26:	4770      	bx	lr
 8003d28:	803c3800 	.word	0x803c3800

08003d2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003d46:	d901      	bls.n	8003d4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e01b      	b.n	8003d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	daf2      	bge.n	8003d3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	019b      	lsls	r3, r3, #6
 8003d5c:	f043 0220 	orr.w	r2, r3, #32
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	3301      	adds	r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003d70:	d901      	bls.n	8003d76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e006      	b.n	8003d84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	2b20      	cmp	r3, #32
 8003d80:	d0f0      	beq.n	8003d64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3714      	adds	r7, #20
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003da8:	d901      	bls.n	8003dae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e018      	b.n	8003de0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	daf2      	bge.n	8003d9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003dcc:	d901      	bls.n	8003dd2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e006      	b.n	8003de0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	691b      	ldr	r3, [r3, #16]
 8003dd6:	f003 0310 	and.w	r3, r3, #16
 8003dda:	2b10      	cmp	r3, #16
 8003ddc:	d0f0      	beq.n	8003dc0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	68f9      	ldr	r1, [r7, #12]
 8003e08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b087      	sub	sp, #28
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 0306 	and.w	r3, r3, #6
 8003e36:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d002      	beq.n	8003e44 <USB_GetDevSpeed+0x26>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2b06      	cmp	r3, #6
 8003e42:	d102      	bne.n	8003e4a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003e44:	2302      	movs	r3, #2
 8003e46:	75fb      	strb	r3, [r7, #23]
 8003e48:	e001      	b.n	8003e4e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8003e4a:	230f      	movs	r3, #15
 8003e4c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	371c      	adds	r7, #28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	785b      	ldrb	r3, [r3, #1]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d13a      	bne.n	8003eee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e7e:	69da      	ldr	r2, [r3, #28]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	f003 030f 	and.w	r3, r3, #15
 8003e88:	2101      	movs	r1, #1
 8003e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	68f9      	ldr	r1, [r7, #12]
 8003e92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e96:	4313      	orrs	r3, r2
 8003e98:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	015a      	lsls	r2, r3, #5
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d155      	bne.n	8003f5c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	015a      	lsls	r2, r3, #5
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	791b      	ldrb	r3, [r3, #4]
 8003eca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ecc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	059b      	lsls	r3, r3, #22
 8003ed2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	0151      	lsls	r1, r2, #5
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	440a      	add	r2, r1
 8003ede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	e036      	b.n	8003f5c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ef4:	69da      	ldr	r2, [r3, #28]
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	2101      	movs	r1, #1
 8003f00:	fa01 f303 	lsl.w	r3, r1, r3
 8003f04:	041b      	lsls	r3, r3, #16
 8003f06:	68f9      	ldr	r1, [r7, #12]
 8003f08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	015a      	lsls	r2, r3, #5
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4413      	add	r3, r2
 8003f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d11a      	bne.n	8003f5c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	015a      	lsls	r2, r3, #5
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	791b      	ldrb	r3, [r3, #4]
 8003f40:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003f42:	430b      	orrs	r3, r1
 8003f44:	4313      	orrs	r3, r2
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	0151      	lsls	r1, r2, #5
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	440a      	add	r2, r1
 8003f4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f5a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3714      	adds	r7, #20
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
	...

08003f6c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	785b      	ldrb	r3, [r3, #1]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d161      	bne.n	800404c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f9e:	d11f      	bne.n	8003fe0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	015a      	lsls	r2, r3, #5
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	0151      	lsls	r1, r2, #5
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	440a      	add	r2, r1
 8003fb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003fba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003fbe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	0151      	lsls	r1, r2, #5
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	440a      	add	r2, r1
 8003fd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003fda:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003fde:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fe6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	f003 030f 	and.w	r3, r3, #15
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	68f9      	ldr	r1, [r7, #12]
 8003ffc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004000:	4013      	ands	r3, r2
 8004002:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800400a:	69da      	ldr	r2, [r3, #28]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	f003 030f 	and.w	r3, r3, #15
 8004014:	2101      	movs	r1, #1
 8004016:	fa01 f303 	lsl.w	r3, r1, r3
 800401a:	b29b      	uxth	r3, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	68f9      	ldr	r1, [r7, #12]
 8004020:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004024:	4013      	ands	r3, r2
 8004026:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	015a      	lsls	r2, r3, #5
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	4413      	add	r3, r2
 8004030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	0159      	lsls	r1, r3, #5
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	440b      	add	r3, r1
 800403e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004042:	4619      	mov	r1, r3
 8004044:	4b35      	ldr	r3, [pc, #212]	@ (800411c <USB_DeactivateEndpoint+0x1b0>)
 8004046:	4013      	ands	r3, r2
 8004048:	600b      	str	r3, [r1, #0]
 800404a:	e060      	b.n	800410e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	015a      	lsls	r2, r3, #5
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4413      	add	r3, r2
 8004054:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800405e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004062:	d11f      	bne.n	80040a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	4413      	add	r3, r2
 800406c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	0151      	lsls	r1, r2, #5
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	440a      	add	r2, r1
 800407a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800407e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004082:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	015a      	lsls	r2, r3, #5
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	4413      	add	r3, r2
 800408c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	0151      	lsls	r1, r2, #5
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	440a      	add	r2, r1
 800409a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800409e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	f003 030f 	and.w	r3, r3, #15
 80040b4:	2101      	movs	r1, #1
 80040b6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ba:	041b      	lsls	r3, r3, #16
 80040bc:	43db      	mvns	r3, r3
 80040be:	68f9      	ldr	r1, [r7, #12]
 80040c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040c4:	4013      	ands	r3, r2
 80040c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ce:	69da      	ldr	r2, [r3, #28]
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	f003 030f 	and.w	r3, r3, #15
 80040d8:	2101      	movs	r1, #1
 80040da:	fa01 f303 	lsl.w	r3, r1, r3
 80040de:	041b      	lsls	r3, r3, #16
 80040e0:	43db      	mvns	r3, r3
 80040e2:	68f9      	ldr	r1, [r7, #12]
 80040e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040e8:	4013      	ands	r3, r2
 80040ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	015a      	lsls	r2, r3, #5
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	4413      	add	r3, r2
 80040f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	0159      	lsls	r1, r3, #5
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	440b      	add	r3, r1
 8004102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004106:	4619      	mov	r1, r3
 8004108:	4b05      	ldr	r3, [pc, #20]	@ (8004120 <USB_DeactivateEndpoint+0x1b4>)
 800410a:	4013      	ands	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	ec337800 	.word	0xec337800
 8004120:	eff37800 	.word	0xeff37800

08004124 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	785b      	ldrb	r3, [r3, #1]
 800413c:	2b01      	cmp	r3, #1
 800413e:	f040 812d 	bne.w	800439c <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d132      	bne.n	80041b0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	4413      	add	r3, r2
 8004152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	0151      	lsls	r1, r2, #5
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	440a      	add	r2, r1
 8004160:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004164:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004168:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800416c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	015a      	lsls	r2, r3, #5
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	4413      	add	r3, r2
 8004176:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	0151      	lsls	r1, r2, #5
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	440a      	add	r2, r1
 8004184:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004188:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800418c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	0151      	lsls	r1, r2, #5
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	440a      	add	r2, r1
 80041a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041a8:	0cdb      	lsrs	r3, r3, #19
 80041aa:	04db      	lsls	r3, r3, #19
 80041ac:	6113      	str	r3, [r2, #16]
 80041ae:	e097      	b.n	80042e0 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	015a      	lsls	r2, r3, #5
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	4413      	add	r3, r2
 80041b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	0151      	lsls	r1, r2, #5
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	440a      	add	r2, r1
 80041c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041ca:	0cdb      	lsrs	r3, r3, #19
 80041cc:	04db      	lsls	r3, r3, #19
 80041ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	015a      	lsls	r2, r3, #5
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	4413      	add	r3, r2
 80041d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	0151      	lsls	r1, r2, #5
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	440a      	add	r2, r1
 80041e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041ea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80041ee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80041f2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d11a      	bne.n	8004230 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	691a      	ldr	r2, [r3, #16]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d903      	bls.n	800420e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	015a      	lsls	r2, r3, #5
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	4413      	add	r3, r2
 8004216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	0151      	lsls	r1, r2, #5
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	440a      	add	r2, r1
 8004224:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004228:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800422c:	6113      	str	r3, [r2, #16]
 800422e:	e044      	b.n	80042ba <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4413      	add	r3, r2
 800423a:	1e5a      	subs	r2, r3, #1
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	015a      	lsls	r2, r3, #5
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	4413      	add	r3, r2
 800424e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004252:	691a      	ldr	r2, [r3, #16]
 8004254:	89fb      	ldrh	r3, [r7, #14]
 8004256:	04d9      	lsls	r1, r3, #19
 8004258:	4b8f      	ldr	r3, [pc, #572]	@ (8004498 <USB_EPStartXfer+0x374>)
 800425a:	400b      	ands	r3, r1
 800425c:	6939      	ldr	r1, [r7, #16]
 800425e:	0148      	lsls	r0, r1, #5
 8004260:	6979      	ldr	r1, [r7, #20]
 8004262:	4401      	add	r1, r0
 8004264:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004268:	4313      	orrs	r3, r2
 800426a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	791b      	ldrb	r3, [r3, #4]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d122      	bne.n	80042ba <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	4413      	add	r3, r2
 800427c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	0151      	lsls	r1, r2, #5
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	440a      	add	r2, r1
 800428a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800428e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004292:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	015a      	lsls	r2, r3, #5
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	4413      	add	r3, r2
 800429c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	89fb      	ldrh	r3, [r7, #14]
 80042a4:	075b      	lsls	r3, r3, #29
 80042a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80042aa:	6939      	ldr	r1, [r7, #16]
 80042ac:	0148      	lsls	r0, r1, #5
 80042ae:	6979      	ldr	r1, [r7, #20]
 80042b0:	4401      	add	r1, r0
 80042b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80042b6:	4313      	orrs	r3, r2
 80042b8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	015a      	lsls	r2, r3, #5
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	4413      	add	r3, r2
 80042c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d0:	6939      	ldr	r1, [r7, #16]
 80042d2:	0148      	lsls	r0, r1, #5
 80042d4:	6979      	ldr	r1, [r7, #20]
 80042d6:	4401      	add	r1, r0
 80042d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80042dc:	4313      	orrs	r3, r2
 80042de:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	015a      	lsls	r2, r3, #5
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	4413      	add	r3, r2
 80042e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	0151      	lsls	r1, r2, #5
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	440a      	add	r2, r1
 80042f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80042fe:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	791b      	ldrb	r3, [r3, #4]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d015      	beq.n	8004334 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 813a 	beq.w	8004586 <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	f003 030f 	and.w	r3, r3, #15
 8004322:	2101      	movs	r1, #1
 8004324:	fa01 f303 	lsl.w	r3, r1, r3
 8004328:	6979      	ldr	r1, [r7, #20]
 800432a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800432e:	4313      	orrs	r3, r2
 8004330:	634b      	str	r3, [r1, #52]	@ 0x34
 8004332:	e128      	b.n	8004586 <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004340:	2b00      	cmp	r3, #0
 8004342:	d110      	bne.n	8004366 <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	4413      	add	r3, r2
 800434c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	693a      	ldr	r2, [r7, #16]
 8004354:	0151      	lsls	r1, r2, #5
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	440a      	add	r2, r1
 800435a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800435e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004362:	6013      	str	r3, [r2, #0]
 8004364:	e00f      	b.n	8004386 <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	4413      	add	r3, r2
 800436e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	0151      	lsls	r1, r2, #5
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	440a      	add	r2, r1
 800437c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004384:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68d9      	ldr	r1, [r3, #12]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	781a      	ldrb	r2, [r3, #0]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	b29b      	uxth	r3, r3
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f9a7 	bl	80046e8 <USB_WritePacket>
 800439a:	e0f4      	b.n	8004586 <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	015a      	lsls	r2, r3, #5
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	0151      	lsls	r1, r2, #5
 80043ae:	697a      	ldr	r2, [r7, #20]
 80043b0:	440a      	add	r2, r1
 80043b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043b6:	0cdb      	lsrs	r3, r3, #19
 80043b8:	04db      	lsls	r3, r3, #19
 80043ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	015a      	lsls	r2, r3, #5
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	4413      	add	r3, r2
 80043c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	0151      	lsls	r1, r2, #5
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	440a      	add	r2, r1
 80043d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80043da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80043de:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d12f      	bne.n	8004446 <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	689a      	ldr	r2, [r3, #8]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	689a      	ldr	r2, [r3, #8]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	015a      	lsls	r2, r3, #5
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	4413      	add	r3, r2
 8004406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004414:	6939      	ldr	r1, [r7, #16]
 8004416:	0148      	lsls	r0, r1, #5
 8004418:	6979      	ldr	r1, [r7, #20]
 800441a:	4401      	add	r1, r0
 800441c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004420:	4313      	orrs	r3, r2
 8004422:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	015a      	lsls	r2, r3, #5
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	4413      	add	r3, r2
 800442c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	0151      	lsls	r1, r2, #5
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	440a      	add	r2, r1
 800443a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800443e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004442:	6113      	str	r3, [r2, #16]
 8004444:	e062      	b.n	800450c <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d126      	bne.n	800449c <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	015a      	lsls	r2, r3, #5
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	4413      	add	r3, r2
 8004456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004464:	6939      	ldr	r1, [r7, #16]
 8004466:	0148      	lsls	r0, r1, #5
 8004468:	6979      	ldr	r1, [r7, #20]
 800446a:	4401      	add	r1, r0
 800446c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004470:	4313      	orrs	r3, r2
 8004472:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	015a      	lsls	r2, r3, #5
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	4413      	add	r3, r2
 800447c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	0151      	lsls	r1, r2, #5
 8004486:	697a      	ldr	r2, [r7, #20]
 8004488:	440a      	add	r2, r1
 800448a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800448e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004492:	6113      	str	r3, [r2, #16]
 8004494:	e03a      	b.n	800450c <USB_EPStartXfer+0x3e8>
 8004496:	bf00      	nop
 8004498:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	4413      	add	r3, r2
 80044a6:	1e5a      	subs	r2, r3, #1
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b0:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	89fa      	ldrh	r2, [r7, #14]
 80044b8:	fb03 f202 	mul.w	r2, r3, r2
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044cc:	691a      	ldr	r2, [r3, #16]
 80044ce:	89fb      	ldrh	r3, [r7, #14]
 80044d0:	04d9      	lsls	r1, r3, #19
 80044d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004590 <USB_EPStartXfer+0x46c>)
 80044d4:	400b      	ands	r3, r1
 80044d6:	6939      	ldr	r1, [r7, #16]
 80044d8:	0148      	lsls	r0, r1, #5
 80044da:	6979      	ldr	r1, [r7, #20]
 80044dc:	4401      	add	r1, r0
 80044de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80044e2:	4313      	orrs	r3, r2
 80044e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	015a      	lsls	r2, r3, #5
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	4413      	add	r3, r2
 80044ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f2:	691a      	ldr	r2, [r3, #16]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044fc:	6939      	ldr	r1, [r7, #16]
 80044fe:	0148      	lsls	r0, r1, #5
 8004500:	6979      	ldr	r1, [r7, #20]
 8004502:	4401      	add	r1, r0
 8004504:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004508:	4313      	orrs	r3, r2
 800450a:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	791b      	ldrb	r3, [r3, #4]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d128      	bne.n	8004566 <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004520:	2b00      	cmp	r3, #0
 8004522:	d110      	bne.n	8004546 <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	4413      	add	r3, r2
 800452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	0151      	lsls	r1, r2, #5
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	440a      	add	r2, r1
 800453a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800453e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004542:	6013      	str	r3, [r2, #0]
 8004544:	e00f      	b.n	8004566 <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	015a      	lsls	r2, r3, #5
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	4413      	add	r3, r2
 800454e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	0151      	lsls	r1, r2, #5
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	440a      	add	r2, r1
 800455c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004564:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	015a      	lsls	r2, r3, #5
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	4413      	add	r3, r2
 800456e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	0151      	lsls	r1, r2, #5
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	440a      	add	r2, r1
 800457c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004580:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004584:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	1ff80000 	.word	0x1ff80000

08004594 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80045a2:	2300      	movs	r3, #0
 80045a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	785b      	ldrb	r3, [r3, #1]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d14a      	bne.n	8004648 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ca:	f040 8086 	bne.w	80046da <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	015a      	lsls	r2, r3, #5
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	4413      	add	r3, r2
 80045d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	7812      	ldrb	r2, [r2, #0]
 80045e2:	0151      	lsls	r1, r2, #5
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	440a      	add	r2, r1
 80045e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80045f0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	015a      	lsls	r2, r3, #5
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	4413      	add	r3, r2
 80045fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	7812      	ldrb	r2, [r2, #0]
 8004606:	0151      	lsls	r1, r2, #5
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	440a      	add	r2, r1
 800460c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004610:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004614:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	3301      	adds	r3, #1
 800461a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004622:	4293      	cmp	r3, r2
 8004624:	d902      	bls.n	800462c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	75fb      	strb	r3, [r7, #23]
          break;
 800462a:	e056      	b.n	80046da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	015a      	lsls	r2, r3, #5
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	4413      	add	r3, r2
 8004636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004644:	d0e7      	beq.n	8004616 <USB_EPStopXfer+0x82>
 8004646:	e048      	b.n	80046da <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	015a      	lsls	r2, r3, #5
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	4413      	add	r3, r2
 8004652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800465c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004660:	d13b      	bne.n	80046da <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	7812      	ldrb	r2, [r2, #0]
 8004676:	0151      	lsls	r1, r2, #5
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	440a      	add	r2, r1
 800467c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004680:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004684:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	7812      	ldrb	r2, [r2, #0]
 800469a:	0151      	lsls	r1, r2, #5
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	440a      	add	r2, r1
 80046a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046a8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	3301      	adds	r3, #1
 80046ae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d902      	bls.n	80046c0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	75fb      	strb	r3, [r7, #23]
          break;
 80046be:	e00c      	b.n	80046da <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046d8:	d0e7      	beq.n	80046aa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80046da:	7dfb      	ldrb	r3, [r7, #23]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	371c      	adds	r7, #28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b089      	sub	sp, #36	@ 0x24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	4611      	mov	r1, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	460b      	mov	r3, r1
 80046f8:	71fb      	strb	r3, [r7, #7]
 80046fa:	4613      	mov	r3, r2
 80046fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004706:	88bb      	ldrh	r3, [r7, #4]
 8004708:	3303      	adds	r3, #3
 800470a:	089b      	lsrs	r3, r3, #2
 800470c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800470e:	2300      	movs	r3, #0
 8004710:	61bb      	str	r3, [r7, #24]
 8004712:	e018      	b.n	8004746 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004714:	79fb      	ldrb	r3, [r7, #7]
 8004716:	031a      	lsls	r2, r3, #12
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	4413      	add	r3, r2
 800471c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004720:	461a      	mov	r2, r3
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	3301      	adds	r3, #1
 800472c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	3301      	adds	r3, #1
 8004732:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	3301      	adds	r3, #1
 8004738:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3301      	adds	r3, #1
 800473e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	3301      	adds	r3, #1
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	429a      	cmp	r2, r3
 800474c:	d3e2      	bcc.n	8004714 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3724      	adds	r7, #36	@ 0x24
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800475c:	b480      	push	{r7}
 800475e:	b08b      	sub	sp, #44	@ 0x2c
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	4613      	mov	r3, r2
 8004768:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004772:	88fb      	ldrh	r3, [r7, #6]
 8004774:	089b      	lsrs	r3, r3, #2
 8004776:	b29b      	uxth	r3, r3
 8004778:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	f003 0303 	and.w	r3, r3, #3
 8004780:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004782:	2300      	movs	r3, #0
 8004784:	623b      	str	r3, [r7, #32]
 8004786:	e014      	b.n	80047b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004792:	601a      	str	r2, [r3, #0]
    pDest++;
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	3301      	adds	r3, #1
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	3301      	adds	r3, #1
 800479e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a2:	3301      	adds	r3, #1
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	3301      	adds	r3, #1
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	3301      	adds	r3, #1
 80047b0:	623b      	str	r3, [r7, #32]
 80047b2:	6a3a      	ldr	r2, [r7, #32]
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d3e6      	bcc.n	8004788 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80047ba:	8bfb      	ldrh	r3, [r7, #30]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d01e      	beq.n	80047fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047ca:	461a      	mov	r2, r3
 80047cc:	f107 0310 	add.w	r3, r7, #16
 80047d0:	6812      	ldr	r2, [r2, #0]
 80047d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	6a3b      	ldr	r3, [r7, #32]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	fa22 f303 	lsr.w	r3, r2, r3
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e4:	701a      	strb	r2, [r3, #0]
      i++;
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	3301      	adds	r3, #1
 80047ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80047ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ee:	3301      	adds	r3, #1
 80047f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80047f2:	8bfb      	ldrh	r3, [r7, #30]
 80047f4:	3b01      	subs	r3, #1
 80047f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80047f8:	8bfb      	ldrh	r3, [r7, #30]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1ea      	bne.n	80047d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004800:	4618      	mov	r0, r3
 8004802:	372c      	adds	r7, #44	@ 0x2c
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d12c      	bne.n	8004882 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	015a      	lsls	r2, r3, #5
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4413      	add	r3, r2
 8004830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	db12      	blt.n	8004860 <USB_EPSetStall+0x54>
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00f      	beq.n	8004860 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4413      	add	r3, r2
 8004848:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	0151      	lsls	r1, r2, #5
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	440a      	add	r2, r1
 8004856:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800485a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800485e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	015a      	lsls	r2, r3, #5
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4413      	add	r3, r2
 8004868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	0151      	lsls	r1, r2, #5
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	440a      	add	r2, r1
 8004876:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800487a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800487e:	6013      	str	r3, [r2, #0]
 8004880:	e02b      	b.n	80048da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	015a      	lsls	r2, r3, #5
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4413      	add	r3, r2
 800488a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	db12      	blt.n	80048ba <USB_EPSetStall+0xae>
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00f      	beq.n	80048ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68ba      	ldr	r2, [r7, #8]
 80048aa:	0151      	lsls	r1, r2, #5
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	440a      	add	r2, r1
 80048b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	015a      	lsls	r2, r3, #5
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4413      	add	r3, r2
 80048c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68ba      	ldr	r2, [r7, #8]
 80048ca:	0151      	lsls	r1, r2, #5
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	440a      	add	r2, r1
 80048d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80048d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	785b      	ldrb	r3, [r3, #1]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d128      	bne.n	8004956 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	015a      	lsls	r2, r3, #5
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4413      	add	r3, r2
 800490c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	0151      	lsls	r1, r2, #5
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	440a      	add	r2, r1
 800491a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800491e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004922:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	791b      	ldrb	r3, [r3, #4]
 8004928:	2b03      	cmp	r3, #3
 800492a:	d003      	beq.n	8004934 <USB_EPClearStall+0x4c>
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	791b      	ldrb	r3, [r3, #4]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d138      	bne.n	80049a6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	015a      	lsls	r2, r3, #5
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	4413      	add	r3, r2
 800493c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	0151      	lsls	r1, r2, #5
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	440a      	add	r2, r1
 800494a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800494e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004952:	6013      	str	r3, [r2, #0]
 8004954:	e027      	b.n	80049a6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	015a      	lsls	r2, r3, #5
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	4413      	add	r3, r2
 800495e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	0151      	lsls	r1, r2, #5
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	440a      	add	r2, r1
 800496c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004970:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004974:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	791b      	ldrb	r3, [r3, #4]
 800497a:	2b03      	cmp	r3, #3
 800497c:	d003      	beq.n	8004986 <USB_EPClearStall+0x9e>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	791b      	ldrb	r3, [r3, #4]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d10f      	bne.n	80049a6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	4413      	add	r3, r2
 800498e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	0151      	lsls	r1, r2, #5
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	440a      	add	r2, r1
 800499c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049a4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80049d6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	78fb      	ldrb	r3, [r7, #3]
 80049e2:	011b      	lsls	r3, r3, #4
 80049e4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80049e8:	68f9      	ldr	r1, [r7, #12]
 80049ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049ee:	4313      	orrs	r3, r2
 80049f0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004a1a:	f023 0303 	bic.w	r3, r3, #3
 8004a1e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a2e:	f023 0302 	bic.w	r3, r3, #2
 8004a32:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr

08004a42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b085      	sub	sp, #20
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004a5c:	f023 0303 	bic.w	r3, r3, #3
 8004a60:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a70:	f043 0302 	orr.w	r3, r3, #2
 8004a74:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3714      	adds	r7, #20
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b085      	sub	sp, #20
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ac6:	69db      	ldr	r3, [r3, #28]
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	4013      	ands	r3, r2
 8004acc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	0c1b      	lsrs	r3, r3, #16
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	4013      	ands	r3, r2
 8004b00:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	b29b      	uxth	r3, r3
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3714      	adds	r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b085      	sub	sp, #20
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004b22:	78fb      	ldrb	r3, [r7, #3]
 8004b24:	015a      	lsls	r2, r3, #5
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4413      	add	r3, r2
 8004b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004b40:	68bb      	ldr	r3, [r7, #8]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b087      	sub	sp, #28
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
 8004b56:	460b      	mov	r3, r1
 8004b58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b70:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b7e:	01db      	lsls	r3, r3, #7
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004b88:	78fb      	ldrb	r3, [r7, #3]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	693a      	ldr	r2, [r7, #16]
 8004b98:	4013      	ands	r3, r2
 8004b9a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	371c      	adds	r7, #28
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f003 0301 	and.w	r3, r3, #1
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b085      	sub	sp, #20
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004be0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004be4:	f023 0307 	bic.w	r3, r3, #7
 8004be8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bf8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	333c      	adds	r3, #60	@ 0x3c
 8004c1e:	3304      	adds	r3, #4
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	4a1c      	ldr	r2, [pc, #112]	@ (8004c98 <USB_EP0_OutStart+0x8c>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d90a      	bls.n	8004c42 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c3c:	d101      	bne.n	8004c42 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	e024      	b.n	8004c8c <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c48:	461a      	mov	r2, r3
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c70:	f043 0318 	orr.w	r3, r3, #24
 8004c74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	68fa      	ldr	r2, [r7, #12]
 8004c80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c84:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004c88:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	4f54300a 	.word	0x4f54300a

08004c9c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3301      	adds	r3, #1
 8004cac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cb4:	d901      	bls.n	8004cba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	e01b      	b.n	8004cf2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	daf2      	bge.n	8004ca8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f043 0201 	orr.w	r2, r3, #1
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cde:	d901      	bls.n	8004ce4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e006      	b.n	8004cf2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d0f0      	beq.n	8004cd2 <USB_CoreReset+0x36>

  return HAL_OK;
 8004cf0:	2300      	movs	r3, #0
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
	...

08004d00 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004d0c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8004d10:	f002 fe60 	bl	80079d4 <USBD_static_malloc>
 8004d14:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d109      	bne.n	8004d30 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	32b0      	adds	r2, #176	@ 0xb0
 8004d26:	2100      	movs	r1, #0
 8004d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004d2c:	2302      	movs	r3, #2
 8004d2e:	e0d4      	b.n	8004eda <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004d30:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8004d34:	2100      	movs	r1, #0
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f002 ff28 	bl	8007b8c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	32b0      	adds	r2, #176	@ 0xb0
 8004d46:	68f9      	ldr	r1, [r7, #12]
 8004d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	32b0      	adds	r2, #176	@ 0xb0
 8004d56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	7c1b      	ldrb	r3, [r3, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d138      	bne.n	8004dda <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004d68:	4b5e      	ldr	r3, [pc, #376]	@ (8004ee4 <USBD_CDC_Init+0x1e4>)
 8004d6a:	7819      	ldrb	r1, [r3, #0]
 8004d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d70:	2202      	movs	r2, #2
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f002 fc1a 	bl	80075ac <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004d78:	4b5a      	ldr	r3, [pc, #360]	@ (8004ee4 <USBD_CDC_Init+0x1e4>)
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	f003 020f 	and.w	r2, r3, #15
 8004d80:	6879      	ldr	r1, [r7, #4]
 8004d82:	4613      	mov	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4413      	add	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	440b      	add	r3, r1
 8004d8c:	3324      	adds	r3, #36	@ 0x24
 8004d8e:	2201      	movs	r2, #1
 8004d90:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004d92:	4b55      	ldr	r3, [pc, #340]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004d94:	7819      	ldrb	r1, [r3, #0]
 8004d96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f002 fc05 	bl	80075ac <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004da2:	4b51      	ldr	r3, [pc, #324]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	f003 020f 	and.w	r2, r3, #15
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004dba:	2201      	movs	r2, #1
 8004dbc:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004dbe:	4b4b      	ldr	r3, [pc, #300]	@ (8004eec <USBD_CDC_Init+0x1ec>)
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	f003 020f 	and.w	r2, r3, #15
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	3326      	adds	r3, #38	@ 0x26
 8004dd4:	2210      	movs	r2, #16
 8004dd6:	801a      	strh	r2, [r3, #0]
 8004dd8:	e035      	b.n	8004e46 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004dda:	4b42      	ldr	r3, [pc, #264]	@ (8004ee4 <USBD_CDC_Init+0x1e4>)
 8004ddc:	7819      	ldrb	r1, [r3, #0]
 8004dde:	2340      	movs	r3, #64	@ 0x40
 8004de0:	2202      	movs	r2, #2
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f002 fbe2 	bl	80075ac <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004de8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ee4 <USBD_CDC_Init+0x1e4>)
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	f003 020f 	and.w	r2, r3, #15
 8004df0:	6879      	ldr	r1, [r7, #4]
 8004df2:	4613      	mov	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	440b      	add	r3, r1
 8004dfc:	3324      	adds	r3, #36	@ 0x24
 8004dfe:	2201      	movs	r2, #1
 8004e00:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004e02:	4b39      	ldr	r3, [pc, #228]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004e04:	7819      	ldrb	r1, [r3, #0]
 8004e06:	2340      	movs	r3, #64	@ 0x40
 8004e08:	2202      	movs	r2, #2
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f002 fbce 	bl	80075ac <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004e10:	4b35      	ldr	r3, [pc, #212]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	f003 020f 	and.w	r2, r3, #15
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	4413      	add	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	440b      	add	r3, r1
 8004e24:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004e28:	2201      	movs	r2, #1
 8004e2a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004e2c:	4b2f      	ldr	r3, [pc, #188]	@ (8004eec <USBD_CDC_Init+0x1ec>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	f003 020f 	and.w	r2, r3, #15
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	3326      	adds	r3, #38	@ 0x26
 8004e42:	2210      	movs	r2, #16
 8004e44:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004e46:	4b29      	ldr	r3, [pc, #164]	@ (8004eec <USBD_CDC_Init+0x1ec>)
 8004e48:	7819      	ldrb	r1, [r3, #0]
 8004e4a:	2308      	movs	r3, #8
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f002 fbac 	bl	80075ac <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004e54:	4b25      	ldr	r3, [pc, #148]	@ (8004eec <USBD_CDC_Init+0x1ec>)
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	f003 020f 	and.w	r2, r3, #15
 8004e5c:	6879      	ldr	r1, [r7, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	440b      	add	r3, r1
 8004e68:	3324      	adds	r3, #36	@ 0x24
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	33b0      	adds	r3, #176	@ 0xb0
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	e018      	b.n	8004eda <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	7c1b      	ldrb	r3, [r3, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10a      	bne.n	8004ec6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004eb2:	7819      	ldrb	r1, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004eba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f002 fcee 	bl	80078a0 <USBD_LL_PrepareReceive>
 8004ec4:	e008      	b.n	8004ed8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004ec6:	4b08      	ldr	r3, [pc, #32]	@ (8004ee8 <USBD_CDC_Init+0x1e8>)
 8004ec8:	7819      	ldrb	r1, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004ed0:	2340      	movs	r3, #64	@ 0x40
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f002 fce4 	bl	80078a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20000093 	.word	0x20000093
 8004ee8:	20000094 	.word	0x20000094
 8004eec:	20000095 	.word	0x20000095

08004ef0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	460b      	mov	r3, r1
 8004efa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8004efc:	4b3a      	ldr	r3, [pc, #232]	@ (8004fe8 <USBD_CDC_DeInit+0xf8>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f002 fb90 	bl	8007628 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8004f08:	4b37      	ldr	r3, [pc, #220]	@ (8004fe8 <USBD_CDC_DeInit+0xf8>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	f003 020f 	and.w	r2, r3, #15
 8004f10:	6879      	ldr	r1, [r7, #4]
 8004f12:	4613      	mov	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4413      	add	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	440b      	add	r3, r1
 8004f1c:	3324      	adds	r3, #36	@ 0x24
 8004f1e:	2200      	movs	r2, #0
 8004f20:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8004f22:	4b32      	ldr	r3, [pc, #200]	@ (8004fec <USBD_CDC_DeInit+0xfc>)
 8004f24:	781b      	ldrb	r3, [r3, #0]
 8004f26:	4619      	mov	r1, r3
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f002 fb7d 	bl	8007628 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8004f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8004fec <USBD_CDC_DeInit+0xfc>)
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	f003 020f 	and.w	r2, r3, #15
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004f46:	2200      	movs	r2, #0
 8004f48:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8004f4a:	4b29      	ldr	r3, [pc, #164]	@ (8004ff0 <USBD_CDC_DeInit+0x100>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	4619      	mov	r1, r3
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f002 fb69 	bl	8007628 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8004f56:	4b26      	ldr	r3, [pc, #152]	@ (8004ff0 <USBD_CDC_DeInit+0x100>)
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	f003 020f 	and.w	r2, r3, #15
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	4613      	mov	r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	3324      	adds	r3, #36	@ 0x24
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8004f70:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff0 <USBD_CDC_DeInit+0x100>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	f003 020f 	and.w	r2, r3, #15
 8004f78:	6879      	ldr	r1, [r7, #4]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	440b      	add	r3, r1
 8004f84:	3326      	adds	r3, #38	@ 0x26
 8004f86:	2200      	movs	r2, #0
 8004f88:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	32b0      	adds	r2, #176	@ 0xb0
 8004f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d01f      	beq.n	8004fdc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	33b0      	adds	r3, #176	@ 0xb0
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	32b0      	adds	r2, #176	@ 0xb0
 8004fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f002 fd16 	bl	80079f0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	32b0      	adds	r2, #176	@ 0xb0
 8004fce:	2100      	movs	r1, #0
 8004fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	20000093 	.word	0x20000093
 8004fec:	20000094 	.word	0x20000094
 8004ff0:	20000095 	.word	0x20000095

08004ff4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	32b0      	adds	r2, #176	@ 0xb0
 8005008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800500c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800500e:	2300      	movs	r3, #0
 8005010:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005012:	2300      	movs	r3, #0
 8005014:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005020:	2303      	movs	r3, #3
 8005022:	e0bf      	b.n	80051a4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	781b      	ldrb	r3, [r3, #0]
 8005028:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800502c:	2b00      	cmp	r3, #0
 800502e:	d050      	beq.n	80050d2 <USBD_CDC_Setup+0xde>
 8005030:	2b20      	cmp	r3, #32
 8005032:	f040 80af 	bne.w	8005194 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	88db      	ldrh	r3, [r3, #6]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d03a      	beq.n	80050b4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	b25b      	sxtb	r3, r3
 8005044:	2b00      	cmp	r3, #0
 8005046:	da1b      	bge.n	8005080 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	33b0      	adds	r3, #176	@ 0xb0
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800505e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	88d2      	ldrh	r2, [r2, #6]
 8005064:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	88db      	ldrh	r3, [r3, #6]
 800506a:	2b07      	cmp	r3, #7
 800506c:	bf28      	it	cs
 800506e:	2307      	movcs	r3, #7
 8005070:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	89fa      	ldrh	r2, [r7, #14]
 8005076:	4619      	mov	r1, r3
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f001 fdbd 	bl	8006bf8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800507e:	e090      	b.n	80051a2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	785a      	ldrb	r2, [r3, #1]
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	88db      	ldrh	r3, [r3, #6]
 800508e:	2b3f      	cmp	r3, #63	@ 0x3f
 8005090:	d803      	bhi.n	800509a <USBD_CDC_Setup+0xa6>
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	88db      	ldrh	r3, [r3, #6]
 8005096:	b2da      	uxtb	r2, r3
 8005098:	e000      	b.n	800509c <USBD_CDC_Setup+0xa8>
 800509a:	2240      	movs	r2, #64	@ 0x40
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80050a2:	6939      	ldr	r1, [r7, #16]
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80050aa:	461a      	mov	r2, r3
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f001 fdcf 	bl	8006c50 <USBD_CtlPrepareRx>
      break;
 80050b2:	e076      	b.n	80051a2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	33b0      	adds	r3, #176	@ 0xb0
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	7850      	ldrb	r0, [r2, #1]
 80050ca:	2200      	movs	r2, #0
 80050cc:	6839      	ldr	r1, [r7, #0]
 80050ce:	4798      	blx	r3
      break;
 80050d0:	e067      	b.n	80051a2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	785b      	ldrb	r3, [r3, #1]
 80050d6:	2b0b      	cmp	r3, #11
 80050d8:	d851      	bhi.n	800517e <USBD_CDC_Setup+0x18a>
 80050da:	a201      	add	r2, pc, #4	@ (adr r2, 80050e0 <USBD_CDC_Setup+0xec>)
 80050dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e0:	08005111 	.word	0x08005111
 80050e4:	0800518d 	.word	0x0800518d
 80050e8:	0800517f 	.word	0x0800517f
 80050ec:	0800517f 	.word	0x0800517f
 80050f0:	0800517f 	.word	0x0800517f
 80050f4:	0800517f 	.word	0x0800517f
 80050f8:	0800517f 	.word	0x0800517f
 80050fc:	0800517f 	.word	0x0800517f
 8005100:	0800517f 	.word	0x0800517f
 8005104:	0800517f 	.word	0x0800517f
 8005108:	0800513b 	.word	0x0800513b
 800510c:	08005165 	.word	0x08005165
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b03      	cmp	r3, #3
 800511a:	d107      	bne.n	800512c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800511c:	f107 030a 	add.w	r3, r7, #10
 8005120:	2202      	movs	r2, #2
 8005122:	4619      	mov	r1, r3
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f001 fd67 	bl	8006bf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800512a:	e032      	b.n	8005192 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800512c:	6839      	ldr	r1, [r7, #0]
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f001 fce5 	bl	8006afe <USBD_CtlError>
            ret = USBD_FAIL;
 8005134:	2303      	movs	r3, #3
 8005136:	75fb      	strb	r3, [r7, #23]
          break;
 8005138:	e02b      	b.n	8005192 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b03      	cmp	r3, #3
 8005144:	d107      	bne.n	8005156 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005146:	f107 030d 	add.w	r3, r7, #13
 800514a:	2201      	movs	r2, #1
 800514c:	4619      	mov	r1, r3
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f001 fd52 	bl	8006bf8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005154:	e01d      	b.n	8005192 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005156:	6839      	ldr	r1, [r7, #0]
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f001 fcd0 	bl	8006afe <USBD_CtlError>
            ret = USBD_FAIL;
 800515e:	2303      	movs	r3, #3
 8005160:	75fb      	strb	r3, [r7, #23]
          break;
 8005162:	e016      	b.n	8005192 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800516a:	b2db      	uxtb	r3, r3
 800516c:	2b03      	cmp	r3, #3
 800516e:	d00f      	beq.n	8005190 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005170:	6839      	ldr	r1, [r7, #0]
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f001 fcc3 	bl	8006afe <USBD_CtlError>
            ret = USBD_FAIL;
 8005178:	2303      	movs	r3, #3
 800517a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800517c:	e008      	b.n	8005190 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800517e:	6839      	ldr	r1, [r7, #0]
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f001 fcbc 	bl	8006afe <USBD_CtlError>
          ret = USBD_FAIL;
 8005186:	2303      	movs	r3, #3
 8005188:	75fb      	strb	r3, [r7, #23]
          break;
 800518a:	e002      	b.n	8005192 <USBD_CDC_Setup+0x19e>
          break;
 800518c:	bf00      	nop
 800518e:	e008      	b.n	80051a2 <USBD_CDC_Setup+0x1ae>
          break;
 8005190:	bf00      	nop
      }
      break;
 8005192:	e006      	b.n	80051a2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005194:	6839      	ldr	r1, [r7, #0]
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f001 fcb1 	bl	8006afe <USBD_CtlError>
      ret = USBD_FAIL;
 800519c:	2303      	movs	r3, #3
 800519e:	75fb      	strb	r3, [r7, #23]
      break;
 80051a0:	bf00      	nop
  }

  return (uint8_t)ret;
 80051a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80051be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	32b0      	adds	r2, #176	@ 0xb0
 80051ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d101      	bne.n	80051d6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e065      	b.n	80052a2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	32b0      	adds	r2, #176	@ 0xb0
 80051e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051e4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80051e6:	78fb      	ldrb	r3, [r7, #3]
 80051e8:	f003 020f 	and.w	r2, r3, #15
 80051ec:	6879      	ldr	r1, [r7, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	440b      	add	r3, r1
 80051f8:	3318      	adds	r3, #24
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d02f      	beq.n	8005260 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005200:	78fb      	ldrb	r3, [r7, #3]
 8005202:	f003 020f 	and.w	r2, r3, #15
 8005206:	6879      	ldr	r1, [r7, #4]
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	3318      	adds	r3, #24
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	78fb      	ldrb	r3, [r7, #3]
 8005218:	f003 010f 	and.w	r1, r3, #15
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	460b      	mov	r3, r1
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	440b      	add	r3, r1
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4403      	add	r3, r0
 8005228:	331c      	adds	r3, #28
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005230:	fb01 f303 	mul.w	r3, r1, r3
 8005234:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005236:	2b00      	cmp	r3, #0
 8005238:	d112      	bne.n	8005260 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800523a:	78fb      	ldrb	r3, [r7, #3]
 800523c:	f003 020f 	and.w	r2, r3, #15
 8005240:	6879      	ldr	r1, [r7, #4]
 8005242:	4613      	mov	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	440b      	add	r3, r1
 800524c:	3318      	adds	r3, #24
 800524e:	2200      	movs	r2, #0
 8005250:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005252:	78f9      	ldrb	r1, [r7, #3]
 8005254:	2300      	movs	r3, #0
 8005256:	2200      	movs	r2, #0
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f002 fae9 	bl	8007830 <USBD_LL_Transmit>
 800525e:	e01f      	b.n	80052a0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2200      	movs	r2, #0
 8005264:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	33b0      	adds	r3, #176	@ 0xb0
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	4413      	add	r3, r2
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	691b      	ldr	r3, [r3, #16]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d010      	beq.n	80052a0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	33b0      	adds	r3, #176	@ 0xb0
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800529c:	78fa      	ldrb	r2, [r7, #3]
 800529e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
 80052b2:	460b      	mov	r3, r1
 80052b4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	32b0      	adds	r2, #176	@ 0xb0
 80052c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052c4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	32b0      	adds	r2, #176	@ 0xb0
 80052d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d101      	bne.n	80052dc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80052d8:	2303      	movs	r3, #3
 80052da:	e01a      	b.n	8005312 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80052dc:	78fb      	ldrb	r3, [r7, #3]
 80052de:	4619      	mov	r1, r3
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f002 fb15 	bl	8007910 <USBD_LL_GetRxDataSize>
 80052e6:	4602      	mov	r2, r0
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	33b0      	adds	r3, #176	@ 0xb0
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	4413      	add	r3, r2
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800530c:	4611      	mov	r1, r2
 800530e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800531a:	b580      	push	{r7, lr}
 800531c:	b084      	sub	sp, #16
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	32b0      	adds	r2, #176	@ 0xb0
 800532c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005330:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005338:	2303      	movs	r3, #3
 800533a:	e024      	b.n	8005386 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	33b0      	adds	r3, #176	@ 0xb0
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d019      	beq.n	8005384 <USBD_CDC_EP0_RxReady+0x6a>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005356:	2bff      	cmp	r3, #255	@ 0xff
 8005358:	d014      	beq.n	8005384 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	33b0      	adds	r3, #176	@ 0xb0
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005372:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800537a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	22ff      	movs	r2, #255	@ 0xff
 8005380:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
	...

08005390 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005398:	2182      	movs	r1, #130	@ 0x82
 800539a:	4818      	ldr	r0, [pc, #96]	@ (80053fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800539c:	f000 fd4f 	bl	8005e3e <USBD_GetEpDesc>
 80053a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80053a2:	2101      	movs	r1, #1
 80053a4:	4815      	ldr	r0, [pc, #84]	@ (80053fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80053a6:	f000 fd4a 	bl	8005e3e <USBD_GetEpDesc>
 80053aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80053ac:	2181      	movs	r1, #129	@ 0x81
 80053ae:	4813      	ldr	r0, [pc, #76]	@ (80053fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80053b0:	f000 fd45 	bl	8005e3e <USBD_GetEpDesc>
 80053b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d002      	beq.n	80053c2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2210      	movs	r2, #16
 80053c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d006      	beq.n	80053d6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053d0:	711a      	strb	r2, [r3, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d006      	beq.n	80053ea <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053e4:	711a      	strb	r2, [r3, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2243      	movs	r2, #67	@ 0x43
 80053ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80053f0:	4b02      	ldr	r3, [pc, #8]	@ (80053fc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000050 	.word	0x20000050

08005400 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005408:	2182      	movs	r1, #130	@ 0x82
 800540a:	4818      	ldr	r0, [pc, #96]	@ (800546c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800540c:	f000 fd17 	bl	8005e3e <USBD_GetEpDesc>
 8005410:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005412:	2101      	movs	r1, #1
 8005414:	4815      	ldr	r0, [pc, #84]	@ (800546c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005416:	f000 fd12 	bl	8005e3e <USBD_GetEpDesc>
 800541a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800541c:	2181      	movs	r1, #129	@ 0x81
 800541e:	4813      	ldr	r0, [pc, #76]	@ (800546c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005420:	f000 fd0d 	bl	8005e3e <USBD_GetEpDesc>
 8005424:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	2210      	movs	r2, #16
 8005430:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d006      	beq.n	8005446 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	2200      	movs	r2, #0
 800543c:	711a      	strb	r2, [r3, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f042 0202 	orr.w	r2, r2, #2
 8005444:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d006      	beq.n	800545a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	711a      	strb	r2, [r3, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f042 0202 	orr.w	r2, r2, #2
 8005458:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2243      	movs	r2, #67	@ 0x43
 800545e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005460:	4b02      	ldr	r3, [pc, #8]	@ (800546c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	20000050 	.word	0x20000050

08005470 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005478:	2182      	movs	r1, #130	@ 0x82
 800547a:	4818      	ldr	r0, [pc, #96]	@ (80054dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800547c:	f000 fcdf 	bl	8005e3e <USBD_GetEpDesc>
 8005480:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005482:	2101      	movs	r1, #1
 8005484:	4815      	ldr	r0, [pc, #84]	@ (80054dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005486:	f000 fcda 	bl	8005e3e <USBD_GetEpDesc>
 800548a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800548c:	2181      	movs	r1, #129	@ 0x81
 800548e:	4813      	ldr	r0, [pc, #76]	@ (80054dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005490:	f000 fcd5 	bl	8005e3e <USBD_GetEpDesc>
 8005494:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d002      	beq.n	80054a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2210      	movs	r2, #16
 80054a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d006      	beq.n	80054b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054b0:	711a      	strb	r2, [r3, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d006      	beq.n	80054ca <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054c4:	711a      	strb	r2, [r3, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2243      	movs	r2, #67	@ 0x43
 80054ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80054d0:	4b02      	ldr	r3, [pc, #8]	@ (80054dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000050 	.word	0x20000050

080054e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	220a      	movs	r2, #10
 80054ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80054ee:	4b03      	ldr	r3, [pc, #12]	@ (80054fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	2000000c 	.word	0x2000000c

08005500 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d101      	bne.n	8005514 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005510:	2303      	movs	r3, #3
 8005512:	e009      	b.n	8005528 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	33b0      	adds	r3, #176	@ 0xb0
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	32b0      	adds	r2, #176	@ 0xb0
 800554a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800554e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005556:	2303      	movs	r3, #3
 8005558:	e008      	b.n	800556c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	371c      	adds	r7, #28
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	32b0      	adds	r2, #176	@ 0xb0
 800558c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005590:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005598:	2303      	movs	r3, #3
 800559a:	e004      	b.n	80055a6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3714      	adds	r7, #20
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
	...

080055b4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	32b0      	adds	r2, #176	@ 0xb0
 80055c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ca:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80055cc:	2301      	movs	r3, #1
 80055ce:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e025      	b.n	8005626 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d11f      	bne.n	8005624 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80055ec:	4b10      	ldr	r3, [pc, #64]	@ (8005630 <USBD_CDC_TransmitPacket+0x7c>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	f003 020f 	and.w	r2, r3, #15
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4403      	add	r3, r0
 8005606:	3318      	adds	r3, #24
 8005608:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800560a:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <USBD_CDC_TransmitPacket+0x7c>)
 800560c:	7819      	ldrb	r1, [r3, #0]
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f002 f908 	bl	8007830 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005624:	7bfb      	ldrb	r3, [r7, #15]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	20000093 	.word	0x20000093

08005634 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	32b0      	adds	r2, #176	@ 0xb0
 8005646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800564a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	32b0      	adds	r2, #176	@ 0xb0
 8005656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800565e:	2303      	movs	r3, #3
 8005660:	e018      	b.n	8005694 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	7c1b      	ldrb	r3, [r3, #16]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10a      	bne.n	8005680 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800566a:	4b0c      	ldr	r3, [pc, #48]	@ (800569c <USBD_CDC_ReceivePacket+0x68>)
 800566c:	7819      	ldrb	r1, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005674:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f002 f911 	bl	80078a0 <USBD_LL_PrepareReceive>
 800567e:	e008      	b.n	8005692 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005680:	4b06      	ldr	r3, [pc, #24]	@ (800569c <USBD_CDC_ReceivePacket+0x68>)
 8005682:	7819      	ldrb	r1, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800568a:	2340      	movs	r3, #64	@ 0x40
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f002 f907 	bl	80078a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3710      	adds	r7, #16
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	20000094 	.word	0x20000094

080056a0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	4613      	mov	r3, r2
 80056ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d101      	bne.n	80056b8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e01f      	b.n	80056f8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	79fa      	ldrb	r2, [r7, #7]
 80056ea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f001 fedf 	bl	80074b0 <USBD_LL_Init>
 80056f2:	4603      	mov	r3, r0
 80056f4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80056f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800570a:	2300      	movs	r3, #0
 800570c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d101      	bne.n	8005718 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005714:	2303      	movs	r3, #3
 8005716:	e025      	b.n	8005764 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	32ae      	adds	r2, #174	@ 0xae
 800572a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800572e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00f      	beq.n	8005754 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	32ae      	adds	r2, #174	@ 0xae
 800573e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005744:	f107 020e 	add.w	r2, r7, #14
 8005748:	4610      	mov	r0, r2
 800574a:	4798      	blx	r3
 800574c:	4602      	mov	r2, r0
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f001 fee7 	bl	8007548 <USBD_LL_Start>
 800577a:	4603      	mov	r3, r0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800578c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800578e:	4618      	mov	r0, r3
 8005790:	370c      	adds	r7, #12
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr

0800579a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	460b      	mov	r3, r1
 80057a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d009      	beq.n	80057c8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	78fa      	ldrb	r2, [r7, #3]
 80057be:	4611      	mov	r1, r2
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	4798      	blx	r3
 80057c4:	4603      	mov	r3, r0
 80057c6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80057c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3710      	adds	r7, #16
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}

080057d2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057d2:	b580      	push	{r7, lr}
 80057d4:	b084      	sub	sp, #16
 80057d6:	af00      	add	r7, sp, #0
 80057d8:	6078      	str	r0, [r7, #4]
 80057da:	460b      	mov	r3, r1
 80057dc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80057de:	2300      	movs	r3, #0
 80057e0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	78fa      	ldrb	r2, [r7, #3]
 80057ec:	4611      	mov	r1, r2
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	4798      	blx	r3
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80057f8:	2303      	movs	r3, #3
 80057fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b084      	sub	sp, #16
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
 800580e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005816:	6839      	ldr	r1, [r7, #0]
 8005818:	4618      	mov	r0, r3
 800581a:	f001 f936 	bl	8006a8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800582c:	461a      	mov	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800583a:	f003 031f 	and.w	r3, r3, #31
 800583e:	2b02      	cmp	r3, #2
 8005840:	d01a      	beq.n	8005878 <USBD_LL_SetupStage+0x72>
 8005842:	2b02      	cmp	r3, #2
 8005844:	d822      	bhi.n	800588c <USBD_LL_SetupStage+0x86>
 8005846:	2b00      	cmp	r3, #0
 8005848:	d002      	beq.n	8005850 <USBD_LL_SetupStage+0x4a>
 800584a:	2b01      	cmp	r3, #1
 800584c:	d00a      	beq.n	8005864 <USBD_LL_SetupStage+0x5e>
 800584e:	e01d      	b.n	800588c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005856:	4619      	mov	r1, r3
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 fb63 	bl	8005f24 <USBD_StdDevReq>
 800585e:	4603      	mov	r3, r0
 8005860:	73fb      	strb	r3, [r7, #15]
      break;
 8005862:	e020      	b.n	80058a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800586a:	4619      	mov	r1, r3
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fbcb 	bl	8006008 <USBD_StdItfReq>
 8005872:	4603      	mov	r3, r0
 8005874:	73fb      	strb	r3, [r7, #15]
      break;
 8005876:	e016      	b.n	80058a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800587e:	4619      	mov	r1, r3
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fc2d 	bl	80060e0 <USBD_StdEPReq>
 8005886:	4603      	mov	r3, r0
 8005888:	73fb      	strb	r3, [r7, #15]
      break;
 800588a:	e00c      	b.n	80058a6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005892:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005896:	b2db      	uxtb	r3, r3
 8005898:	4619      	mov	r1, r3
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f001 fefa 	bl	8007694 <USBD_LL_StallEP>
 80058a0:	4603      	mov	r3, r0
 80058a2:	73fb      	strb	r3, [r7, #15]
      break;
 80058a4:	bf00      	nop
  }

  return ret;
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	460b      	mov	r3, r1
 80058ba:	607a      	str	r2, [r7, #4]
 80058bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80058be:	2300      	movs	r3, #0
 80058c0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80058c2:	7afb      	ldrb	r3, [r7, #11]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d16e      	bne.n	80059a6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80058ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	f040 8098 	bne.w	8005a0c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d913      	bls.n	8005910 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	1ad2      	subs	r2, r2, r3
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	4293      	cmp	r3, r2
 8005900:	bf28      	it	cs
 8005902:	4613      	movcs	r3, r2
 8005904:	461a      	mov	r2, r3
 8005906:	6879      	ldr	r1, [r7, #4]
 8005908:	68f8      	ldr	r0, [r7, #12]
 800590a:	f001 f9be 	bl	8006c8a <USBD_CtlContinueRx>
 800590e:	e07d      	b.n	8005a0c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005916:	f003 031f 	and.w	r3, r3, #31
 800591a:	2b02      	cmp	r3, #2
 800591c:	d014      	beq.n	8005948 <USBD_LL_DataOutStage+0x98>
 800591e:	2b02      	cmp	r3, #2
 8005920:	d81d      	bhi.n	800595e <USBD_LL_DataOutStage+0xae>
 8005922:	2b00      	cmp	r3, #0
 8005924:	d002      	beq.n	800592c <USBD_LL_DataOutStage+0x7c>
 8005926:	2b01      	cmp	r3, #1
 8005928:	d003      	beq.n	8005932 <USBD_LL_DataOutStage+0x82>
 800592a:	e018      	b.n	800595e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	75bb      	strb	r3, [r7, #22]
            break;
 8005930:	e018      	b.n	8005964 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005938:	b2db      	uxtb	r3, r3
 800593a:	4619      	mov	r1, r3
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 fa64 	bl	8005e0a <USBD_CoreFindIF>
 8005942:	4603      	mov	r3, r0
 8005944:	75bb      	strb	r3, [r7, #22]
            break;
 8005946:	e00d      	b.n	8005964 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800594e:	b2db      	uxtb	r3, r3
 8005950:	4619      	mov	r1, r3
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 fa66 	bl	8005e24 <USBD_CoreFindEP>
 8005958:	4603      	mov	r3, r0
 800595a:	75bb      	strb	r3, [r7, #22]
            break;
 800595c:	e002      	b.n	8005964 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	75bb      	strb	r3, [r7, #22]
            break;
 8005962:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005964:	7dbb      	ldrb	r3, [r7, #22]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d119      	bne.n	800599e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b03      	cmp	r3, #3
 8005974:	d113      	bne.n	800599e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005976:	7dba      	ldrb	r2, [r7, #22]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	32ae      	adds	r2, #174	@ 0xae
 800597c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00b      	beq.n	800599e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8005986:	7dba      	ldrb	r2, [r7, #22]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800598e:	7dba      	ldrb	r2, [r7, #22]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	32ae      	adds	r2, #174	@ 0xae
 8005994:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f001 f984 	bl	8006cac <USBD_CtlSendStatus>
 80059a4:	e032      	b.n	8005a0c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80059a6:	7afb      	ldrb	r3, [r7, #11]
 80059a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	4619      	mov	r1, r3
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f000 fa37 	bl	8005e24 <USBD_CoreFindEP>
 80059b6:	4603      	mov	r3, r0
 80059b8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80059ba:	7dbb      	ldrb	r3, [r7, #22]
 80059bc:	2bff      	cmp	r3, #255	@ 0xff
 80059be:	d025      	beq.n	8005a0c <USBD_LL_DataOutStage+0x15c>
 80059c0:	7dbb      	ldrb	r3, [r7, #22]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d122      	bne.n	8005a0c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b03      	cmp	r3, #3
 80059d0:	d117      	bne.n	8005a02 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80059d2:	7dba      	ldrb	r2, [r7, #22]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	32ae      	adds	r2, #174	@ 0xae
 80059d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00f      	beq.n	8005a02 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80059e2:	7dba      	ldrb	r2, [r7, #22]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80059ea:	7dba      	ldrb	r2, [r7, #22]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	32ae      	adds	r2, #174	@ 0xae
 80059f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	7afa      	ldrb	r2, [r7, #11]
 80059f8:	4611      	mov	r1, r2
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	4798      	blx	r3
 80059fe:	4603      	mov	r3, r0
 8005a00:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005a02:	7dfb      	ldrb	r3, [r7, #23]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005a08:	7dfb      	ldrb	r3, [r7, #23]
 8005a0a:	e000      	b.n	8005a0e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b086      	sub	sp, #24
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	460b      	mov	r3, r1
 8005a20:	607a      	str	r2, [r7, #4]
 8005a22:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005a24:	7afb      	ldrb	r3, [r7, #11]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d16f      	bne.n	8005b0a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	3314      	adds	r3, #20
 8005a2e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d15a      	bne.n	8005af0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d914      	bls.n	8005a70 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	1ad2      	subs	r2, r2, r3
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	6879      	ldr	r1, [r7, #4]
 8005a5c:	68f8      	ldr	r0, [r7, #12]
 8005a5e:	f001 f8e6 	bl	8006c2e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a62:	2300      	movs	r3, #0
 8005a64:	2200      	movs	r2, #0
 8005a66:	2100      	movs	r1, #0
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f001 ff19 	bl	80078a0 <USBD_LL_PrepareReceive>
 8005a6e:	e03f      	b.n	8005af0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	68da      	ldr	r2, [r3, #12]
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d11c      	bne.n	8005ab6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d316      	bcc.n	8005ab6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d20f      	bcs.n	8005ab6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005a96:	2200      	movs	r2, #0
 8005a98:	2100      	movs	r1, #0
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f001 f8c7 	bl	8006c2e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2100      	movs	r1, #0
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f001 fef6 	bl	80078a0 <USBD_LL_PrepareReceive>
 8005ab4:	e01c      	b.n	8005af0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b03      	cmp	r3, #3
 8005ac0:	d10f      	bne.n	8005ae2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d009      	beq.n	8005ae2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005ae2:	2180      	movs	r1, #128	@ 0x80
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f001 fdd5 	bl	8007694 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f001 f8f1 	bl	8006cd2 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d03a      	beq.n	8005b70 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f7ff fe42 	bl	8005784 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005b08:	e032      	b.n	8005b70 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005b0a:	7afb      	ldrb	r3, [r7, #11]
 8005b0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	4619      	mov	r1, r3
 8005b14:	68f8      	ldr	r0, [r7, #12]
 8005b16:	f000 f985 	bl	8005e24 <USBD_CoreFindEP>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005b1e:	7dfb      	ldrb	r3, [r7, #23]
 8005b20:	2bff      	cmp	r3, #255	@ 0xff
 8005b22:	d025      	beq.n	8005b70 <USBD_LL_DataInStage+0x15a>
 8005b24:	7dfb      	ldrb	r3, [r7, #23]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d122      	bne.n	8005b70 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b03      	cmp	r3, #3
 8005b34:	d11c      	bne.n	8005b70 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005b36:	7dfa      	ldrb	r2, [r7, #23]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	32ae      	adds	r2, #174	@ 0xae
 8005b3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d014      	beq.n	8005b70 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005b46:	7dfa      	ldrb	r2, [r7, #23]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005b4e:	7dfa      	ldrb	r2, [r7, #23]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	32ae      	adds	r2, #174	@ 0xae
 8005b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	7afa      	ldrb	r2, [r7, #11]
 8005b5c:	4611      	mov	r1, r2
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	4798      	blx	r3
 8005b62:	4603      	mov	r3, r0
 8005b64:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005b66:	7dbb      	ldrb	r3, [r7, #22]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005b6c:	7dbb      	ldrb	r3, [r7, #22]
 8005b6e:	e000      	b.n	8005b72 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d014      	beq.n	8005be0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00e      	beq.n	8005be0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	6852      	ldr	r2, [r2, #4]
 8005bce:	b2d2      	uxtb	r2, r2
 8005bd0:	4611      	mov	r1, r2
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	4798      	blx	r3
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005be0:	2340      	movs	r3, #64	@ 0x40
 8005be2:	2200      	movs	r2, #0
 8005be4:	2100      	movs	r1, #0
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f001 fce0 	bl	80075ac <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2240      	movs	r2, #64	@ 0x40
 8005bf8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005bfc:	2340      	movs	r3, #64	@ 0x40
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2180      	movs	r1, #128	@ 0x80
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f001 fcd2 	bl	80075ac <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2240      	movs	r2, #64	@ 0x40
 8005c12:	621a      	str	r2, [r3, #32]

  return ret;
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b083      	sub	sp, #12
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	460b      	mov	r3, r1
 8005c28:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	78fa      	ldrb	r2, [r7, #3]
 8005c2e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	370c      	adds	r7, #12
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b04      	cmp	r3, #4
 8005c50:	d006      	beq.n	8005c60 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2204      	movs	r2, #4
 8005c64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b083      	sub	sp, #12
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	d106      	bne.n	8005c98 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr

08005ca6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b082      	sub	sp, #8
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	d110      	bne.n	8005cdc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00b      	beq.n	8005cdc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cca:	69db      	ldr	r3, [r3, #28]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cd6:	69db      	ldr	r3, [r3, #28]
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3708      	adds	r7, #8
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b082      	sub	sp, #8
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	460b      	mov	r3, r1
 8005cf0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	32ae      	adds	r2, #174	@ 0xae
 8005cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e01c      	b.n	8005d42 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2b03      	cmp	r3, #3
 8005d12:	d115      	bne.n	8005d40 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	32ae      	adds	r2, #174	@ 0xae
 8005d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00b      	beq.n	8005d40 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	32ae      	adds	r2, #174	@ 0xae
 8005d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	78fa      	ldrb	r2, [r7, #3]
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b082      	sub	sp, #8
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	460b      	mov	r3, r1
 8005d54:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	32ae      	adds	r2, #174	@ 0xae
 8005d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e01c      	b.n	8005da6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b03      	cmp	r3, #3
 8005d76:	d115      	bne.n	8005da4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	32ae      	adds	r2, #174	@ 0xae
 8005d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00b      	beq.n	8005da4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	32ae      	adds	r2, #174	@ 0xae
 8005d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9c:	78fa      	ldrb	r2, [r7, #3]
 8005d9e:	4611      	mov	r1, r2
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3708      	adds	r7, #8
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005dae:	b480      	push	{r7}
 8005db0:	b083      	sub	sp, #12
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00e      	beq.n	8005e00 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6852      	ldr	r2, [r2, #4]
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	4611      	mov	r1, r2
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	4798      	blx	r3
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d001      	beq.n	8005e00 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b083      	sub	sp, #12
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
 8005e12:	460b      	mov	r3, r1
 8005e14:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e16:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e30:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b086      	sub	sp, #24
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	460b      	mov	r3, r1
 8005e48:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	885b      	ldrh	r3, [r3, #2]
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	7812      	ldrb	r2, [r2, #0]
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d91f      	bls.n	8005ea4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005e6a:	e013      	b.n	8005e94 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005e6c:	f107 030a 	add.w	r3, r7, #10
 8005e70:	4619      	mov	r1, r3
 8005e72:	6978      	ldr	r0, [r7, #20]
 8005e74:	f000 f81b 	bl	8005eae <USBD_GetNextDesc>
 8005e78:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	785b      	ldrb	r3, [r3, #1]
 8005e7e:	2b05      	cmp	r3, #5
 8005e80:	d108      	bne.n	8005e94 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	789b      	ldrb	r3, [r3, #2]
 8005e8a:	78fa      	ldrb	r2, [r7, #3]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d008      	beq.n	8005ea2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8005e90:	2300      	movs	r3, #0
 8005e92:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	885b      	ldrh	r3, [r3, #2]
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	897b      	ldrh	r3, [r7, #10]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d8e5      	bhi.n	8005e6c <USBD_GetEpDesc+0x2e>
 8005ea0:	e000      	b.n	8005ea4 <USBD_GetEpDesc+0x66>
          break;
 8005ea2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8005ea4:	693b      	ldr	r3, [r7, #16]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b085      	sub	sp, #20
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	881b      	ldrh	r3, [r3, #0]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	7812      	ldrb	r2, [r2, #0]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b087      	sub	sp, #28
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	3301      	adds	r3, #1
 8005efc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005f04:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005f08:	021b      	lsls	r3, r3, #8
 8005f0a:	b21a      	sxth	r2, r3
 8005f0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	b21b      	sxth	r3, r3
 8005f14:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005f16:	89fb      	ldrh	r3, [r7, #14]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	371c      	adds	r7, #28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005f3a:	2b40      	cmp	r3, #64	@ 0x40
 8005f3c:	d005      	beq.n	8005f4a <USBD_StdDevReq+0x26>
 8005f3e:	2b40      	cmp	r3, #64	@ 0x40
 8005f40:	d857      	bhi.n	8005ff2 <USBD_StdDevReq+0xce>
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00f      	beq.n	8005f66 <USBD_StdDevReq+0x42>
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d153      	bne.n	8005ff2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	32ae      	adds	r2, #174	@ 0xae
 8005f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	6839      	ldr	r1, [r7, #0]
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	4798      	blx	r3
 8005f60:	4603      	mov	r3, r0
 8005f62:	73fb      	strb	r3, [r7, #15]
      break;
 8005f64:	e04a      	b.n	8005ffc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	785b      	ldrb	r3, [r3, #1]
 8005f6a:	2b09      	cmp	r3, #9
 8005f6c:	d83b      	bhi.n	8005fe6 <USBD_StdDevReq+0xc2>
 8005f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f74 <USBD_StdDevReq+0x50>)
 8005f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f74:	08005fc9 	.word	0x08005fc9
 8005f78:	08005fdd 	.word	0x08005fdd
 8005f7c:	08005fe7 	.word	0x08005fe7
 8005f80:	08005fd3 	.word	0x08005fd3
 8005f84:	08005fe7 	.word	0x08005fe7
 8005f88:	08005fa7 	.word	0x08005fa7
 8005f8c:	08005f9d 	.word	0x08005f9d
 8005f90:	08005fe7 	.word	0x08005fe7
 8005f94:	08005fbf 	.word	0x08005fbf
 8005f98:	08005fb1 	.word	0x08005fb1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005f9c:	6839      	ldr	r1, [r7, #0]
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fa3c 	bl	800641c <USBD_GetDescriptor>
          break;
 8005fa4:	e024      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005fa6:	6839      	ldr	r1, [r7, #0]
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 fbcb 	bl	8006744 <USBD_SetAddress>
          break;
 8005fae:	e01f      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8005fb0:	6839      	ldr	r1, [r7, #0]
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 fc0a 	bl	80067cc <USBD_SetConfig>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	73fb      	strb	r3, [r7, #15]
          break;
 8005fbc:	e018      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fcad 	bl	8006920 <USBD_GetConfig>
          break;
 8005fc6:	e013      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fcde 	bl	800698c <USBD_GetStatus>
          break;
 8005fd0:	e00e      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005fd2:	6839      	ldr	r1, [r7, #0]
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f000 fd0d 	bl	80069f4 <USBD_SetFeature>
          break;
 8005fda:	e009      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005fdc:	6839      	ldr	r1, [r7, #0]
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 fd31 	bl	8006a46 <USBD_ClrFeature>
          break;
 8005fe4:	e004      	b.n	8005ff0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8005fe6:	6839      	ldr	r1, [r7, #0]
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 fd88 	bl	8006afe <USBD_CtlError>
          break;
 8005fee:	bf00      	nop
      }
      break;
 8005ff0:	e004      	b.n	8005ffc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fd82 	bl	8006afe <USBD_CtlError>
      break;
 8005ffa:	bf00      	nop
  }

  return ret;
 8005ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop

08006008 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800601e:	2b40      	cmp	r3, #64	@ 0x40
 8006020:	d005      	beq.n	800602e <USBD_StdItfReq+0x26>
 8006022:	2b40      	cmp	r3, #64	@ 0x40
 8006024:	d852      	bhi.n	80060cc <USBD_StdItfReq+0xc4>
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <USBD_StdItfReq+0x26>
 800602a:	2b20      	cmp	r3, #32
 800602c:	d14e      	bne.n	80060cc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006034:	b2db      	uxtb	r3, r3
 8006036:	3b01      	subs	r3, #1
 8006038:	2b02      	cmp	r3, #2
 800603a:	d840      	bhi.n	80060be <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	889b      	ldrh	r3, [r3, #4]
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b01      	cmp	r3, #1
 8006044:	d836      	bhi.n	80060b4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	889b      	ldrh	r3, [r3, #4]
 800604a:	b2db      	uxtb	r3, r3
 800604c:	4619      	mov	r1, r3
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7ff fedb 	bl	8005e0a <USBD_CoreFindIF>
 8006054:	4603      	mov	r3, r0
 8006056:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006058:	7bbb      	ldrb	r3, [r7, #14]
 800605a:	2bff      	cmp	r3, #255	@ 0xff
 800605c:	d01d      	beq.n	800609a <USBD_StdItfReq+0x92>
 800605e:	7bbb      	ldrb	r3, [r7, #14]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d11a      	bne.n	800609a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006064:	7bba      	ldrb	r2, [r7, #14]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	32ae      	adds	r2, #174	@ 0xae
 800606a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00f      	beq.n	8006094 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006074:	7bba      	ldrb	r2, [r7, #14]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800607c:	7bba      	ldrb	r2, [r7, #14]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	32ae      	adds	r2, #174	@ 0xae
 8006082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	6839      	ldr	r1, [r7, #0]
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	4798      	blx	r3
 800608e:	4603      	mov	r3, r0
 8006090:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006092:	e004      	b.n	800609e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006094:	2303      	movs	r3, #3
 8006096:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006098:	e001      	b.n	800609e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800609a:	2303      	movs	r3, #3
 800609c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	88db      	ldrh	r3, [r3, #6]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d110      	bne.n	80060c8 <USBD_StdItfReq+0xc0>
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10d      	bne.n	80060c8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 fdfd 	bl	8006cac <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80060b2:	e009      	b.n	80060c8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80060b4:	6839      	ldr	r1, [r7, #0]
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 fd21 	bl	8006afe <USBD_CtlError>
          break;
 80060bc:	e004      	b.n	80060c8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80060be:	6839      	ldr	r1, [r7, #0]
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 fd1c 	bl	8006afe <USBD_CtlError>
          break;
 80060c6:	e000      	b.n	80060ca <USBD_StdItfReq+0xc2>
          break;
 80060c8:	bf00      	nop
      }
      break;
 80060ca:	e004      	b.n	80060d6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80060cc:	6839      	ldr	r1, [r7, #0]
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fd15 	bl	8006afe <USBD_CtlError>
      break;
 80060d4:	bf00      	nop
  }

  return ret;
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	889b      	ldrh	r3, [r3, #4]
 80060f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80060fc:	2b40      	cmp	r3, #64	@ 0x40
 80060fe:	d007      	beq.n	8006110 <USBD_StdEPReq+0x30>
 8006100:	2b40      	cmp	r3, #64	@ 0x40
 8006102:	f200 817f 	bhi.w	8006404 <USBD_StdEPReq+0x324>
 8006106:	2b00      	cmp	r3, #0
 8006108:	d02a      	beq.n	8006160 <USBD_StdEPReq+0x80>
 800610a:	2b20      	cmp	r3, #32
 800610c:	f040 817a 	bne.w	8006404 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006110:	7bbb      	ldrb	r3, [r7, #14]
 8006112:	4619      	mov	r1, r3
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff fe85 	bl	8005e24 <USBD_CoreFindEP>
 800611a:	4603      	mov	r3, r0
 800611c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800611e:	7b7b      	ldrb	r3, [r7, #13]
 8006120:	2bff      	cmp	r3, #255	@ 0xff
 8006122:	f000 8174 	beq.w	800640e <USBD_StdEPReq+0x32e>
 8006126:	7b7b      	ldrb	r3, [r7, #13]
 8006128:	2b00      	cmp	r3, #0
 800612a:	f040 8170 	bne.w	800640e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800612e:	7b7a      	ldrb	r2, [r7, #13]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006136:	7b7a      	ldrb	r2, [r7, #13]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	32ae      	adds	r2, #174	@ 0xae
 800613c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	2b00      	cmp	r3, #0
 8006144:	f000 8163 	beq.w	800640e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006148:	7b7a      	ldrb	r2, [r7, #13]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	32ae      	adds	r2, #174	@ 0xae
 800614e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	6839      	ldr	r1, [r7, #0]
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
 800615a:	4603      	mov	r3, r0
 800615c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800615e:	e156      	b.n	800640e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	785b      	ldrb	r3, [r3, #1]
 8006164:	2b03      	cmp	r3, #3
 8006166:	d008      	beq.n	800617a <USBD_StdEPReq+0x9a>
 8006168:	2b03      	cmp	r3, #3
 800616a:	f300 8145 	bgt.w	80063f8 <USBD_StdEPReq+0x318>
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 809b 	beq.w	80062aa <USBD_StdEPReq+0x1ca>
 8006174:	2b01      	cmp	r3, #1
 8006176:	d03c      	beq.n	80061f2 <USBD_StdEPReq+0x112>
 8006178:	e13e      	b.n	80063f8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b02      	cmp	r3, #2
 8006184:	d002      	beq.n	800618c <USBD_StdEPReq+0xac>
 8006186:	2b03      	cmp	r3, #3
 8006188:	d016      	beq.n	80061b8 <USBD_StdEPReq+0xd8>
 800618a:	e02c      	b.n	80061e6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800618c:	7bbb      	ldrb	r3, [r7, #14]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00d      	beq.n	80061ae <USBD_StdEPReq+0xce>
 8006192:	7bbb      	ldrb	r3, [r7, #14]
 8006194:	2b80      	cmp	r3, #128	@ 0x80
 8006196:	d00a      	beq.n	80061ae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006198:	7bbb      	ldrb	r3, [r7, #14]
 800619a:	4619      	mov	r1, r3
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f001 fa79 	bl	8007694 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80061a2:	2180      	movs	r1, #128	@ 0x80
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f001 fa75 	bl	8007694 <USBD_LL_StallEP>
 80061aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80061ac:	e020      	b.n	80061f0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80061ae:	6839      	ldr	r1, [r7, #0]
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 fca4 	bl	8006afe <USBD_CtlError>
              break;
 80061b6:	e01b      	b.n	80061f0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	885b      	ldrh	r3, [r3, #2]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d10e      	bne.n	80061de <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80061c0:	7bbb      	ldrb	r3, [r7, #14]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00b      	beq.n	80061de <USBD_StdEPReq+0xfe>
 80061c6:	7bbb      	ldrb	r3, [r7, #14]
 80061c8:	2b80      	cmp	r3, #128	@ 0x80
 80061ca:	d008      	beq.n	80061de <USBD_StdEPReq+0xfe>
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	88db      	ldrh	r3, [r3, #6]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d104      	bne.n	80061de <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80061d4:	7bbb      	ldrb	r3, [r7, #14]
 80061d6:	4619      	mov	r1, r3
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f001 fa5b 	bl	8007694 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 fd64 	bl	8006cac <USBD_CtlSendStatus>

              break;
 80061e4:	e004      	b.n	80061f0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80061e6:	6839      	ldr	r1, [r7, #0]
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fc88 	bl	8006afe <USBD_CtlError>
              break;
 80061ee:	bf00      	nop
          }
          break;
 80061f0:	e107      	b.n	8006402 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d002      	beq.n	8006204 <USBD_StdEPReq+0x124>
 80061fe:	2b03      	cmp	r3, #3
 8006200:	d016      	beq.n	8006230 <USBD_StdEPReq+0x150>
 8006202:	e04b      	b.n	800629c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006204:	7bbb      	ldrb	r3, [r7, #14]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00d      	beq.n	8006226 <USBD_StdEPReq+0x146>
 800620a:	7bbb      	ldrb	r3, [r7, #14]
 800620c:	2b80      	cmp	r3, #128	@ 0x80
 800620e:	d00a      	beq.n	8006226 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006210:	7bbb      	ldrb	r3, [r7, #14]
 8006212:	4619      	mov	r1, r3
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f001 fa3d 	bl	8007694 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800621a:	2180      	movs	r1, #128	@ 0x80
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f001 fa39 	bl	8007694 <USBD_LL_StallEP>
 8006222:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006224:	e040      	b.n	80062a8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006226:	6839      	ldr	r1, [r7, #0]
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fc68 	bl	8006afe <USBD_CtlError>
              break;
 800622e:	e03b      	b.n	80062a8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	885b      	ldrh	r3, [r3, #2]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d136      	bne.n	80062a6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006238:	7bbb      	ldrb	r3, [r7, #14]
 800623a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800623e:	2b00      	cmp	r3, #0
 8006240:	d004      	beq.n	800624c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006242:	7bbb      	ldrb	r3, [r7, #14]
 8006244:	4619      	mov	r1, r3
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f001 fa5a 	bl	8007700 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 fd2d 	bl	8006cac <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006252:	7bbb      	ldrb	r3, [r7, #14]
 8006254:	4619      	mov	r1, r3
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f7ff fde4 	bl	8005e24 <USBD_CoreFindEP>
 800625c:	4603      	mov	r3, r0
 800625e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006260:	7b7b      	ldrb	r3, [r7, #13]
 8006262:	2bff      	cmp	r3, #255	@ 0xff
 8006264:	d01f      	beq.n	80062a6 <USBD_StdEPReq+0x1c6>
 8006266:	7b7b      	ldrb	r3, [r7, #13]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d11c      	bne.n	80062a6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800626c:	7b7a      	ldrb	r2, [r7, #13]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006274:	7b7a      	ldrb	r2, [r7, #13]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	32ae      	adds	r2, #174	@ 0xae
 800627a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d010      	beq.n	80062a6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006284:	7b7a      	ldrb	r2, [r7, #13]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	32ae      	adds	r2, #174	@ 0xae
 800628a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	4798      	blx	r3
 8006296:	4603      	mov	r3, r0
 8006298:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800629a:	e004      	b.n	80062a6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 fc2d 	bl	8006afe <USBD_CtlError>
              break;
 80062a4:	e000      	b.n	80062a8 <USBD_StdEPReq+0x1c8>
              break;
 80062a6:	bf00      	nop
          }
          break;
 80062a8:	e0ab      	b.n	8006402 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d002      	beq.n	80062bc <USBD_StdEPReq+0x1dc>
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d032      	beq.n	8006320 <USBD_StdEPReq+0x240>
 80062ba:	e097      	b.n	80063ec <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062bc:	7bbb      	ldrb	r3, [r7, #14]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d007      	beq.n	80062d2 <USBD_StdEPReq+0x1f2>
 80062c2:	7bbb      	ldrb	r3, [r7, #14]
 80062c4:	2b80      	cmp	r3, #128	@ 0x80
 80062c6:	d004      	beq.n	80062d2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80062c8:	6839      	ldr	r1, [r7, #0]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fc17 	bl	8006afe <USBD_CtlError>
                break;
 80062d0:	e091      	b.n	80063f6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80062d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	da0b      	bge.n	80062f2 <USBD_StdEPReq+0x212>
 80062da:	7bbb      	ldrb	r3, [r7, #14]
 80062dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062e0:	4613      	mov	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	3310      	adds	r3, #16
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	4413      	add	r3, r2
 80062ee:	3304      	adds	r3, #4
 80062f0:	e00b      	b.n	800630a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80062f8:	4613      	mov	r3, r2
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	4413      	add	r3, r2
 8006308:	3304      	adds	r3, #4
 800630a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2200      	movs	r2, #0
 8006310:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2202      	movs	r2, #2
 8006316:	4619      	mov	r1, r3
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fc6d 	bl	8006bf8 <USBD_CtlSendData>
              break;
 800631e:	e06a      	b.n	80063f6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006320:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006324:	2b00      	cmp	r3, #0
 8006326:	da11      	bge.n	800634c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006328:	7bbb      	ldrb	r3, [r7, #14]
 800632a:	f003 020f 	and.w	r2, r3, #15
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	4613      	mov	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	440b      	add	r3, r1
 800633a:	3324      	adds	r3, #36	@ 0x24
 800633c:	881b      	ldrh	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d117      	bne.n	8006372 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006342:	6839      	ldr	r1, [r7, #0]
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 fbda 	bl	8006afe <USBD_CtlError>
                  break;
 800634a:	e054      	b.n	80063f6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800634c:	7bbb      	ldrb	r3, [r7, #14]
 800634e:	f003 020f 	and.w	r2, r3, #15
 8006352:	6879      	ldr	r1, [r7, #4]
 8006354:	4613      	mov	r3, r2
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	440b      	add	r3, r1
 800635e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d104      	bne.n	8006372 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006368:	6839      	ldr	r1, [r7, #0]
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fbc7 	bl	8006afe <USBD_CtlError>
                  break;
 8006370:	e041      	b.n	80063f6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006372:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006376:	2b00      	cmp	r3, #0
 8006378:	da0b      	bge.n	8006392 <USBD_StdEPReq+0x2b2>
 800637a:	7bbb      	ldrb	r3, [r7, #14]
 800637c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	3310      	adds	r3, #16
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	4413      	add	r3, r2
 800638e:	3304      	adds	r3, #4
 8006390:	e00b      	b.n	80063aa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006392:	7bbb      	ldrb	r3, [r7, #14]
 8006394:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006398:	4613      	mov	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	4413      	add	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	4413      	add	r3, r2
 80063a8:	3304      	adds	r3, #4
 80063aa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80063ac:	7bbb      	ldrb	r3, [r7, #14]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <USBD_StdEPReq+0x2d8>
 80063b2:	7bbb      	ldrb	r3, [r7, #14]
 80063b4:	2b80      	cmp	r3, #128	@ 0x80
 80063b6:	d103      	bne.n	80063c0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	2200      	movs	r2, #0
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	e00e      	b.n	80063de <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80063c0:	7bbb      	ldrb	r3, [r7, #14]
 80063c2:	4619      	mov	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f001 f9d1 	bl	800776c <USBD_LL_IsStallEP>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	2201      	movs	r2, #1
 80063d4:	601a      	str	r2, [r3, #0]
 80063d6:	e002      	b.n	80063de <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2200      	movs	r2, #0
 80063dc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	2202      	movs	r2, #2
 80063e2:	4619      	mov	r1, r3
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fc07 	bl	8006bf8 <USBD_CtlSendData>
              break;
 80063ea:	e004      	b.n	80063f6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80063ec:	6839      	ldr	r1, [r7, #0]
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 fb85 	bl	8006afe <USBD_CtlError>
              break;
 80063f4:	bf00      	nop
          }
          break;
 80063f6:	e004      	b.n	8006402 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80063f8:	6839      	ldr	r1, [r7, #0]
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 fb7f 	bl	8006afe <USBD_CtlError>
          break;
 8006400:	bf00      	nop
      }
      break;
 8006402:	e005      	b.n	8006410 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006404:	6839      	ldr	r1, [r7, #0]
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 fb79 	bl	8006afe <USBD_CtlError>
      break;
 800640c:	e000      	b.n	8006410 <USBD_StdEPReq+0x330>
      break;
 800640e:	bf00      	nop
  }

  return ret;
 8006410:	7bfb      	ldrb	r3, [r7, #15]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
	...

0800641c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800642a:	2300      	movs	r3, #0
 800642c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	885b      	ldrh	r3, [r3, #2]
 8006436:	0a1b      	lsrs	r3, r3, #8
 8006438:	b29b      	uxth	r3, r3
 800643a:	3b01      	subs	r3, #1
 800643c:	2b0e      	cmp	r3, #14
 800643e:	f200 8152 	bhi.w	80066e6 <USBD_GetDescriptor+0x2ca>
 8006442:	a201      	add	r2, pc, #4	@ (adr r2, 8006448 <USBD_GetDescriptor+0x2c>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	080064b9 	.word	0x080064b9
 800644c:	080064d1 	.word	0x080064d1
 8006450:	08006511 	.word	0x08006511
 8006454:	080066e7 	.word	0x080066e7
 8006458:	080066e7 	.word	0x080066e7
 800645c:	08006687 	.word	0x08006687
 8006460:	080066b3 	.word	0x080066b3
 8006464:	080066e7 	.word	0x080066e7
 8006468:	080066e7 	.word	0x080066e7
 800646c:	080066e7 	.word	0x080066e7
 8006470:	080066e7 	.word	0x080066e7
 8006474:	080066e7 	.word	0x080066e7
 8006478:	080066e7 	.word	0x080066e7
 800647c:	080066e7 	.word	0x080066e7
 8006480:	08006485 	.word	0x08006485
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00b      	beq.n	80064a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	7c12      	ldrb	r2, [r2, #16]
 800649c:	f107 0108 	add.w	r1, r7, #8
 80064a0:	4610      	mov	r0, r2
 80064a2:	4798      	blx	r3
 80064a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80064a6:	e126      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80064a8:	6839      	ldr	r1, [r7, #0]
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fb27 	bl	8006afe <USBD_CtlError>
        err++;
 80064b0:	7afb      	ldrb	r3, [r7, #11]
 80064b2:	3301      	adds	r3, #1
 80064b4:	72fb      	strb	r3, [r7, #11]
      break;
 80064b6:	e11e      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	7c12      	ldrb	r2, [r2, #16]
 80064c4:	f107 0108 	add.w	r1, r7, #8
 80064c8:	4610      	mov	r0, r2
 80064ca:	4798      	blx	r3
 80064cc:	60f8      	str	r0, [r7, #12]
      break;
 80064ce:	e112      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	7c1b      	ldrb	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10d      	bne.n	80064f4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e0:	f107 0208 	add.w	r2, r7, #8
 80064e4:	4610      	mov	r0, r2
 80064e6:	4798      	blx	r3
 80064e8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3301      	adds	r3, #1
 80064ee:	2202      	movs	r2, #2
 80064f0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80064f2:	e100      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	f107 0208 	add.w	r2, r7, #8
 8006500:	4610      	mov	r0, r2
 8006502:	4798      	blx	r3
 8006504:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3301      	adds	r3, #1
 800650a:	2202      	movs	r2, #2
 800650c:	701a      	strb	r2, [r3, #0]
      break;
 800650e:	e0f2      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	885b      	ldrh	r3, [r3, #2]
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b05      	cmp	r3, #5
 8006518:	f200 80ac 	bhi.w	8006674 <USBD_GetDescriptor+0x258>
 800651c:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <USBD_GetDescriptor+0x108>)
 800651e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006522:	bf00      	nop
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006571 	.word	0x08006571
 800652c:	080065a5 	.word	0x080065a5
 8006530:	080065d9 	.word	0x080065d9
 8006534:	0800660d 	.word	0x0800660d
 8006538:	08006641 	.word	0x08006641
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00b      	beq.n	8006560 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	7c12      	ldrb	r2, [r2, #16]
 8006554:	f107 0108 	add.w	r1, r7, #8
 8006558:	4610      	mov	r0, r2
 800655a:	4798      	blx	r3
 800655c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800655e:	e091      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006560:	6839      	ldr	r1, [r7, #0]
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 facb 	bl	8006afe <USBD_CtlError>
            err++;
 8006568:	7afb      	ldrb	r3, [r7, #11]
 800656a:	3301      	adds	r3, #1
 800656c:	72fb      	strb	r3, [r7, #11]
          break;
 800656e:	e089      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	7c12      	ldrb	r2, [r2, #16]
 8006588:	f107 0108 	add.w	r1, r7, #8
 800658c:	4610      	mov	r0, r2
 800658e:	4798      	blx	r3
 8006590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006592:	e077      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fab1 	bl	8006afe <USBD_CtlError>
            err++;
 800659c:	7afb      	ldrb	r3, [r7, #11]
 800659e:	3301      	adds	r3, #1
 80065a0:	72fb      	strb	r3, [r7, #11]
          break;
 80065a2:	e06f      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	7c12      	ldrb	r2, [r2, #16]
 80065bc:	f107 0108 	add.w	r1, r7, #8
 80065c0:	4610      	mov	r0, r2
 80065c2:	4798      	blx	r3
 80065c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065c6:	e05d      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa97 	bl	8006afe <USBD_CtlError>
            err++;
 80065d0:	7afb      	ldrb	r3, [r7, #11]
 80065d2:	3301      	adds	r3, #1
 80065d4:	72fb      	strb	r3, [r7, #11]
          break;
 80065d6:	e055      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00b      	beq.n	80065fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	7c12      	ldrb	r2, [r2, #16]
 80065f0:	f107 0108 	add.w	r1, r7, #8
 80065f4:	4610      	mov	r0, r2
 80065f6:	4798      	blx	r3
 80065f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065fa:	e043      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fa7d 	bl	8006afe <USBD_CtlError>
            err++;
 8006604:	7afb      	ldrb	r3, [r7, #11]
 8006606:	3301      	adds	r3, #1
 8006608:	72fb      	strb	r3, [r7, #11]
          break;
 800660a:	e03b      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00b      	beq.n	8006630 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	7c12      	ldrb	r2, [r2, #16]
 8006624:	f107 0108 	add.w	r1, r7, #8
 8006628:	4610      	mov	r0, r2
 800662a:	4798      	blx	r3
 800662c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800662e:	e029      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fa63 	bl	8006afe <USBD_CtlError>
            err++;
 8006638:	7afb      	ldrb	r3, [r7, #11]
 800663a:	3301      	adds	r3, #1
 800663c:	72fb      	strb	r3, [r7, #11]
          break;
 800663e:	e021      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00b      	beq.n	8006664 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	7c12      	ldrb	r2, [r2, #16]
 8006658:	f107 0108 	add.w	r1, r7, #8
 800665c:	4610      	mov	r0, r2
 800665e:	4798      	blx	r3
 8006660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006662:	e00f      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006664:	6839      	ldr	r1, [r7, #0]
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fa49 	bl	8006afe <USBD_CtlError>
            err++;
 800666c:	7afb      	ldrb	r3, [r7, #11]
 800666e:	3301      	adds	r3, #1
 8006670:	72fb      	strb	r3, [r7, #11]
          break;
 8006672:	e007      	b.n	8006684 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fa41 	bl	8006afe <USBD_CtlError>
          err++;
 800667c:	7afb      	ldrb	r3, [r7, #11]
 800667e:	3301      	adds	r3, #1
 8006680:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006682:	bf00      	nop
      }
      break;
 8006684:	e037      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	7c1b      	ldrb	r3, [r3, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d109      	bne.n	80066a2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006696:	f107 0208 	add.w	r2, r7, #8
 800669a:	4610      	mov	r0, r2
 800669c:	4798      	blx	r3
 800669e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066a0:	e029      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fa2a 	bl	8006afe <USBD_CtlError>
        err++;
 80066aa:	7afb      	ldrb	r3, [r7, #11]
 80066ac:	3301      	adds	r3, #1
 80066ae:	72fb      	strb	r3, [r7, #11]
      break;
 80066b0:	e021      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	7c1b      	ldrb	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10d      	bne.n	80066d6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c2:	f107 0208 	add.w	r2, r7, #8
 80066c6:	4610      	mov	r0, r2
 80066c8:	4798      	blx	r3
 80066ca:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	3301      	adds	r3, #1
 80066d0:	2207      	movs	r2, #7
 80066d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066d4:	e00f      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066d6:	6839      	ldr	r1, [r7, #0]
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 fa10 	bl	8006afe <USBD_CtlError>
        err++;
 80066de:	7afb      	ldrb	r3, [r7, #11]
 80066e0:	3301      	adds	r3, #1
 80066e2:	72fb      	strb	r3, [r7, #11]
      break;
 80066e4:	e007      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80066e6:	6839      	ldr	r1, [r7, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fa08 	bl	8006afe <USBD_CtlError>
      err++;
 80066ee:	7afb      	ldrb	r3, [r7, #11]
 80066f0:	3301      	adds	r3, #1
 80066f2:	72fb      	strb	r3, [r7, #11]
      break;
 80066f4:	bf00      	nop
  }

  if (err != 0U)
 80066f6:	7afb      	ldrb	r3, [r7, #11]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d11e      	bne.n	800673a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	88db      	ldrh	r3, [r3, #6]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d016      	beq.n	8006732 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006704:	893b      	ldrh	r3, [r7, #8]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00e      	beq.n	8006728 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	88da      	ldrh	r2, [r3, #6]
 800670e:	893b      	ldrh	r3, [r7, #8]
 8006710:	4293      	cmp	r3, r2
 8006712:	bf28      	it	cs
 8006714:	4613      	movcs	r3, r2
 8006716:	b29b      	uxth	r3, r3
 8006718:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800671a:	893b      	ldrh	r3, [r7, #8]
 800671c:	461a      	mov	r2, r3
 800671e:	68f9      	ldr	r1, [r7, #12]
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fa69 	bl	8006bf8 <USBD_CtlSendData>
 8006726:	e009      	b.n	800673c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f9e7 	bl	8006afe <USBD_CtlError>
 8006730:	e004      	b.n	800673c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 faba 	bl	8006cac <USBD_CtlSendStatus>
 8006738:	e000      	b.n	800673c <USBD_GetDescriptor+0x320>
    return;
 800673a:	bf00      	nop
  }
}
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop

08006744 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	889b      	ldrh	r3, [r3, #4]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d131      	bne.n	80067ba <USBD_SetAddress+0x76>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	88db      	ldrh	r3, [r3, #6]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d12d      	bne.n	80067ba <USBD_SetAddress+0x76>
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	885b      	ldrh	r3, [r3, #2]
 8006762:	2b7f      	cmp	r3, #127	@ 0x7f
 8006764:	d829      	bhi.n	80067ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	885b      	ldrh	r3, [r3, #2]
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006770:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b03      	cmp	r3, #3
 800677c:	d104      	bne.n	8006788 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f9bc 	bl	8006afe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006786:	e01d      	b.n	80067c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	7bfa      	ldrb	r2, [r7, #15]
 800678c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006790:	7bfb      	ldrb	r3, [r7, #15]
 8006792:	4619      	mov	r1, r3
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f001 f815 	bl	80077c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 fa86 	bl	8006cac <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2202      	movs	r2, #2
 80067aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ae:	e009      	b.n	80067c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067b8:	e004      	b.n	80067c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f99e 	bl	8006afe <USBD_CtlError>
  }
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	885b      	ldrh	r3, [r3, #2]
 80067de:	b2da      	uxtb	r2, r3
 80067e0:	4b4e      	ldr	r3, [pc, #312]	@ (800691c <USBD_SetConfig+0x150>)
 80067e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80067e4:	4b4d      	ldr	r3, [pc, #308]	@ (800691c <USBD_SetConfig+0x150>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d905      	bls.n	80067f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f985 	bl	8006afe <USBD_CtlError>
    return USBD_FAIL;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e08c      	b.n	8006912 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d002      	beq.n	800680a <USBD_SetConfig+0x3e>
 8006804:	2b03      	cmp	r3, #3
 8006806:	d029      	beq.n	800685c <USBD_SetConfig+0x90>
 8006808:	e075      	b.n	80068f6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800680a:	4b44      	ldr	r3, [pc, #272]	@ (800691c <USBD_SetConfig+0x150>)
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d020      	beq.n	8006854 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006812:	4b42      	ldr	r3, [pc, #264]	@ (800691c <USBD_SetConfig+0x150>)
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	461a      	mov	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800681c:	4b3f      	ldr	r3, [pc, #252]	@ (800691c <USBD_SetConfig+0x150>)
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	4619      	mov	r1, r3
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7fe ffb9 	bl	800579a <USBD_SetClassConfig>
 8006828:	4603      	mov	r3, r0
 800682a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800682c:	7bfb      	ldrb	r3, [r7, #15]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d008      	beq.n	8006844 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006832:	6839      	ldr	r1, [r7, #0]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f962 	bl	8006afe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2202      	movs	r2, #2
 800683e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006842:	e065      	b.n	8006910 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fa31 	bl	8006cac <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2203      	movs	r2, #3
 800684e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006852:	e05d      	b.n	8006910 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fa29 	bl	8006cac <USBD_CtlSendStatus>
      break;
 800685a:	e059      	b.n	8006910 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800685c:	4b2f      	ldr	r3, [pc, #188]	@ (800691c <USBD_SetConfig+0x150>)
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d112      	bne.n	800688a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2202      	movs	r2, #2
 8006868:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800686c:	4b2b      	ldr	r3, [pc, #172]	@ (800691c <USBD_SetConfig+0x150>)
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	461a      	mov	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006876:	4b29      	ldr	r3, [pc, #164]	@ (800691c <USBD_SetConfig+0x150>)
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	4619      	mov	r1, r3
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7fe ffa8 	bl	80057d2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fa12 	bl	8006cac <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006888:	e042      	b.n	8006910 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800688a:	4b24      	ldr	r3, [pc, #144]	@ (800691c <USBD_SetConfig+0x150>)
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	461a      	mov	r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	429a      	cmp	r2, r3
 8006896:	d02a      	beq.n	80068ee <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	b2db      	uxtb	r3, r3
 800689e:	4619      	mov	r1, r3
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7fe ff96 	bl	80057d2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80068a6:	4b1d      	ldr	r3, [pc, #116]	@ (800691c <USBD_SetConfig+0x150>)
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80068b0:	4b1a      	ldr	r3, [pc, #104]	@ (800691c <USBD_SetConfig+0x150>)
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	4619      	mov	r1, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7fe ff6f 	bl	800579a <USBD_SetClassConfig>
 80068bc:	4603      	mov	r3, r0
 80068be:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80068c0:	7bfb      	ldrb	r3, [r7, #15]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00f      	beq.n	80068e6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80068c6:	6839      	ldr	r1, [r7, #0]
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f918 	bl	8006afe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fe ff7b 	bl	80057d2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80068e4:	e014      	b.n	8006910 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f9e0 	bl	8006cac <USBD_CtlSendStatus>
      break;
 80068ec:	e010      	b.n	8006910 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 f9dc 	bl	8006cac <USBD_CtlSendStatus>
      break;
 80068f4:	e00c      	b.n	8006910 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80068f6:	6839      	ldr	r1, [r7, #0]
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 f900 	bl	8006afe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80068fe:	4b07      	ldr	r3, [pc, #28]	@ (800691c <USBD_SetConfig+0x150>)
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7fe ff64 	bl	80057d2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800690a:	2303      	movs	r3, #3
 800690c:	73fb      	strb	r3, [r7, #15]
      break;
 800690e:	bf00      	nop
  }

  return ret;
 8006910:	7bfb      	ldrb	r3, [r7, #15]
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	2000018c 	.word	0x2000018c

08006920 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	88db      	ldrh	r3, [r3, #6]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d004      	beq.n	800693c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006932:	6839      	ldr	r1, [r7, #0]
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f8e2 	bl	8006afe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800693a:	e023      	b.n	8006984 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006942:	b2db      	uxtb	r3, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	dc02      	bgt.n	800694e <USBD_GetConfig+0x2e>
 8006948:	2b00      	cmp	r3, #0
 800694a:	dc03      	bgt.n	8006954 <USBD_GetConfig+0x34>
 800694c:	e015      	b.n	800697a <USBD_GetConfig+0x5a>
 800694e:	2b03      	cmp	r3, #3
 8006950:	d00b      	beq.n	800696a <USBD_GetConfig+0x4a>
 8006952:	e012      	b.n	800697a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	3308      	adds	r3, #8
 800695e:	2201      	movs	r2, #1
 8006960:	4619      	mov	r1, r3
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 f948 	bl	8006bf8 <USBD_CtlSendData>
        break;
 8006968:	e00c      	b.n	8006984 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3304      	adds	r3, #4
 800696e:	2201      	movs	r2, #1
 8006970:	4619      	mov	r1, r3
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f940 	bl	8006bf8 <USBD_CtlSendData>
        break;
 8006978:	e004      	b.n	8006984 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800697a:	6839      	ldr	r1, [r7, #0]
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f8be 	bl	8006afe <USBD_CtlError>
        break;
 8006982:	bf00      	nop
}
 8006984:	bf00      	nop
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800699c:	b2db      	uxtb	r3, r3
 800699e:	3b01      	subs	r3, #1
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d81e      	bhi.n	80069e2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	88db      	ldrh	r3, [r3, #6]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d004      	beq.n	80069b6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f8a5 	bl	8006afe <USBD_CtlError>
        break;
 80069b4:	e01a      	b.n	80069ec <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d005      	beq.n	80069d2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	68db      	ldr	r3, [r3, #12]
 80069ca:	f043 0202 	orr.w	r2, r3, #2
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	330c      	adds	r3, #12
 80069d6:	2202      	movs	r2, #2
 80069d8:	4619      	mov	r1, r3
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f90c 	bl	8006bf8 <USBD_CtlSendData>
      break;
 80069e0:	e004      	b.n	80069ec <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80069e2:	6839      	ldr	r1, [r7, #0]
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 f88a 	bl	8006afe <USBD_CtlError>
      break;
 80069ea:	bf00      	nop
  }
}
 80069ec:	bf00      	nop
 80069ee:	3708      	adds	r7, #8
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
 80069fc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	885b      	ldrh	r3, [r3, #2]
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d107      	bne.n	8006a16 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f94c 	bl	8006cac <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006a14:	e013      	b.n	8006a3e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	885b      	ldrh	r3, [r3, #2]
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d10b      	bne.n	8006a36 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	889b      	ldrh	r3, [r3, #4]
 8006a22:	0a1b      	lsrs	r3, r3, #8
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f93c 	bl	8006cac <USBD_CtlSendStatus>
}
 8006a34:	e003      	b.n	8006a3e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006a36:	6839      	ldr	r1, [r7, #0]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f860 	bl	8006afe <USBD_CtlError>
}
 8006a3e:	bf00      	nop
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b082      	sub	sp, #8
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d80b      	bhi.n	8006a76 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	885b      	ldrh	r3, [r3, #2]
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d10c      	bne.n	8006a80 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 f91c 	bl	8006cac <USBD_CtlSendStatus>
      }
      break;
 8006a74:	e004      	b.n	8006a80 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006a76:	6839      	ldr	r1, [r7, #0]
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 f840 	bl	8006afe <USBD_CtlError>
      break;
 8006a7e:	e000      	b.n	8006a82 <USBD_ClrFeature+0x3c>
      break;
 8006a80:	bf00      	nop
  }
}
 8006a82:	bf00      	nop
 8006a84:	3708      	adds	r7, #8
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b084      	sub	sp, #16
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
 8006a92:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	781a      	ldrb	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	781a      	ldrb	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f7ff fa16 	bl	8005ee6 <SWAPBYTE>
 8006aba:	4603      	mov	r3, r0
 8006abc:	461a      	mov	r2, r3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	3301      	adds	r3, #1
 8006acc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006ace:	68f8      	ldr	r0, [r7, #12]
 8006ad0:	f7ff fa09 	bl	8005ee6 <SWAPBYTE>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f7ff f9fc 	bl	8005ee6 <SWAPBYTE>
 8006aee:	4603      	mov	r3, r0
 8006af0:	461a      	mov	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	80da      	strh	r2, [r3, #6]
}
 8006af6:	bf00      	nop
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b082      	sub	sp, #8
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b08:	2180      	movs	r1, #128	@ 0x80
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fdc2 	bl	8007694 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006b10:	2100      	movs	r1, #0
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fdbe 	bl	8007694 <USBD_LL_StallEP>
}
 8006b18:	bf00      	nop
 8006b1a:	3708      	adds	r7, #8
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}

08006b20 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d042      	beq.n	8006bbc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006b3a:	6938      	ldr	r0, [r7, #16]
 8006b3c:	f000 f842 	bl	8006bc4 <USBD_GetLen>
 8006b40:	4603      	mov	r3, r0
 8006b42:	3301      	adds	r3, #1
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b4a:	d808      	bhi.n	8006b5e <USBD_GetString+0x3e>
 8006b4c:	6938      	ldr	r0, [r7, #16]
 8006b4e:	f000 f839 	bl	8006bc4 <USBD_GetLen>
 8006b52:	4603      	mov	r3, r0
 8006b54:	3301      	adds	r3, #1
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	005b      	lsls	r3, r3, #1
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	e001      	b.n	8006b62 <USBD_GetString+0x42>
 8006b5e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006b66:	7dfb      	ldrb	r3, [r7, #23]
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	7812      	ldrb	r2, [r2, #0]
 8006b70:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b72:	7dfb      	ldrb	r3, [r7, #23]
 8006b74:	3301      	adds	r3, #1
 8006b76:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006b78:	7dfb      	ldrb	r3, [r7, #23]
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	2203      	movs	r2, #3
 8006b80:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	3301      	adds	r3, #1
 8006b86:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006b88:	e013      	b.n	8006bb2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8006b8a:	7dfb      	ldrb	r3, [r7, #23]
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	4413      	add	r3, r2
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	7812      	ldrb	r2, [r2, #0]
 8006b94:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	613b      	str	r3, [r7, #16]
    idx++;
 8006b9c:	7dfb      	ldrb	r3, [r7, #23]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006ba2:	7dfb      	ldrb	r3, [r7, #23]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	4413      	add	r3, r2
 8006ba8:	2200      	movs	r2, #0
 8006baa:	701a      	strb	r2, [r3, #0]
    idx++;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1e7      	bne.n	8006b8a <USBD_GetString+0x6a>
 8006bba:	e000      	b.n	8006bbe <USBD_GetString+0x9e>
    return;
 8006bbc:	bf00      	nop
  }
}
 8006bbe:	3718      	adds	r7, #24
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006bd4:	e005      	b.n	8006be2 <USBD_GetLen+0x1e>
  {
    len++;
 8006bd6:	7bfb      	ldrb	r3, [r7, #15]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1f5      	bne.n	8006bd6 <USBD_GetLen+0x12>
  }

  return len;
 8006bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3714      	adds	r7, #20
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2202      	movs	r2, #2
 8006c08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68ba      	ldr	r2, [r7, #8]
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f000 fe06 	bl	8007830 <USBD_LL_Transmit>

  return USBD_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b084      	sub	sp, #16
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	60f8      	str	r0, [r7, #12]
 8006c36:	60b9      	str	r1, [r7, #8]
 8006c38:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	2100      	movs	r1, #0
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 fdf5 	bl	8007830 <USBD_LL_Transmit>

  return USBD_OK;
 8006c46:	2300      	movs	r3, #0
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2203      	movs	r2, #3
 8006c60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	2100      	movs	r1, #0
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 fe10 	bl	80078a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c80:	2300      	movs	r3, #0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	60f8      	str	r0, [r7, #12]
 8006c92:	60b9      	str	r1, [r7, #8]
 8006c94:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	2100      	movs	r1, #0
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f000 fdff 	bl	80078a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	2100      	movs	r1, #0
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fdb4 	bl	8007830 <USBD_LL_Transmit>

  return USBD_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3708      	adds	r7, #8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b082      	sub	sp, #8
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2205      	movs	r2, #5
 8006cde:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	2100      	movs	r1, #0
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fdd9 	bl	80078a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3708      	adds	r7, #8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	4912      	ldr	r1, [pc, #72]	@ (8006d48 <MX_USB_DEVICE_Init+0x50>)
 8006d00:	4812      	ldr	r0, [pc, #72]	@ (8006d4c <MX_USB_DEVICE_Init+0x54>)
 8006d02:	f7fe fccd 	bl	80056a0 <USBD_Init>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d001      	beq.n	8006d10 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006d0c:	f7f9 fc4e 	bl	80005ac <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006d10:	490f      	ldr	r1, [pc, #60]	@ (8006d50 <MX_USB_DEVICE_Init+0x58>)
 8006d12:	480e      	ldr	r0, [pc, #56]	@ (8006d4c <MX_USB_DEVICE_Init+0x54>)
 8006d14:	f7fe fcf4 	bl	8005700 <USBD_RegisterClass>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006d1e:	f7f9 fc45 	bl	80005ac <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006d22:	490c      	ldr	r1, [pc, #48]	@ (8006d54 <MX_USB_DEVICE_Init+0x5c>)
 8006d24:	4809      	ldr	r0, [pc, #36]	@ (8006d4c <MX_USB_DEVICE_Init+0x54>)
 8006d26:	f7fe fbeb 	bl	8005500 <USBD_CDC_RegisterInterface>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006d30:	f7f9 fc3c 	bl	80005ac <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006d34:	4805      	ldr	r0, [pc, #20]	@ (8006d4c <MX_USB_DEVICE_Init+0x54>)
 8006d36:	f7fe fd19 	bl	800576c <USBD_Start>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006d40:	f7f9 fc34 	bl	80005ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006d44:	bf00      	nop
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	200000ac 	.word	0x200000ac
 8006d4c:	20000190 	.word	0x20000190
 8006d50:	20000018 	.word	0x20000018
 8006d54:	20000098 	.word	0x20000098

08006d58 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	4905      	ldr	r1, [pc, #20]	@ (8006d74 <CDC_Init_FS+0x1c>)
 8006d60:	4805      	ldr	r0, [pc, #20]	@ (8006d78 <CDC_Init_FS+0x20>)
 8006d62:	f7fe fbe7 	bl	8005534 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006d66:	4905      	ldr	r1, [pc, #20]	@ (8006d7c <CDC_Init_FS+0x24>)
 8006d68:	4803      	ldr	r0, [pc, #12]	@ (8006d78 <CDC_Init_FS+0x20>)
 8006d6a:	f7fe fc05 	bl	8005578 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006d6e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	200004ac 	.word	0x200004ac
 8006d78:	20000190 	.word	0x20000190
 8006d7c:	2000046c 	.word	0x2000046c

08006d80 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006d80:	b480      	push	{r7}
 8006d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006d84:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	4603      	mov	r3, r0
 8006d98:	6039      	str	r1, [r7, #0]
 8006d9a:	71fb      	strb	r3, [r7, #7]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006da0:	79fb      	ldrb	r3, [r7, #7]
 8006da2:	2b23      	cmp	r3, #35	@ 0x23
 8006da4:	d84a      	bhi.n	8006e3c <CDC_Control_FS+0xac>
 8006da6:	a201      	add	r2, pc, #4	@ (adr r2, 8006dac <CDC_Control_FS+0x1c>)
 8006da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dac:	08006e3d 	.word	0x08006e3d
 8006db0:	08006e3d 	.word	0x08006e3d
 8006db4:	08006e3d 	.word	0x08006e3d
 8006db8:	08006e3d 	.word	0x08006e3d
 8006dbc:	08006e3d 	.word	0x08006e3d
 8006dc0:	08006e3d 	.word	0x08006e3d
 8006dc4:	08006e3d 	.word	0x08006e3d
 8006dc8:	08006e3d 	.word	0x08006e3d
 8006dcc:	08006e3d 	.word	0x08006e3d
 8006dd0:	08006e3d 	.word	0x08006e3d
 8006dd4:	08006e3d 	.word	0x08006e3d
 8006dd8:	08006e3d 	.word	0x08006e3d
 8006ddc:	08006e3d 	.word	0x08006e3d
 8006de0:	08006e3d 	.word	0x08006e3d
 8006de4:	08006e3d 	.word	0x08006e3d
 8006de8:	08006e3d 	.word	0x08006e3d
 8006dec:	08006e3d 	.word	0x08006e3d
 8006df0:	08006e3d 	.word	0x08006e3d
 8006df4:	08006e3d 	.word	0x08006e3d
 8006df8:	08006e3d 	.word	0x08006e3d
 8006dfc:	08006e3d 	.word	0x08006e3d
 8006e00:	08006e3d 	.word	0x08006e3d
 8006e04:	08006e3d 	.word	0x08006e3d
 8006e08:	08006e3d 	.word	0x08006e3d
 8006e0c:	08006e3d 	.word	0x08006e3d
 8006e10:	08006e3d 	.word	0x08006e3d
 8006e14:	08006e3d 	.word	0x08006e3d
 8006e18:	08006e3d 	.word	0x08006e3d
 8006e1c:	08006e3d 	.word	0x08006e3d
 8006e20:	08006e3d 	.word	0x08006e3d
 8006e24:	08006e3d 	.word	0x08006e3d
 8006e28:	08006e3d 	.word	0x08006e3d
 8006e2c:	08006e3d 	.word	0x08006e3d
 8006e30:	08006e3d 	.word	0x08006e3d
 8006e34:	08006e3d 	.word	0x08006e3d
 8006e38:	08006e3d 	.word	0x08006e3d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006e3c:	bf00      	nop
  }

  return (USBD_OK);
 8006e3e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006e56:	6879      	ldr	r1, [r7, #4]
 8006e58:	481a      	ldr	r0, [pc, #104]	@ (8006ec4 <CDC_Receive_FS+0x78>)
 8006e5a:	f7fe fb8d 	bl	8005578 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006e5e:	4819      	ldr	r0, [pc, #100]	@ (8006ec4 <CDC_Receive_FS+0x78>)
 8006e60:	f7fe fbe8 	bl	8005634 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	73fb      	strb	r3, [r7, #15]
  free(Buffer);                           // คืนหน่วยความจำเก่า (ถ้ามี)
 8006e6a:	4b17      	ldr	r3, [pc, #92]	@ (8006ec8 <CDC_Receive_FS+0x7c>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 fdd6 	bl	8007a20 <free>
  Buffer = (uint8_t*)malloc(len);         // จองหน่วยความจำใหม่
 8006e74:	7bfb      	ldrb	r3, [r7, #15]
 8006e76:	4618      	mov	r0, r3
 8006e78:	f000 fdca 	bl	8007a10 <malloc>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	461a      	mov	r2, r3
 8006e80:	4b11      	ldr	r3, [pc, #68]	@ (8006ec8 <CDC_Receive_FS+0x7c>)
 8006e82:	601a      	str	r2, [r3, #0]
  if (Buffer != NULL) {
 8006e84:	4b10      	ldr	r3, [pc, #64]	@ (8006ec8 <CDC_Receive_FS+0x7c>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00c      	beq.n	8006ea6 <CDC_Receive_FS+0x5a>
      memcpy(Buffer, Buf, len);           // copy ข้อมูล
 8006e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006ec8 <CDC_Receive_FS+0x7c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	7bfa      	ldrb	r2, [r7, #15]
 8006e92:	6879      	ldr	r1, [r7, #4]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f000 fecf 	bl	8007c38 <memcpy>
      Buflen = len;
 8006e9a:	7bfb      	ldrb	r3, [r7, #15]
 8006e9c:	4a0b      	ldr	r2, [pc, #44]	@ (8006ecc <CDC_Receive_FS+0x80>)
 8006e9e:	6013      	str	r3, [r2, #0]
      Flag = 1;
 8006ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed0 <CDC_Receive_FS+0x84>)
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	701a      	strb	r2, [r3, #0]
  }
  memset(Buf, 0, len);                    // clear buffer ชั่วคราว
 8006ea6:	7bfb      	ldrb	r3, [r7, #15]
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	2100      	movs	r1, #0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 fe6d 	bl	8007b8c <memset>
  Flag = 1 ;
 8006eb2:	4b07      	ldr	r3, [pc, #28]	@ (8006ed0 <CDC_Receive_FS+0x84>)
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8006eb8:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000190 	.word	0x20000190
 8006ec8:	20000178 	.word	0x20000178
 8006ecc:	2000017c 	.word	0x2000017c
 8006ed0:	20000180 	.word	0x20000180

08006ed4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	460b      	mov	r3, r1
 8006ede:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8006f1c <CDC_Transmit_FS+0x48>)
 8006ee6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006eea:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e00b      	b.n	8006f12 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006efa:	887b      	ldrh	r3, [r7, #2]
 8006efc:	461a      	mov	r2, r3
 8006efe:	6879      	ldr	r1, [r7, #4]
 8006f00:	4806      	ldr	r0, [pc, #24]	@ (8006f1c <CDC_Transmit_FS+0x48>)
 8006f02:	f7fe fb17 	bl	8005534 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006f06:	4805      	ldr	r0, [pc, #20]	@ (8006f1c <CDC_Transmit_FS+0x48>)
 8006f08:	f7fe fb54 	bl	80055b4 <USBD_CDC_TransmitPacket>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20000190 	.word	0x20000190

08006f20 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	4613      	mov	r3, r2
 8006f2c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	371c      	adds	r7, #28
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
	...

08006f44 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b083      	sub	sp, #12
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	6039      	str	r1, [r7, #0]
 8006f4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2212      	movs	r2, #18
 8006f54:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006f56:	4b03      	ldr	r3, [pc, #12]	@ (8006f64 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	200000cc 	.word	0x200000cc

08006f68 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	4603      	mov	r3, r0
 8006f70:	6039      	str	r1, [r7, #0]
 8006f72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	2204      	movs	r2, #4
 8006f78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006f7a:	4b03      	ldr	r3, [pc, #12]	@ (8006f88 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	200000ec 	.word	0x200000ec

08006f8c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	4603      	mov	r3, r0
 8006f94:	6039      	str	r1, [r7, #0]
 8006f96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006f98:	79fb      	ldrb	r3, [r7, #7]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d105      	bne.n	8006faa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006f9e:	683a      	ldr	r2, [r7, #0]
 8006fa0:	4907      	ldr	r1, [pc, #28]	@ (8006fc0 <USBD_FS_ProductStrDescriptor+0x34>)
 8006fa2:	4808      	ldr	r0, [pc, #32]	@ (8006fc4 <USBD_FS_ProductStrDescriptor+0x38>)
 8006fa4:	f7ff fdbc 	bl	8006b20 <USBD_GetString>
 8006fa8:	e004      	b.n	8006fb4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	4904      	ldr	r1, [pc, #16]	@ (8006fc0 <USBD_FS_ProductStrDescriptor+0x34>)
 8006fae:	4805      	ldr	r0, [pc, #20]	@ (8006fc4 <USBD_FS_ProductStrDescriptor+0x38>)
 8006fb0:	f7ff fdb6 	bl	8006b20 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006fb4:	4b02      	ldr	r3, [pc, #8]	@ (8006fc0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	200004ec 	.word	0x200004ec
 8006fc4:	08007e40 	.word	0x08007e40

08006fc8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	4603      	mov	r3, r0
 8006fd0:	6039      	str	r1, [r7, #0]
 8006fd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006fd4:	683a      	ldr	r2, [r7, #0]
 8006fd6:	4904      	ldr	r1, [pc, #16]	@ (8006fe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006fd8:	4804      	ldr	r0, [pc, #16]	@ (8006fec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006fda:	f7ff fda1 	bl	8006b20 <USBD_GetString>
  return USBD_StrDesc;
 8006fde:	4b02      	ldr	r3, [pc, #8]	@ (8006fe8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3708      	adds	r7, #8
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	200004ec 	.word	0x200004ec
 8006fec:	08007e58 	.word	0x08007e58

08006ff0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	6039      	str	r1, [r7, #0]
 8006ffa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	221a      	movs	r2, #26
 8007000:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007002:	f000 f855 	bl	80070b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007006:	4b02      	ldr	r3, [pc, #8]	@ (8007010 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007008:	4618      	mov	r0, r3
 800700a:	3708      	adds	r7, #8
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}
 8007010:	200000f0 	.word	0x200000f0

08007014 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b082      	sub	sp, #8
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	6039      	str	r1, [r7, #0]
 800701e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d105      	bne.n	8007032 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007026:	683a      	ldr	r2, [r7, #0]
 8007028:	4907      	ldr	r1, [pc, #28]	@ (8007048 <USBD_FS_ConfigStrDescriptor+0x34>)
 800702a:	4808      	ldr	r0, [pc, #32]	@ (800704c <USBD_FS_ConfigStrDescriptor+0x38>)
 800702c:	f7ff fd78 	bl	8006b20 <USBD_GetString>
 8007030:	e004      	b.n	800703c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	4904      	ldr	r1, [pc, #16]	@ (8007048 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007036:	4805      	ldr	r0, [pc, #20]	@ (800704c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007038:	f7ff fd72 	bl	8006b20 <USBD_GetString>
  }
  return USBD_StrDesc;
 800703c:	4b02      	ldr	r3, [pc, #8]	@ (8007048 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800703e:	4618      	mov	r0, r3
 8007040:	3708      	adds	r7, #8
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	200004ec 	.word	0x200004ec
 800704c:	08007e6c 	.word	0x08007e6c

08007050 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	4603      	mov	r3, r0
 8007058:	6039      	str	r1, [r7, #0]
 800705a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800705c:	79fb      	ldrb	r3, [r7, #7]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d105      	bne.n	800706e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	4907      	ldr	r1, [pc, #28]	@ (8007084 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007066:	4808      	ldr	r0, [pc, #32]	@ (8007088 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007068:	f7ff fd5a 	bl	8006b20 <USBD_GetString>
 800706c:	e004      	b.n	8007078 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	4904      	ldr	r1, [pc, #16]	@ (8007084 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007072:	4805      	ldr	r0, [pc, #20]	@ (8007088 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007074:	f7ff fd54 	bl	8006b20 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007078:	4b02      	ldr	r3, [pc, #8]	@ (8007084 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800707a:	4618      	mov	r0, r3
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	200004ec 	.word	0x200004ec
 8007088:	08007e78 	.word	0x08007e78

0800708c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	4603      	mov	r3, r0
 8007094:	6039      	str	r1, [r7, #0]
 8007096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	220c      	movs	r2, #12
 800709c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800709e:	4b03      	ldr	r3, [pc, #12]	@ (80070ac <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	370c      	adds	r7, #12
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr
 80070ac:	200000e0 	.word	0x200000e0

080070b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80070b6:	4b0f      	ldr	r3, [pc, #60]	@ (80070f4 <Get_SerialNum+0x44>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80070bc:	4b0e      	ldr	r3, [pc, #56]	@ (80070f8 <Get_SerialNum+0x48>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80070c2:	4b0e      	ldr	r3, [pc, #56]	@ (80070fc <Get_SerialNum+0x4c>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4413      	add	r3, r2
 80070ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d009      	beq.n	80070ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80070d6:	2208      	movs	r2, #8
 80070d8:	4909      	ldr	r1, [pc, #36]	@ (8007100 <Get_SerialNum+0x50>)
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 f814 	bl	8007108 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80070e0:	2204      	movs	r2, #4
 80070e2:	4908      	ldr	r1, [pc, #32]	@ (8007104 <Get_SerialNum+0x54>)
 80070e4:	68b8      	ldr	r0, [r7, #8]
 80070e6:	f000 f80f 	bl	8007108 <IntToUnicode>
  }
}
 80070ea:	bf00      	nop
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	1fff7590 	.word	0x1fff7590
 80070f8:	1fff7594 	.word	0x1fff7594
 80070fc:	1fff7598 	.word	0x1fff7598
 8007100:	200000f2 	.word	0x200000f2
 8007104:	20000102 	.word	0x20000102

08007108 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	4613      	mov	r3, r2
 8007114:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007116:	2300      	movs	r3, #0
 8007118:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800711a:	2300      	movs	r3, #0
 800711c:	75fb      	strb	r3, [r7, #23]
 800711e:	e027      	b.n	8007170 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	0f1b      	lsrs	r3, r3, #28
 8007124:	2b09      	cmp	r3, #9
 8007126:	d80b      	bhi.n	8007140 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	0f1b      	lsrs	r3, r3, #28
 800712c:	b2da      	uxtb	r2, r3
 800712e:	7dfb      	ldrb	r3, [r7, #23]
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	4619      	mov	r1, r3
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	440b      	add	r3, r1
 8007138:	3230      	adds	r2, #48	@ 0x30
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	701a      	strb	r2, [r3, #0]
 800713e:	e00a      	b.n	8007156 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	0f1b      	lsrs	r3, r3, #28
 8007144:	b2da      	uxtb	r2, r3
 8007146:	7dfb      	ldrb	r3, [r7, #23]
 8007148:	005b      	lsls	r3, r3, #1
 800714a:	4619      	mov	r1, r3
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	440b      	add	r3, r1
 8007150:	3237      	adds	r2, #55	@ 0x37
 8007152:	b2d2      	uxtb	r2, r2
 8007154:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	011b      	lsls	r3, r3, #4
 800715a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800715c:	7dfb      	ldrb	r3, [r7, #23]
 800715e:	005b      	lsls	r3, r3, #1
 8007160:	3301      	adds	r3, #1
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	4413      	add	r3, r2
 8007166:	2200      	movs	r2, #0
 8007168:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800716a:	7dfb      	ldrb	r3, [r7, #23]
 800716c:	3301      	adds	r3, #1
 800716e:	75fb      	strb	r3, [r7, #23]
 8007170:	7dfa      	ldrb	r2, [r7, #23]
 8007172:	79fb      	ldrb	r3, [r7, #7]
 8007174:	429a      	cmp	r2, r3
 8007176:	d3d3      	bcc.n	8007120 <IntToUnicode+0x18>
  }
}
 8007178:	bf00      	nop
 800717a:	bf00      	nop
 800717c:	371c      	adds	r7, #28
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
	...

08007188 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b0ae      	sub	sp, #184	@ 0xb8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007190:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007194:	2200      	movs	r2, #0
 8007196:	601a      	str	r2, [r3, #0]
 8007198:	605a      	str	r2, [r3, #4]
 800719a:	609a      	str	r2, [r3, #8]
 800719c:	60da      	str	r2, [r3, #12]
 800719e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80071a0:	f107 0318 	add.w	r3, r7, #24
 80071a4:	228c      	movs	r2, #140	@ 0x8c
 80071a6:	2100      	movs	r1, #0
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 fcef 	bl	8007b8c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071b6:	d173      	bne.n	80072a0 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80071b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80071be:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80071c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80071c6:	2301      	movs	r3, #1
 80071c8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80071ca:	2301      	movs	r3, #1
 80071cc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80071ce:	2318      	movs	r3, #24
 80071d0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80071d2:	2302      	movs	r3, #2
 80071d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80071d6:	2302      	movs	r3, #2
 80071d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80071da:	2302      	movs	r3, #2
 80071dc:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80071de:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80071e2:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80071e4:	f107 0318 	add.w	r3, r7, #24
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7fb fe45 	bl	8002e78 <HAL_RCCEx_PeriphCLKConfig>
 80071ee:	4603      	mov	r3, r0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d001      	beq.n	80071f8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80071f4:	f7f9 f9da 	bl	80005ac <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071f8:	4b2b      	ldr	r3, [pc, #172]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 80071fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071fc:	4a2a      	ldr	r2, [pc, #168]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007204:	4b28      	ldr	r3, [pc, #160]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	617b      	str	r3, [r7, #20]
 800720e:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007210:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007214:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007218:	2302      	movs	r3, #2
 800721a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800721e:	2300      	movs	r3, #0
 8007220:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007224:	2303      	movs	r3, #3
 8007226:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800722a:	230a      	movs	r3, #10
 800722c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007230:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007234:	4619      	mov	r1, r3
 8007236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800723a:	f7f9 fc37 	bl	8000aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800723e:	4b1a      	ldr	r3, [pc, #104]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007242:	4a19      	ldr	r2, [pc, #100]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007244:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800724a:	4b17      	ldr	r3, [pc, #92]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 800724c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800724e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007252:	613b      	str	r3, [r7, #16]
 8007254:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007256:	4b14      	ldr	r3, [pc, #80]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800725a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d114      	bne.n	800728c <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007262:	4b11      	ldr	r3, [pc, #68]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007266:	4a10      	ldr	r2, [pc, #64]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800726c:	6593      	str	r3, [r2, #88]	@ 0x58
 800726e:	4b0e      	ldr	r3, [pc, #56]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800727a:	f7fa ffcb 	bl	8002214 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800727e:	4b0a      	ldr	r3, [pc, #40]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007282:	4a09      	ldr	r2, [pc, #36]	@ (80072a8 <HAL_PCD_MspInit+0x120>)
 8007284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007288:	6593      	str	r3, [r2, #88]	@ 0x58
 800728a:	e001      	b.n	8007290 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800728c:	f7fa ffc2 	bl	8002214 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007290:	2200      	movs	r2, #0
 8007292:	2100      	movs	r1, #0
 8007294:	2043      	movs	r0, #67	@ 0x43
 8007296:	f7f9 fbd2 	bl	8000a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800729a:	2043      	movs	r0, #67	@ 0x43
 800729c:	f7f9 fbeb 	bl	8000a76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80072a0:	bf00      	nop
 80072a2:	37b8      	adds	r7, #184	@ 0xb8
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	40021000 	.word	0x40021000

080072ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80072c0:	4619      	mov	r1, r3
 80072c2:	4610      	mov	r0, r2
 80072c4:	f7fe fa9f 	bl	8005806 <USBD_LL_SetupStage>
}
 80072c8:	bf00      	nop
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80072e2:	78fa      	ldrb	r2, [r7, #3]
 80072e4:	6879      	ldr	r1, [r7, #4]
 80072e6:	4613      	mov	r3, r2
 80072e8:	00db      	lsls	r3, r3, #3
 80072ea:	4413      	add	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	440b      	add	r3, r1
 80072f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	78fb      	ldrb	r3, [r7, #3]
 80072f8:	4619      	mov	r1, r3
 80072fa:	f7fe fad9 	bl	80058b0 <USBD_LL_DataOutStage>
}
 80072fe:	bf00      	nop
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b082      	sub	sp, #8
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007318:	78fa      	ldrb	r2, [r7, #3]
 800731a:	6879      	ldr	r1, [r7, #4]
 800731c:	4613      	mov	r3, r2
 800731e:	00db      	lsls	r3, r3, #3
 8007320:	4413      	add	r3, r2
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	440b      	add	r3, r1
 8007326:	3320      	adds	r3, #32
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	78fb      	ldrb	r3, [r7, #3]
 800732c:	4619      	mov	r1, r3
 800732e:	f7fe fb72 	bl	8005a16 <USBD_LL_DataInStage>
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b082      	sub	sp, #8
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007348:	4618      	mov	r0, r3
 800734a:	f7fe fcac 	bl	8005ca6 <USBD_LL_SOF>
}
 800734e:	bf00      	nop
 8007350:	3708      	adds	r7, #8
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}

08007356 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b084      	sub	sp, #16
 800735a:	af00      	add	r7, sp, #0
 800735c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800735e:	2301      	movs	r3, #1
 8007360:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	79db      	ldrb	r3, [r3, #7]
 8007366:	2b02      	cmp	r3, #2
 8007368:	d001      	beq.n	800736e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800736a:	f7f9 f91f 	bl	80005ac <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007374:	7bfa      	ldrb	r2, [r7, #15]
 8007376:	4611      	mov	r1, r2
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe fc50 	bl	8005c1e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007384:	4618      	mov	r0, r3
 8007386:	f7fe fbf8 	bl	8005b7a <USBD_LL_Reset>
}
 800738a:	bf00      	nop
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
	...

08007394 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	6812      	ldr	r2, [r2, #0]
 80073aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073ae:	f043 0301 	orr.w	r3, r3, #1
 80073b2:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fe fc3f 	bl	8005c3e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	7adb      	ldrb	r3, [r3, #11]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d005      	beq.n	80073d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80073c8:	4b04      	ldr	r3, [pc, #16]	@ (80073dc <HAL_PCD_SuspendCallback+0x48>)
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	4a03      	ldr	r2, [pc, #12]	@ (80073dc <HAL_PCD_SuspendCallback+0x48>)
 80073ce:	f043 0306 	orr.w	r3, r3, #6
 80073d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80073d4:	bf00      	nop
 80073d6:	3708      	adds	r7, #8
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	e000ed00 	.word	0xe000ed00

080073e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	6812      	ldr	r2, [r2, #0]
 80073f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073fa:	f023 0301 	bic.w	r3, r3, #1
 80073fe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	7adb      	ldrb	r3, [r3, #11]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d007      	beq.n	8007418 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007408:	4b08      	ldr	r3, [pc, #32]	@ (800742c <HAL_PCD_ResumeCallback+0x4c>)
 800740a:	691b      	ldr	r3, [r3, #16]
 800740c:	4a07      	ldr	r2, [pc, #28]	@ (800742c <HAL_PCD_ResumeCallback+0x4c>)
 800740e:	f023 0306 	bic.w	r3, r3, #6
 8007412:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007414:	f000 faf6 	bl	8007a04 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe fc29 	bl	8005c76 <USBD_LL_Resume>
}
 8007424:	bf00      	nop
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	e000ed00 	.word	0xe000ed00

08007430 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007442:	78fa      	ldrb	r2, [r7, #3]
 8007444:	4611      	mov	r1, r2
 8007446:	4618      	mov	r0, r3
 8007448:	f7fe fc7f 	bl	8005d4a <USBD_LL_IsoOUTIncomplete>
}
 800744c:	bf00      	nop
 800744e:	3708      	adds	r7, #8
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007466:	78fa      	ldrb	r2, [r7, #3]
 8007468:	4611      	mov	r1, r2
 800746a:	4618      	mov	r0, r3
 800746c:	f7fe fc3b 	bl	8005ce6 <USBD_LL_IsoINIncomplete>
}
 8007470:	bf00      	nop
 8007472:	3708      	adds	r7, #8
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007486:	4618      	mov	r0, r3
 8007488:	f7fe fc91 	bl	8005dae <USBD_LL_DevConnected>
}
 800748c:	bf00      	nop
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fe fc8e 	bl	8005dc4 <USBD_LL_DevDisconnected>
}
 80074a8:	bf00      	nop
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d13c      	bne.n	800753a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80074c0:	4a20      	ldr	r2, [pc, #128]	@ (8007544 <USBD_LL_Init+0x94>)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007544 <USBD_LL_Init+0x94>)
 80074cc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80074d0:	4b1c      	ldr	r3, [pc, #112]	@ (8007544 <USBD_LL_Init+0x94>)
 80074d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80074d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80074d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007544 <USBD_LL_Init+0x94>)
 80074da:	2206      	movs	r2, #6
 80074dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80074de:	4b19      	ldr	r3, [pc, #100]	@ (8007544 <USBD_LL_Init+0x94>)
 80074e0:	2202      	movs	r2, #2
 80074e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80074e4:	4b17      	ldr	r3, [pc, #92]	@ (8007544 <USBD_LL_Init+0x94>)
 80074e6:	2202      	movs	r2, #2
 80074e8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80074ea:	4b16      	ldr	r3, [pc, #88]	@ (8007544 <USBD_LL_Init+0x94>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80074f0:	4b14      	ldr	r3, [pc, #80]	@ (8007544 <USBD_LL_Init+0x94>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80074f6:	4b13      	ldr	r3, [pc, #76]	@ (8007544 <USBD_LL_Init+0x94>)
 80074f8:	2200      	movs	r2, #0
 80074fa:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80074fc:	4b11      	ldr	r3, [pc, #68]	@ (8007544 <USBD_LL_Init+0x94>)
 80074fe:	2200      	movs	r2, #0
 8007500:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007502:	4b10      	ldr	r3, [pc, #64]	@ (8007544 <USBD_LL_Init+0x94>)
 8007504:	2200      	movs	r2, #0
 8007506:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007508:	4b0e      	ldr	r3, [pc, #56]	@ (8007544 <USBD_LL_Init+0x94>)
 800750a:	2200      	movs	r2, #0
 800750c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800750e:	480d      	ldr	r0, [pc, #52]	@ (8007544 <USBD_LL_Init+0x94>)
 8007510:	f7f9 fc76 	bl	8000e00 <HAL_PCD_Init>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800751a:	f7f9 f847 	bl	80005ac <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800751e:	2180      	movs	r1, #128	@ 0x80
 8007520:	4808      	ldr	r0, [pc, #32]	@ (8007544 <USBD_LL_Init+0x94>)
 8007522:	f7fa fdce 	bl	80020c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007526:	2240      	movs	r2, #64	@ 0x40
 8007528:	2100      	movs	r1, #0
 800752a:	4806      	ldr	r0, [pc, #24]	@ (8007544 <USBD_LL_Init+0x94>)
 800752c:	f7fa fd82 	bl	8002034 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007530:	2280      	movs	r2, #128	@ 0x80
 8007532:	2101      	movs	r1, #1
 8007534:	4803      	ldr	r0, [pc, #12]	@ (8007544 <USBD_LL_Init+0x94>)
 8007536:	f7fa fd7d 	bl	8002034 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3708      	adds	r7, #8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	200006ec 	.word	0x200006ec

08007548 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007550:	2300      	movs	r3, #0
 8007552:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007554:	2300      	movs	r3, #0
 8007556:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800755e:	4618      	mov	r0, r3
 8007560:	f7f9 fd5d 	bl	800101e <HAL_PCD_Start>
 8007564:	4603      	mov	r3, r0
 8007566:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007568:	7bbb      	ldrb	r3, [r7, #14]
 800756a:	2b03      	cmp	r3, #3
 800756c:	d816      	bhi.n	800759c <USBD_LL_Start+0x54>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <USBD_LL_Start+0x2c>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	08007585 	.word	0x08007585
 8007578:	0800758b 	.word	0x0800758b
 800757c:	08007591 	.word	0x08007591
 8007580:	08007597 	.word	0x08007597
    case HAL_OK :
      usb_status = USBD_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]
    break;
 8007588:	e00b      	b.n	80075a2 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800758a:	2303      	movs	r3, #3
 800758c:	73fb      	strb	r3, [r7, #15]
    break;
 800758e:	e008      	b.n	80075a2 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007590:	2301      	movs	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
    break;
 8007594:	e005      	b.n	80075a2 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007596:	2303      	movs	r3, #3
 8007598:	73fb      	strb	r3, [r7, #15]
    break;
 800759a:	e002      	b.n	80075a2 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800759c:	2303      	movs	r3, #3
 800759e:	73fb      	strb	r3, [r7, #15]
    break;
 80075a0:	bf00      	nop
  }
  return usb_status;
 80075a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3710      	adds	r7, #16
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	4608      	mov	r0, r1
 80075b6:	4611      	mov	r1, r2
 80075b8:	461a      	mov	r2, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	70fb      	strb	r3, [r7, #3]
 80075be:	460b      	mov	r3, r1
 80075c0:	70bb      	strb	r3, [r7, #2]
 80075c2:	4613      	mov	r3, r2
 80075c4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075ca:	2300      	movs	r3, #0
 80075cc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80075d4:	78bb      	ldrb	r3, [r7, #2]
 80075d6:	883a      	ldrh	r2, [r7, #0]
 80075d8:	78f9      	ldrb	r1, [r7, #3]
 80075da:	f7fa fa09 	bl	80019f0 <HAL_PCD_EP_Open>
 80075de:	4603      	mov	r3, r0
 80075e0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80075e2:	7bbb      	ldrb	r3, [r7, #14]
 80075e4:	2b03      	cmp	r3, #3
 80075e6:	d817      	bhi.n	8007618 <USBD_LL_OpenEP+0x6c>
 80075e8:	a201      	add	r2, pc, #4	@ (adr r2, 80075f0 <USBD_LL_OpenEP+0x44>)
 80075ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ee:	bf00      	nop
 80075f0:	08007601 	.word	0x08007601
 80075f4:	08007607 	.word	0x08007607
 80075f8:	0800760d 	.word	0x0800760d
 80075fc:	08007613 	.word	0x08007613
    case HAL_OK :
      usb_status = USBD_OK;
 8007600:	2300      	movs	r3, #0
 8007602:	73fb      	strb	r3, [r7, #15]
    break;
 8007604:	e00b      	b.n	800761e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007606:	2303      	movs	r3, #3
 8007608:	73fb      	strb	r3, [r7, #15]
    break;
 800760a:	e008      	b.n	800761e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800760c:	2301      	movs	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
    break;
 8007610:	e005      	b.n	800761e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007612:	2303      	movs	r3, #3
 8007614:	73fb      	strb	r3, [r7, #15]
    break;
 8007616:	e002      	b.n	800761e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007618:	2303      	movs	r3, #3
 800761a:	73fb      	strb	r3, [r7, #15]
    break;
 800761c:	bf00      	nop
  }
  return usb_status;
 800761e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	460b      	mov	r3, r1
 8007632:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007634:	2300      	movs	r3, #0
 8007636:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007638:	2300      	movs	r3, #0
 800763a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007642:	78fa      	ldrb	r2, [r7, #3]
 8007644:	4611      	mov	r1, r2
 8007646:	4618      	mov	r0, r3
 8007648:	f7fa fa3c 	bl	8001ac4 <HAL_PCD_EP_Close>
 800764c:	4603      	mov	r3, r0
 800764e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007650:	7bbb      	ldrb	r3, [r7, #14]
 8007652:	2b03      	cmp	r3, #3
 8007654:	d816      	bhi.n	8007684 <USBD_LL_CloseEP+0x5c>
 8007656:	a201      	add	r2, pc, #4	@ (adr r2, 800765c <USBD_LL_CloseEP+0x34>)
 8007658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800765c:	0800766d 	.word	0x0800766d
 8007660:	08007673 	.word	0x08007673
 8007664:	08007679 	.word	0x08007679
 8007668:	0800767f 	.word	0x0800767f
    case HAL_OK :
      usb_status = USBD_OK;
 800766c:	2300      	movs	r3, #0
 800766e:	73fb      	strb	r3, [r7, #15]
    break;
 8007670:	e00b      	b.n	800768a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007672:	2303      	movs	r3, #3
 8007674:	73fb      	strb	r3, [r7, #15]
    break;
 8007676:	e008      	b.n	800768a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007678:	2301      	movs	r3, #1
 800767a:	73fb      	strb	r3, [r7, #15]
    break;
 800767c:	e005      	b.n	800768a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800767e:	2303      	movs	r3, #3
 8007680:	73fb      	strb	r3, [r7, #15]
    break;
 8007682:	e002      	b.n	800768a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007684:	2303      	movs	r3, #3
 8007686:	73fb      	strb	r3, [r7, #15]
    break;
 8007688:	bf00      	nop
  }
  return usb_status;
 800768a:	7bfb      	ldrb	r3, [r7, #15]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076a4:	2300      	movs	r3, #0
 80076a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80076ae:	78fa      	ldrb	r2, [r7, #3]
 80076b0:	4611      	mov	r1, r2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f7fa facb 	bl	8001c4e <HAL_PCD_EP_SetStall>
 80076b8:	4603      	mov	r3, r0
 80076ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80076bc:	7bbb      	ldrb	r3, [r7, #14]
 80076be:	2b03      	cmp	r3, #3
 80076c0:	d816      	bhi.n	80076f0 <USBD_LL_StallEP+0x5c>
 80076c2:	a201      	add	r2, pc, #4	@ (adr r2, 80076c8 <USBD_LL_StallEP+0x34>)
 80076c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c8:	080076d9 	.word	0x080076d9
 80076cc:	080076df 	.word	0x080076df
 80076d0:	080076e5 	.word	0x080076e5
 80076d4:	080076eb 	.word	0x080076eb
    case HAL_OK :
      usb_status = USBD_OK;
 80076d8:	2300      	movs	r3, #0
 80076da:	73fb      	strb	r3, [r7, #15]
    break;
 80076dc:	e00b      	b.n	80076f6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076de:	2303      	movs	r3, #3
 80076e0:	73fb      	strb	r3, [r7, #15]
    break;
 80076e2:	e008      	b.n	80076f6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076e4:	2301      	movs	r3, #1
 80076e6:	73fb      	strb	r3, [r7, #15]
    break;
 80076e8:	e005      	b.n	80076f6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076ea:	2303      	movs	r3, #3
 80076ec:	73fb      	strb	r3, [r7, #15]
    break;
 80076ee:	e002      	b.n	80076f6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80076f0:	2303      	movs	r3, #3
 80076f2:	73fb      	strb	r3, [r7, #15]
    break;
 80076f4:	bf00      	nop
  }
  return usb_status;
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	460b      	mov	r3, r1
 800770a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800770c:	2300      	movs	r3, #0
 800770e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800771a:	78fa      	ldrb	r2, [r7, #3]
 800771c:	4611      	mov	r1, r2
 800771e:	4618      	mov	r0, r3
 8007720:	f7fa faf7 	bl	8001d12 <HAL_PCD_EP_ClrStall>
 8007724:	4603      	mov	r3, r0
 8007726:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007728:	7bbb      	ldrb	r3, [r7, #14]
 800772a:	2b03      	cmp	r3, #3
 800772c:	d816      	bhi.n	800775c <USBD_LL_ClearStallEP+0x5c>
 800772e:	a201      	add	r2, pc, #4	@ (adr r2, 8007734 <USBD_LL_ClearStallEP+0x34>)
 8007730:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007734:	08007745 	.word	0x08007745
 8007738:	0800774b 	.word	0x0800774b
 800773c:	08007751 	.word	0x08007751
 8007740:	08007757 	.word	0x08007757
    case HAL_OK :
      usb_status = USBD_OK;
 8007744:	2300      	movs	r3, #0
 8007746:	73fb      	strb	r3, [r7, #15]
    break;
 8007748:	e00b      	b.n	8007762 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800774a:	2303      	movs	r3, #3
 800774c:	73fb      	strb	r3, [r7, #15]
    break;
 800774e:	e008      	b.n	8007762 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007750:	2301      	movs	r3, #1
 8007752:	73fb      	strb	r3, [r7, #15]
    break;
 8007754:	e005      	b.n	8007762 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007756:	2303      	movs	r3, #3
 8007758:	73fb      	strb	r3, [r7, #15]
    break;
 800775a:	e002      	b.n	8007762 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800775c:	2303      	movs	r3, #3
 800775e:	73fb      	strb	r3, [r7, #15]
    break;
 8007760:	bf00      	nop
  }
  return usb_status;
 8007762:	7bfb      	ldrb	r3, [r7, #15]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800776c:	b480      	push	{r7}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	460b      	mov	r3, r1
 8007776:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800777e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007780:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007784:	2b00      	cmp	r3, #0
 8007786:	da0b      	bge.n	80077a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007788:	78fb      	ldrb	r3, [r7, #3]
 800778a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800778e:	68f9      	ldr	r1, [r7, #12]
 8007790:	4613      	mov	r3, r2
 8007792:	00db      	lsls	r3, r3, #3
 8007794:	4413      	add	r3, r2
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	440b      	add	r3, r1
 800779a:	3316      	adds	r3, #22
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	e00b      	b.n	80077b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80077a0:	78fb      	ldrb	r3, [r7, #3]
 80077a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077a6:	68f9      	ldr	r1, [r7, #12]
 80077a8:	4613      	mov	r3, r2
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	4413      	add	r3, r2
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	440b      	add	r3, r1
 80077b2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80077b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077d4:	2300      	movs	r3, #0
 80077d6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80077de:	78fa      	ldrb	r2, [r7, #3]
 80077e0:	4611      	mov	r1, r2
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fa f8e0 	bl	80019a8 <HAL_PCD_SetAddress>
 80077e8:	4603      	mov	r3, r0
 80077ea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80077ec:	7bbb      	ldrb	r3, [r7, #14]
 80077ee:	2b03      	cmp	r3, #3
 80077f0:	d816      	bhi.n	8007820 <USBD_LL_SetUSBAddress+0x5c>
 80077f2:	a201      	add	r2, pc, #4	@ (adr r2, 80077f8 <USBD_LL_SetUSBAddress+0x34>)
 80077f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f8:	08007809 	.word	0x08007809
 80077fc:	0800780f 	.word	0x0800780f
 8007800:	08007815 	.word	0x08007815
 8007804:	0800781b 	.word	0x0800781b
    case HAL_OK :
      usb_status = USBD_OK;
 8007808:	2300      	movs	r3, #0
 800780a:	73fb      	strb	r3, [r7, #15]
    break;
 800780c:	e00b      	b.n	8007826 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800780e:	2303      	movs	r3, #3
 8007810:	73fb      	strb	r3, [r7, #15]
    break;
 8007812:	e008      	b.n	8007826 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007814:	2301      	movs	r3, #1
 8007816:	73fb      	strb	r3, [r7, #15]
    break;
 8007818:	e005      	b.n	8007826 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800781a:	2303      	movs	r3, #3
 800781c:	73fb      	strb	r3, [r7, #15]
    break;
 800781e:	e002      	b.n	8007826 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007820:	2303      	movs	r3, #3
 8007822:	73fb      	strb	r3, [r7, #15]
    break;
 8007824:	bf00      	nop
  }
  return usb_status;
 8007826:	7bfb      	ldrb	r3, [r7, #15]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	607a      	str	r2, [r7, #4]
 800783a:	603b      	str	r3, [r7, #0]
 800783c:	460b      	mov	r3, r1
 800783e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007840:	2300      	movs	r3, #0
 8007842:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800784e:	7af9      	ldrb	r1, [r7, #11]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	f7fa f9ca 	bl	8001bec <HAL_PCD_EP_Transmit>
 8007858:	4603      	mov	r3, r0
 800785a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800785c:	7dbb      	ldrb	r3, [r7, #22]
 800785e:	2b03      	cmp	r3, #3
 8007860:	d816      	bhi.n	8007890 <USBD_LL_Transmit+0x60>
 8007862:	a201      	add	r2, pc, #4	@ (adr r2, 8007868 <USBD_LL_Transmit+0x38>)
 8007864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007868:	08007879 	.word	0x08007879
 800786c:	0800787f 	.word	0x0800787f
 8007870:	08007885 	.word	0x08007885
 8007874:	0800788b 	.word	0x0800788b
    case HAL_OK :
      usb_status = USBD_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	75fb      	strb	r3, [r7, #23]
    break;
 800787c:	e00b      	b.n	8007896 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800787e:	2303      	movs	r3, #3
 8007880:	75fb      	strb	r3, [r7, #23]
    break;
 8007882:	e008      	b.n	8007896 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007884:	2301      	movs	r3, #1
 8007886:	75fb      	strb	r3, [r7, #23]
    break;
 8007888:	e005      	b.n	8007896 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800788a:	2303      	movs	r3, #3
 800788c:	75fb      	strb	r3, [r7, #23]
    break;
 800788e:	e002      	b.n	8007896 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8007890:	2303      	movs	r3, #3
 8007892:	75fb      	strb	r3, [r7, #23]
    break;
 8007894:	bf00      	nop
  }
  return usb_status;
 8007896:	7dfb      	ldrb	r3, [r7, #23]
}
 8007898:	4618      	mov	r0, r3
 800789a:	3718      	adds	r7, #24
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}

080078a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b086      	sub	sp, #24
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	607a      	str	r2, [r7, #4]
 80078aa:	603b      	str	r3, [r7, #0]
 80078ac:	460b      	mov	r3, r1
 80078ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078b0:	2300      	movs	r3, #0
 80078b2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078b4:	2300      	movs	r3, #0
 80078b6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80078be:	7af9      	ldrb	r1, [r7, #11]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	f7fa f948 	bl	8001b58 <HAL_PCD_EP_Receive>
 80078c8:	4603      	mov	r3, r0
 80078ca:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80078cc:	7dbb      	ldrb	r3, [r7, #22]
 80078ce:	2b03      	cmp	r3, #3
 80078d0:	d816      	bhi.n	8007900 <USBD_LL_PrepareReceive+0x60>
 80078d2:	a201      	add	r2, pc, #4	@ (adr r2, 80078d8 <USBD_LL_PrepareReceive+0x38>)
 80078d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d8:	080078e9 	.word	0x080078e9
 80078dc:	080078ef 	.word	0x080078ef
 80078e0:	080078f5 	.word	0x080078f5
 80078e4:	080078fb 	.word	0x080078fb
    case HAL_OK :
      usb_status = USBD_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	75fb      	strb	r3, [r7, #23]
    break;
 80078ec:	e00b      	b.n	8007906 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80078ee:	2303      	movs	r3, #3
 80078f0:	75fb      	strb	r3, [r7, #23]
    break;
 80078f2:	e008      	b.n	8007906 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80078f4:	2301      	movs	r3, #1
 80078f6:	75fb      	strb	r3, [r7, #23]
    break;
 80078f8:	e005      	b.n	8007906 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80078fa:	2303      	movs	r3, #3
 80078fc:	75fb      	strb	r3, [r7, #23]
    break;
 80078fe:	e002      	b.n	8007906 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007900:	2303      	movs	r3, #3
 8007902:	75fb      	strb	r3, [r7, #23]
    break;
 8007904:	bf00      	nop
  }
  return usb_status;
 8007906:	7dfb      	ldrb	r3, [r7, #23]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3718      	adds	r7, #24
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b082      	sub	sp, #8
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007922:	78fa      	ldrb	r2, [r7, #3]
 8007924:	4611      	mov	r1, r2
 8007926:	4618      	mov	r0, r3
 8007928:	f7fa f948 	bl	8001bbc <HAL_PCD_EP_GetRxCount>
 800792c:	4603      	mov	r3, r0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3708      	adds	r7, #8
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
	...

08007938 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	460b      	mov	r3, r1
 8007942:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007944:	78fb      	ldrb	r3, [r7, #3]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d002      	beq.n	8007950 <HAL_PCDEx_LPM_Callback+0x18>
 800794a:	2b01      	cmp	r3, #1
 800794c:	d01f      	beq.n	800798e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800794e:	e03b      	b.n	80079c8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	7adb      	ldrb	r3, [r3, #11]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d007      	beq.n	8007968 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007958:	f000 f854 	bl	8007a04 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800795c:	4b1c      	ldr	r3, [pc, #112]	@ (80079d0 <HAL_PCDEx_LPM_Callback+0x98>)
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	4a1b      	ldr	r2, [pc, #108]	@ (80079d0 <HAL_PCDEx_LPM_Callback+0x98>)
 8007962:	f023 0306 	bic.w	r3, r3, #6
 8007966:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	687a      	ldr	r2, [r7, #4]
 8007974:	6812      	ldr	r2, [r2, #0]
 8007976:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800797a:	f023 0301 	bic.w	r3, r3, #1
 800797e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007986:	4618      	mov	r0, r3
 8007988:	f7fe f975 	bl	8005c76 <USBD_LL_Resume>
    break;
 800798c:	e01c      	b.n	80079c8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	687a      	ldr	r2, [r7, #4]
 800799a:	6812      	ldr	r2, [r2, #0]
 800799c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079a0:	f043 0301 	orr.w	r3, r3, #1
 80079a4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7fe f946 	bl	8005c3e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	7adb      	ldrb	r3, [r3, #11]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d005      	beq.n	80079c6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079ba:	4b05      	ldr	r3, [pc, #20]	@ (80079d0 <HAL_PCDEx_LPM_Callback+0x98>)
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	4a04      	ldr	r2, [pc, #16]	@ (80079d0 <HAL_PCDEx_LPM_Callback+0x98>)
 80079c0:	f043 0306 	orr.w	r3, r3, #6
 80079c4:	6113      	str	r3, [r2, #16]
    break;
 80079c6:	bf00      	nop
}
 80079c8:	bf00      	nop
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	e000ed00 	.word	0xe000ed00

080079d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80079dc:	4b03      	ldr	r3, [pc, #12]	@ (80079ec <USBD_static_malloc+0x18>)
}
 80079de:	4618      	mov	r0, r3
 80079e0:	370c      	adds	r7, #12
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop
 80079ec:	20000bd0 	.word	0x20000bd0

080079f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]

}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007a08:	f7f8 fcc4 	bl	8000394 <SystemClock_Config>
}
 8007a0c:	bf00      	nop
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <malloc>:
 8007a10:	4b02      	ldr	r3, [pc, #8]	@ (8007a1c <malloc+0xc>)
 8007a12:	4601      	mov	r1, r0
 8007a14:	6818      	ldr	r0, [r3, #0]
 8007a16:	f000 b82d 	b.w	8007a74 <_malloc_r>
 8007a1a:	bf00      	nop
 8007a1c:	2000010c 	.word	0x2000010c

08007a20 <free>:
 8007a20:	4b02      	ldr	r3, [pc, #8]	@ (8007a2c <free+0xc>)
 8007a22:	4601      	mov	r1, r0
 8007a24:	6818      	ldr	r0, [r3, #0]
 8007a26:	f000 b915 	b.w	8007c54 <_free_r>
 8007a2a:	bf00      	nop
 8007a2c:	2000010c 	.word	0x2000010c

08007a30 <sbrk_aligned>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	4e0f      	ldr	r6, [pc, #60]	@ (8007a70 <sbrk_aligned+0x40>)
 8007a34:	460c      	mov	r4, r1
 8007a36:	6831      	ldr	r1, [r6, #0]
 8007a38:	4605      	mov	r5, r0
 8007a3a:	b911      	cbnz	r1, 8007a42 <sbrk_aligned+0x12>
 8007a3c:	f000 f8c0 	bl	8007bc0 <_sbrk_r>
 8007a40:	6030      	str	r0, [r6, #0]
 8007a42:	4621      	mov	r1, r4
 8007a44:	4628      	mov	r0, r5
 8007a46:	f000 f8bb 	bl	8007bc0 <_sbrk_r>
 8007a4a:	1c43      	adds	r3, r0, #1
 8007a4c:	d103      	bne.n	8007a56 <sbrk_aligned+0x26>
 8007a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007a52:	4620      	mov	r0, r4
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
 8007a56:	1cc4      	adds	r4, r0, #3
 8007a58:	f024 0403 	bic.w	r4, r4, #3
 8007a5c:	42a0      	cmp	r0, r4
 8007a5e:	d0f8      	beq.n	8007a52 <sbrk_aligned+0x22>
 8007a60:	1a21      	subs	r1, r4, r0
 8007a62:	4628      	mov	r0, r5
 8007a64:	f000 f8ac 	bl	8007bc0 <_sbrk_r>
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d1f2      	bne.n	8007a52 <sbrk_aligned+0x22>
 8007a6c:	e7ef      	b.n	8007a4e <sbrk_aligned+0x1e>
 8007a6e:	bf00      	nop
 8007a70:	20000df0 	.word	0x20000df0

08007a74 <_malloc_r>:
 8007a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a78:	1ccd      	adds	r5, r1, #3
 8007a7a:	f025 0503 	bic.w	r5, r5, #3
 8007a7e:	3508      	adds	r5, #8
 8007a80:	2d0c      	cmp	r5, #12
 8007a82:	bf38      	it	cc
 8007a84:	250c      	movcc	r5, #12
 8007a86:	2d00      	cmp	r5, #0
 8007a88:	4606      	mov	r6, r0
 8007a8a:	db01      	blt.n	8007a90 <_malloc_r+0x1c>
 8007a8c:	42a9      	cmp	r1, r5
 8007a8e:	d904      	bls.n	8007a9a <_malloc_r+0x26>
 8007a90:	230c      	movs	r3, #12
 8007a92:	6033      	str	r3, [r6, #0]
 8007a94:	2000      	movs	r0, #0
 8007a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b70 <_malloc_r+0xfc>
 8007a9e:	f000 f869 	bl	8007b74 <__malloc_lock>
 8007aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8007aa6:	461c      	mov	r4, r3
 8007aa8:	bb44      	cbnz	r4, 8007afc <_malloc_r+0x88>
 8007aaa:	4629      	mov	r1, r5
 8007aac:	4630      	mov	r0, r6
 8007aae:	f7ff ffbf 	bl	8007a30 <sbrk_aligned>
 8007ab2:	1c43      	adds	r3, r0, #1
 8007ab4:	4604      	mov	r4, r0
 8007ab6:	d158      	bne.n	8007b6a <_malloc_r+0xf6>
 8007ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8007abc:	4627      	mov	r7, r4
 8007abe:	2f00      	cmp	r7, #0
 8007ac0:	d143      	bne.n	8007b4a <_malloc_r+0xd6>
 8007ac2:	2c00      	cmp	r4, #0
 8007ac4:	d04b      	beq.n	8007b5e <_malloc_r+0xea>
 8007ac6:	6823      	ldr	r3, [r4, #0]
 8007ac8:	4639      	mov	r1, r7
 8007aca:	4630      	mov	r0, r6
 8007acc:	eb04 0903 	add.w	r9, r4, r3
 8007ad0:	f000 f876 	bl	8007bc0 <_sbrk_r>
 8007ad4:	4581      	cmp	r9, r0
 8007ad6:	d142      	bne.n	8007b5e <_malloc_r+0xea>
 8007ad8:	6821      	ldr	r1, [r4, #0]
 8007ada:	1a6d      	subs	r5, r5, r1
 8007adc:	4629      	mov	r1, r5
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f7ff ffa6 	bl	8007a30 <sbrk_aligned>
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d03a      	beq.n	8007b5e <_malloc_r+0xea>
 8007ae8:	6823      	ldr	r3, [r4, #0]
 8007aea:	442b      	add	r3, r5
 8007aec:	6023      	str	r3, [r4, #0]
 8007aee:	f8d8 3000 	ldr.w	r3, [r8]
 8007af2:	685a      	ldr	r2, [r3, #4]
 8007af4:	bb62      	cbnz	r2, 8007b50 <_malloc_r+0xdc>
 8007af6:	f8c8 7000 	str.w	r7, [r8]
 8007afa:	e00f      	b.n	8007b1c <_malloc_r+0xa8>
 8007afc:	6822      	ldr	r2, [r4, #0]
 8007afe:	1b52      	subs	r2, r2, r5
 8007b00:	d420      	bmi.n	8007b44 <_malloc_r+0xd0>
 8007b02:	2a0b      	cmp	r2, #11
 8007b04:	d917      	bls.n	8007b36 <_malloc_r+0xc2>
 8007b06:	1961      	adds	r1, r4, r5
 8007b08:	42a3      	cmp	r3, r4
 8007b0a:	6025      	str	r5, [r4, #0]
 8007b0c:	bf18      	it	ne
 8007b0e:	6059      	strne	r1, [r3, #4]
 8007b10:	6863      	ldr	r3, [r4, #4]
 8007b12:	bf08      	it	eq
 8007b14:	f8c8 1000 	streq.w	r1, [r8]
 8007b18:	5162      	str	r2, [r4, r5]
 8007b1a:	604b      	str	r3, [r1, #4]
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f000 f82f 	bl	8007b80 <__malloc_unlock>
 8007b22:	f104 000b 	add.w	r0, r4, #11
 8007b26:	1d23      	adds	r3, r4, #4
 8007b28:	f020 0007 	bic.w	r0, r0, #7
 8007b2c:	1ac2      	subs	r2, r0, r3
 8007b2e:	bf1c      	itt	ne
 8007b30:	1a1b      	subne	r3, r3, r0
 8007b32:	50a3      	strne	r3, [r4, r2]
 8007b34:	e7af      	b.n	8007a96 <_malloc_r+0x22>
 8007b36:	6862      	ldr	r2, [r4, #4]
 8007b38:	42a3      	cmp	r3, r4
 8007b3a:	bf0c      	ite	eq
 8007b3c:	f8c8 2000 	streq.w	r2, [r8]
 8007b40:	605a      	strne	r2, [r3, #4]
 8007b42:	e7eb      	b.n	8007b1c <_malloc_r+0xa8>
 8007b44:	4623      	mov	r3, r4
 8007b46:	6864      	ldr	r4, [r4, #4]
 8007b48:	e7ae      	b.n	8007aa8 <_malloc_r+0x34>
 8007b4a:	463c      	mov	r4, r7
 8007b4c:	687f      	ldr	r7, [r7, #4]
 8007b4e:	e7b6      	b.n	8007abe <_malloc_r+0x4a>
 8007b50:	461a      	mov	r2, r3
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	d1fb      	bne.n	8007b50 <_malloc_r+0xdc>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	6053      	str	r3, [r2, #4]
 8007b5c:	e7de      	b.n	8007b1c <_malloc_r+0xa8>
 8007b5e:	230c      	movs	r3, #12
 8007b60:	6033      	str	r3, [r6, #0]
 8007b62:	4630      	mov	r0, r6
 8007b64:	f000 f80c 	bl	8007b80 <__malloc_unlock>
 8007b68:	e794      	b.n	8007a94 <_malloc_r+0x20>
 8007b6a:	6005      	str	r5, [r0, #0]
 8007b6c:	e7d6      	b.n	8007b1c <_malloc_r+0xa8>
 8007b6e:	bf00      	nop
 8007b70:	20000df4 	.word	0x20000df4

08007b74 <__malloc_lock>:
 8007b74:	4801      	ldr	r0, [pc, #4]	@ (8007b7c <__malloc_lock+0x8>)
 8007b76:	f000 b85d 	b.w	8007c34 <__retarget_lock_acquire_recursive>
 8007b7a:	bf00      	nop
 8007b7c:	20000f34 	.word	0x20000f34

08007b80 <__malloc_unlock>:
 8007b80:	4801      	ldr	r0, [pc, #4]	@ (8007b88 <__malloc_unlock+0x8>)
 8007b82:	f000 b858 	b.w	8007c36 <__retarget_lock_release_recursive>
 8007b86:	bf00      	nop
 8007b88:	20000f34 	.word	0x20000f34

08007b8c <memset>:
 8007b8c:	4402      	add	r2, r0
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d100      	bne.n	8007b96 <memset+0xa>
 8007b94:	4770      	bx	lr
 8007b96:	f803 1b01 	strb.w	r1, [r3], #1
 8007b9a:	e7f9      	b.n	8007b90 <memset+0x4>

08007b9c <strncmp>:
 8007b9c:	b510      	push	{r4, lr}
 8007b9e:	b16a      	cbz	r2, 8007bbc <strncmp+0x20>
 8007ba0:	3901      	subs	r1, #1
 8007ba2:	1884      	adds	r4, r0, r2
 8007ba4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ba8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d103      	bne.n	8007bb8 <strncmp+0x1c>
 8007bb0:	42a0      	cmp	r0, r4
 8007bb2:	d001      	beq.n	8007bb8 <strncmp+0x1c>
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	d1f5      	bne.n	8007ba4 <strncmp+0x8>
 8007bb8:	1ad0      	subs	r0, r2, r3
 8007bba:	bd10      	pop	{r4, pc}
 8007bbc:	4610      	mov	r0, r2
 8007bbe:	e7fc      	b.n	8007bba <strncmp+0x1e>

08007bc0 <_sbrk_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4d06      	ldr	r5, [pc, #24]	@ (8007bdc <_sbrk_r+0x1c>)
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	4604      	mov	r4, r0
 8007bc8:	4608      	mov	r0, r1
 8007bca:	602b      	str	r3, [r5, #0]
 8007bcc:	f7f8 fd52 	bl	8000674 <_sbrk>
 8007bd0:	1c43      	adds	r3, r0, #1
 8007bd2:	d102      	bne.n	8007bda <_sbrk_r+0x1a>
 8007bd4:	682b      	ldr	r3, [r5, #0]
 8007bd6:	b103      	cbz	r3, 8007bda <_sbrk_r+0x1a>
 8007bd8:	6023      	str	r3, [r4, #0]
 8007bda:	bd38      	pop	{r3, r4, r5, pc}
 8007bdc:	20000f30 	.word	0x20000f30

08007be0 <__errno>:
 8007be0:	4b01      	ldr	r3, [pc, #4]	@ (8007be8 <__errno+0x8>)
 8007be2:	6818      	ldr	r0, [r3, #0]
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	2000010c 	.word	0x2000010c

08007bec <__libc_init_array>:
 8007bec:	b570      	push	{r4, r5, r6, lr}
 8007bee:	4d0d      	ldr	r5, [pc, #52]	@ (8007c24 <__libc_init_array+0x38>)
 8007bf0:	4c0d      	ldr	r4, [pc, #52]	@ (8007c28 <__libc_init_array+0x3c>)
 8007bf2:	1b64      	subs	r4, r4, r5
 8007bf4:	10a4      	asrs	r4, r4, #2
 8007bf6:	2600      	movs	r6, #0
 8007bf8:	42a6      	cmp	r6, r4
 8007bfa:	d109      	bne.n	8007c10 <__libc_init_array+0x24>
 8007bfc:	4d0b      	ldr	r5, [pc, #44]	@ (8007c2c <__libc_init_array+0x40>)
 8007bfe:	4c0c      	ldr	r4, [pc, #48]	@ (8007c30 <__libc_init_array+0x44>)
 8007c00:	f000 f872 	bl	8007ce8 <_init>
 8007c04:	1b64      	subs	r4, r4, r5
 8007c06:	10a4      	asrs	r4, r4, #2
 8007c08:	2600      	movs	r6, #0
 8007c0a:	42a6      	cmp	r6, r4
 8007c0c:	d105      	bne.n	8007c1a <__libc_init_array+0x2e>
 8007c0e:	bd70      	pop	{r4, r5, r6, pc}
 8007c10:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c14:	4798      	blx	r3
 8007c16:	3601      	adds	r6, #1
 8007c18:	e7ee      	b.n	8007bf8 <__libc_init_array+0xc>
 8007c1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c1e:	4798      	blx	r3
 8007c20:	3601      	adds	r6, #1
 8007c22:	e7f2      	b.n	8007c0a <__libc_init_array+0x1e>
 8007c24:	08007ed0 	.word	0x08007ed0
 8007c28:	08007ed0 	.word	0x08007ed0
 8007c2c:	08007ed0 	.word	0x08007ed0
 8007c30:	08007ed4 	.word	0x08007ed4

08007c34 <__retarget_lock_acquire_recursive>:
 8007c34:	4770      	bx	lr

08007c36 <__retarget_lock_release_recursive>:
 8007c36:	4770      	bx	lr

08007c38 <memcpy>:
 8007c38:	440a      	add	r2, r1
 8007c3a:	4291      	cmp	r1, r2
 8007c3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c40:	d100      	bne.n	8007c44 <memcpy+0xc>
 8007c42:	4770      	bx	lr
 8007c44:	b510      	push	{r4, lr}
 8007c46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c4e:	4291      	cmp	r1, r2
 8007c50:	d1f9      	bne.n	8007c46 <memcpy+0xe>
 8007c52:	bd10      	pop	{r4, pc}

08007c54 <_free_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4605      	mov	r5, r0
 8007c58:	2900      	cmp	r1, #0
 8007c5a:	d041      	beq.n	8007ce0 <_free_r+0x8c>
 8007c5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c60:	1f0c      	subs	r4, r1, #4
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	bfb8      	it	lt
 8007c66:	18e4      	addlt	r4, r4, r3
 8007c68:	f7ff ff84 	bl	8007b74 <__malloc_lock>
 8007c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ce4 <_free_r+0x90>)
 8007c6e:	6813      	ldr	r3, [r2, #0]
 8007c70:	b933      	cbnz	r3, 8007c80 <_free_r+0x2c>
 8007c72:	6063      	str	r3, [r4, #4]
 8007c74:	6014      	str	r4, [r2, #0]
 8007c76:	4628      	mov	r0, r5
 8007c78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c7c:	f7ff bf80 	b.w	8007b80 <__malloc_unlock>
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	d908      	bls.n	8007c96 <_free_r+0x42>
 8007c84:	6820      	ldr	r0, [r4, #0]
 8007c86:	1821      	adds	r1, r4, r0
 8007c88:	428b      	cmp	r3, r1
 8007c8a:	bf01      	itttt	eq
 8007c8c:	6819      	ldreq	r1, [r3, #0]
 8007c8e:	685b      	ldreq	r3, [r3, #4]
 8007c90:	1809      	addeq	r1, r1, r0
 8007c92:	6021      	streq	r1, [r4, #0]
 8007c94:	e7ed      	b.n	8007c72 <_free_r+0x1e>
 8007c96:	461a      	mov	r2, r3
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	b10b      	cbz	r3, 8007ca0 <_free_r+0x4c>
 8007c9c:	42a3      	cmp	r3, r4
 8007c9e:	d9fa      	bls.n	8007c96 <_free_r+0x42>
 8007ca0:	6811      	ldr	r1, [r2, #0]
 8007ca2:	1850      	adds	r0, r2, r1
 8007ca4:	42a0      	cmp	r0, r4
 8007ca6:	d10b      	bne.n	8007cc0 <_free_r+0x6c>
 8007ca8:	6820      	ldr	r0, [r4, #0]
 8007caa:	4401      	add	r1, r0
 8007cac:	1850      	adds	r0, r2, r1
 8007cae:	4283      	cmp	r3, r0
 8007cb0:	6011      	str	r1, [r2, #0]
 8007cb2:	d1e0      	bne.n	8007c76 <_free_r+0x22>
 8007cb4:	6818      	ldr	r0, [r3, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	6053      	str	r3, [r2, #4]
 8007cba:	4408      	add	r0, r1
 8007cbc:	6010      	str	r0, [r2, #0]
 8007cbe:	e7da      	b.n	8007c76 <_free_r+0x22>
 8007cc0:	d902      	bls.n	8007cc8 <_free_r+0x74>
 8007cc2:	230c      	movs	r3, #12
 8007cc4:	602b      	str	r3, [r5, #0]
 8007cc6:	e7d6      	b.n	8007c76 <_free_r+0x22>
 8007cc8:	6820      	ldr	r0, [r4, #0]
 8007cca:	1821      	adds	r1, r4, r0
 8007ccc:	428b      	cmp	r3, r1
 8007cce:	bf04      	itt	eq
 8007cd0:	6819      	ldreq	r1, [r3, #0]
 8007cd2:	685b      	ldreq	r3, [r3, #4]
 8007cd4:	6063      	str	r3, [r4, #4]
 8007cd6:	bf04      	itt	eq
 8007cd8:	1809      	addeq	r1, r1, r0
 8007cda:	6021      	streq	r1, [r4, #0]
 8007cdc:	6054      	str	r4, [r2, #4]
 8007cde:	e7ca      	b.n	8007c76 <_free_r+0x22>
 8007ce0:	bd38      	pop	{r3, r4, r5, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20000df4 	.word	0x20000df4

08007ce8 <_init>:
 8007ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cea:	bf00      	nop
 8007cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cee:	bc08      	pop	{r3}
 8007cf0:	469e      	mov	lr, r3
 8007cf2:	4770      	bx	lr

08007cf4 <_fini>:
 8007cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cf6:	bf00      	nop
 8007cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cfa:	bc08      	pop	{r3}
 8007cfc:	469e      	mov	lr, r3
 8007cfe:	4770      	bx	lr
