/*
 * Copyright Â© 2021 Raspberry Pi Ltd
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */

#include "compiler/v3d_compiler.h"
#include "compiler/nir/nir_builder.h"

/**
 * The V3D TMU unit can only do 32-bit general vector access so for anything
 * else we need to split vector load/store instructions to scalar.
 *
 * Note that a vectorization pass after this lowering may be able to
 * re-vectorize some of these using 32-bit load/store instructions instead,
 * which we do support.
 */

static nir_intrinsic_instr *
init_scalar_intrinsic(nir_builder *b,
                      nir_intrinsic_instr *intr,
                      uint32_t component,
                      nir_def *offset,
                      uint32_t bit_size,
                      nir_def **scalar_offset)
{

        nir_intrinsic_instr *new_intr =
                nir_intrinsic_instr_create(b->shader, intr->intrinsic);

        nir_intrinsic_copy_const_indices(new_intr, intr);

        const int offset_units = bit_size / 8;
        assert(offset_units >= 1);
        assert(!nir_intrinsic_has_align_mul(intr));
        assert(nir_intrinsic_has_base(intr));

        *scalar_offset = offset;
        unsigned offset_adj = offset_units * component;
        nir_intrinsic_set_base(new_intr, nir_intrinsic_base(intr) + offset_adj);
        new_intr->num_components = 1;

        return new_intr;
}

static bool
lower_load_bitsize(nir_builder *b,
                   nir_intrinsic_instr *intr)
{
        uint32_t bit_size = intr->def.bit_size;
        if (bit_size == 32)
                return false;

        /* No need to split if it is already scalar */
        int num_comp = nir_intrinsic_dest_components(intr);
        if (num_comp <= 1)
                return false;

        b->cursor = nir_before_instr(&intr->instr);

        int offset_idx = nir_get_io_offset_src_number(intr);
        assert(offset_idx >= 0);
        nir_def *offset = intr->src[offset_idx].ssa;

        /* Split vector store to multiple scalar loads */
        nir_def *dest_components[16] = { NULL };
        const nir_intrinsic_info *info = &nir_intrinsic_infos[intr->intrinsic];
        for (int component = 0; component < num_comp; component++) {
                nir_def *scalar_offset;
                nir_intrinsic_instr *new_intr =
                        init_scalar_intrinsic(b, intr, component, offset,
                                              bit_size, &scalar_offset);

                for (unsigned i = 0; i < info->num_srcs; i++) {
                        if (i == offset_idx) {
                                new_intr->src[i] = nir_src_for_ssa(scalar_offset);
                        } else {
                                new_intr->src[i] = intr->src[i];
                        }
                }

                nir_def_init(&new_intr->instr, &new_intr->def, 1,
                             bit_size);
                dest_components[component] = &new_intr->def;

                nir_builder_instr_insert(b, &new_intr->instr);
        }

        nir_def *new_dst = nir_vec(b, dest_components, num_comp);
        nir_def_replace(&intr->def, new_dst);
        return true;
}

static bool
lower_load_store_bitsize(nir_builder *b, nir_intrinsic_instr *intr,
                         void *data)
{
        switch (intr->intrinsic) {
        case nir_intrinsic_load_uniform:
               return lower_load_bitsize(b, intr);

        default:
                return false;
        }
}

/*
 * The idea here is to lower bit_sizes until we meet the alignment of the data
 * in order not having to use atomics. Also we keep load/stores we can operate
 * on with a bit_size of 32 vectorized to up to 4 components at most.
 */
static nir_mem_access_size_align
v3d_size_align_cb(nir_intrinsic_op intrin, uint8_t bytes,
                  uint8_t input_bit_size, uint32_t align,
                  uint32_t align_offset, bool offset_is_const,
                  enum gl_access_qualifier access, const void *cb_data)
{
        /* we only support single component 32 bit load/stores on scratch */
        if (intrin == nir_intrinsic_load_scratch ||
            intrin == nir_intrinsic_store_scratch) {
                return (nir_mem_access_size_align){
                        .num_components = 1,
                        .bit_size = 32,
                        .align = 4,
                        .shift = nir_mem_access_shift_method_scalar,
                };
        }

        align = nir_combined_align(align, align_offset);
        assert(util_is_power_of_two_nonzero(align));

        /* TODO: we could update the bit_size to 32 if possible, but that might
         * cause suboptimal pack/unpack operations.
         */
        unsigned bit_size = MIN2(32, input_bit_size);

        /* But if we're only aligned to 1 byte, use 8-bit loads. If we're only
         * aligned to 2 bytes, use 16-bit loads, unless we needed 8-bit loads due to
         * the size.
         */
        if (align == 1)
                bit_size = 8;
        else if (align == 2)
                bit_size = MIN2(bit_size, 16);

        /* But we only support single component loads for anything below 32 bit.
         * And only up to 4 components for 32 bit.
         */
        unsigned num_components;
        if (bit_size == 32) {
                num_components = MIN2(bytes / 4, 4);

                /* Now we have to reduce the num_components even further for unaligned
                 * vector load/stores
                 */
                num_components = MIN2(align / 4, num_components);
        } else {
                num_components = 1;
        }

        return (nir_mem_access_size_align){
                .num_components = num_components,
                .bit_size = bit_size,
                .align = (bit_size / 8) * (num_components == 3 ? 4 : num_components),
                .shift = nir_mem_access_shift_method_scalar,
        };
}

static nir_intrinsic_op
convert_global_2x32_to_scalar(nir_intrinsic_op op)
{
        switch (op) {
        case nir_intrinsic_global_atomic_2x32:
                return nir_intrinsic_global_atomic;
        case nir_intrinsic_global_atomic_swap_2x32:
                return nir_intrinsic_global_atomic_swap;
        case nir_intrinsic_load_global_2x32:
                return nir_intrinsic_load_global;
        case nir_intrinsic_store_global_2x32:
                return nir_intrinsic_store_global;
        default:
                return op;
        }
}

static bool
lower_global_2x32(nir_builder *b, nir_intrinsic_instr *intr, void *data)
{
        nir_intrinsic_op op = convert_global_2x32_to_scalar(intr->intrinsic);
        if (op == intr->intrinsic)
            return false;

        b->cursor = nir_before_instr(&intr->instr);
        nir_src *addr_src = nir_get_io_offset_src(intr);
        nir_src_rewrite(addr_src, nir_channel(b, addr_src->ssa, 0));
        intr->intrinsic = op;

        return true;
}

bool
v3d_nir_lower_load_store_bitsize(nir_shader *s)
{
        nir_lower_mem_access_bit_sizes_options lower_options = {
                .modes = nir_var_mem_global | nir_var_mem_ssbo |
                         nir_var_mem_ubo | nir_var_mem_constant |
                         nir_var_mem_shared | nir_var_function_temp,
                .callback = v3d_size_align_cb,
        };

        bool res = nir_shader_intrinsics_pass(s, lower_load_store_bitsize,
                                              nir_metadata_control_flow,
                                              NULL);
        res |= nir_lower_mem_access_bit_sizes(s, &lower_options);
        return res;
}

bool
v3d_nir_lower_global_2x32(nir_shader *s)
{
        return  nir_shader_intrinsics_pass(s, lower_global_2x32,
                                           nir_metadata_control_flow,
                                           NULL);
}
