{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 21:53:18 2021 " "Info: Processing started: Thu Oct 07 21:53:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux4_1 -c mux4_1 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux4_1 -c mux4_1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux4_1.v(11) " "Warning (10268): Verilog HDL information at mux4_1.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Info: Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4_1 " "Info: Elaborating entity \"mux4_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg7 mux4_1.v(11) " "Warning (10240): Verilog HDL Always Construct warning at mux4_1.v(11): inferring latch(es) for variable \"seg7\", which holds its previous value in one or more paths through the always construct" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout mux4_1.v(11) " "Warning (10240): Verilog HDL Always Construct warning at mux4_1.v(11): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[0\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[0\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[1\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[1\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[2\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[2\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[3\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[3\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[4\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[4\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[5\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[5\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg7\[6\] mux4_1.v(11) " "Info (10041): Inferred latch for \"seg7\[6\]\" at mux4_1.v(11)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] mux4_1.v(16) " "Info (10041): Inferred latch for \"dataout\[0\]\" at mux4_1.v(16)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] mux4_1.v(16) " "Info (10041): Inferred latch for \"dataout\[1\]\" at mux4_1.v(16)" {  } { { "mux4_1.v" "" { Text "E:/BaiduNetdiskDownload/edalab/mux4_1/mux4_1.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 21:53:18 2021 " "Info: Processing ended: Thu Oct 07 21:53:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
