Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 28 17:24:29 2020
| Host         : DESKTOP-CK1FK5P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dbu_control_sets_placed.rpt
| Design       : dbu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             532 |          332 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | nixietube/cnt_1000HZ1_carry__2_n_0                     | rst_IBUF         |                6 |              7 |
|  clk_IBUF_BUFG | dec_edge_taker/in1_reg[0]_0                            | rst_IBUF         |                4 |             15 |
|  clk_IBUF_BUFG | cpu_one_circle/pc[30]_i_1_n_0                          | rst_IBUF         |               23 |             30 |
|  clk_IBUF_BUFG |                                                        | rst_IBUF         |                8 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[10][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[17][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[11][31]_i_1_n_0 | rst_IBUF         |               19 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[3][31]_i_1_n_0  | rst_IBUF         |               26 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[9][31]_i_1_n_0  | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[24][31]_i_1_n_0 | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[19][31]_i_1_n_0 | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[26][31]_i_1_n_0 | rst_IBUF         |               20 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[2][31]_i_1_n_0  | rst_IBUF         |               23 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[8][31]_i_1_n_0  | rst_IBUF         |               23 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[16][31]_i_1_n_0 | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[1][31]_i_1_n_0  | rst_IBUF         |               16 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[18][31]_i_1_n_0 | rst_IBUF         |               17 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[25][31]_i_1_n_0 | rst_IBUF         |               27 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/register_file/registers[27][31]_i_1_n_0 | rst_IBUF         |               22 |             32 |
|  clk_IBUF_BUFG | cpu_one_circle/we0                                     |                  |               32 |            128 |
|  clk_IBUF_BUFG |                                                        |                  |               36 |            130 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+


