{"context": "NSL\u3067\u306e\u975e\u540c\u671f\u56de\u8def\u306e\u66f8\u304d\u65b9\u306b\u3064\u3044\u3066\u79c1\u306a\u308a\u306b\u66f8\u3044\u3066\u307f\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\u3053\u306e\u8a18\u4e8b\u306fNSL\u306e\u69cb\u6587\u3092\u3042\u308b\u7a0b\u5ea6\u77e5\u3063\u3066\u3044\u308b\u3053\u3068\u3092\u524d\u63d0\u306b\u66f8\u3044\u3066\u3044\u307e\u3059\u3002\n\u3067\u3059\u304c\u3001\u308f\u304b\u3089\u306a\u304f\u3066\u3082\u8aad\u3081\u308b\u3088\u3046\u306b\u5f8c\u65e5\u88dc\u8db3\u8aac\u660e\u306f\u5165\u308c\u305f\u3044\u3068\u601d\u3063\u3066\u3044\u307e\u3059\u3002\n\nNSL\u3067\u306e\u975e\u540c\u671f\u56de\u8def\u306e\u66f8\u304d\u65b9\nNSL\u306f\u57fa\u672c\u7684\u306b\u306f\u5358\u76f8\u30af\u30ed\u30c3\u30af\u3092\u30b5\u30dd\u30fc\u30c8\u3059\u308b\u305f\u3081\n\u540c\u4e00\u30e2\u30b8\u30e5\u30fc\u30eb\u5185\u3067\u8907\u6570\u306e\u30af\u30ed\u30c3\u30af\u3092\u8a18\u8ff0\u3059\u308b\u3053\u3068\u306f\u3067\u304d\u306a\u3044\u305d\u3046\u3067\u3059\u3002\n\u305d\u306e\u305f\u3081\u4ee5\u4e0b\u306e\u3088\u3046\u306a2\u3064\u4ee5\u4e0a\u306e\u30af\u30ed\u30c3\u30af(\u4eca\u56de\u306fclk1,clk2)\u3092\u6301\u3064\u56de\u8def\u3092\u66f8\u304d\u305f\u3044\u5834\u5408\u306f\n\n\u4ee5\u4e0b\u306e\u56f3\u306e\u3088\u3046\u306b\u30af\u30ed\u30c3\u30af\u3054\u3068\u306b\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u5206\u5272\u3057\u3066\n\n\u305d\u3057\u3066\u3001\u4e0a\u4f4d\u306e\u968e\u5c64(\u4eca\u56de\u306ftop)\u304b\u3089\u30af\u30ed\u30c3\u30af\u3092\u4f9b\u7d66\u3059\u308b\u3053\u3068\u3067\u66f8\u304f\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\u30b3\u30fc\u30c9\u3067\u66f8\u304f\u3068\ndeclare FF_clk1 {\n\n  input  in1[4];\n  output out1[4];\n\n  func_in set(in1);\n  func_in get():out1;\n}\n\nmodule FF_clk1 {\n\n  reg FF[4] = 0;\n\n  func set { FF := in1; }\n  func get { return FF; }\n}\n\ndeclare FF_clk2 {\n\n  input  in2[4];\n  output out2[4];\n\n  func_in set(in2);\n  func_in get():out2;\n}\n\nmodule FF_clk2 {\n\n  reg FF[4] = 0;\n\n  func set { FF := in2; }\n  func get { return FF; }\n}\n\ndeclare top interface {\u3000// interface\u4fee\u98fe\u5b50\u3092\u4ed8\u3051\u308b\u3053\u3068\u3067\n                         // \u30af\u30ed\u30c3\u30af\u3068\u30ea\u30bb\u30c3\u30c8\u3092\u660e\u793a\u7684\u306b\u5ba3\u8a00\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\n  input clk1;\n  input clk2;\n  input p_reset;\n\n  input in1[4];\n  input in2[4];\n\n  output out1[4];\n  output out2[4];\n\n  func_in set(in1, in2);\n  fucn_in get();\n}\n\nmodule top {\n\n  FF_clk1 ff_clk1;\n  FF_clk2 ff_clk2;\n\n  ff_clk1.m_clock = clk1;\u3000// \u91cd\u8981\u306a\u306e\u306f\u3053\u3053\n  ff_clk2.m_clock = clk2;\n\n  func set {\n  ff_clk1.set(in1);\n  ff_clk2.set(in2);\n  }\n\n  func get {\n  out1 = ff_clk1.get();\n  out2 = ff_clk2.get();\n  }\n}\n\n\n\u305d\u3057\u3066\u3053\u306eNSL\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3092nsl2vl\u3067\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u3067\u304d\u305fVerilogHDL\u306e\u30b3\u30fc\u30c9\u3092\u898b\u308b\u3068\n(\u629c\u7c8b)\nFF_clk2 ff_clk2 (.p_reset(_ff_clk2_p_reset), .m_clock(_ff_clk2_m_clock), .get(_ff_clk2_get), .set(_ff_clk2_set), .out(_ff_clk2_out), .in(_ff_clk2_in));\nFF_clk1 ff_clk1 (.p_reset(_ff_clk1_p_reset), .m_clock(_ff_clk1_m_clock), .get(_ff_clk1_get), .set(_ff_clk1_set), .out(_ff_clk1_out), .in(_ff_clk1_in));\n\n   assign  _ff_clk1_p_reset = p_reset;\n   assign  _ff_clk2_p_reset = p_reset;\n   assign  _ff_clk1_m_clock = clk1;\n   assign  _ff_clk2_m_clock = clk2;\n\n\n\u5404\u30e2\u30b8\u30e5\u30fc\u30eb\u306em_clock\u306bclk1,clk2\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\u3053\u306e\u3088\u3046\u306b\u3059\u308c\u3070NSL\u3067\u3082\u591a\u76f8\u30af\u30ed\u30c3\u30af\u306e\u56de\u8def\u3092\u8a18\u8ff0\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\u4eca\u56de\u66f8\u3044\u305f\u65b9\u6cd5\u306f\u6211\u6d41\u306a\u306e\u3067\u3082\u3063\u3068\u30b9\u30de\u30fc\u30c8\u306a\u65b9\u6cd5\u304c\u3042\u3063\u305f\u3089\u8ffd\u8a18\u3057\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\u304b\u306a\u308a\u3056\u3063\u304f\u308a\u66f8\u3044\u305f\u306e\u3067\u308f\u304b\u308a\u305a\u3089\u3044\u3068\u306f\u601d\u3044\u307e\u3059\u306e\u3067\u8cea\u554f\u304c\u3042\u308a\u307e\u3057\u305f\u3089\u305c\u3072\u805e\u3044\u3066\u304f\u3060\u3055\u3044\u3002\n\u305d\u3057\u3066\u3001\u3082\u3063\u3068\u3084\u308a\u3084\u3059\u3044\u65b9\u6cd5\u304c\u3042\u3063\u305f\u3089\u6559\u3048\u3066\u304f\u3060\u3055\u3044\u3002\nNSL\u3067\u306e\u975e\u540c\u671f\u56de\u8def\u306e\u66f8\u304d\u65b9\u306b\u3064\u3044\u3066\u79c1\u306a\u308a\u306b\u66f8\u3044\u3066\u307f\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\u3053\u306e\u8a18\u4e8b\u306fNSL\u306e\u69cb\u6587\u3092\u3042\u308b\u7a0b\u5ea6\u77e5\u3063\u3066\u3044\u308b\u3053\u3068\u3092\u524d\u63d0\u306b\u66f8\u3044\u3066\u3044\u307e\u3059\u3002\n\u3067\u3059\u304c\u3001\u308f\u304b\u3089\u306a\u304f\u3066\u3082\u8aad\u3081\u308b\u3088\u3046\u306b\u5f8c\u65e5\u88dc\u8db3\u8aac\u660e\u306f\u5165\u308c\u305f\u3044\u3068\u601d\u3063\u3066\u3044\u307e\u3059\u3002\n\n#NSL\u3067\u306e\u975e\u540c\u671f\u56de\u8def\u306e\u66f8\u304d\u65b9\nNSL\u306f\u57fa\u672c\u7684\u306b\u306f\u5358\u76f8\u30af\u30ed\u30c3\u30af\u3092\u30b5\u30dd\u30fc\u30c8\u3059\u308b\u305f\u3081\n\u540c\u4e00\u30e2\u30b8\u30e5\u30fc\u30eb\u5185\u3067\u8907\u6570\u306e\u30af\u30ed\u30c3\u30af\u3092\u8a18\u8ff0\u3059\u308b\u3053\u3068\u306f\u3067\u304d\u306a\u3044\u305d\u3046\u3067\u3059\u3002\n\n\u305d\u306e\u305f\u3081\u4ee5\u4e0b\u306e\u3088\u3046\u306a2\u3064\u4ee5\u4e0a\u306e\u30af\u30ed\u30c3\u30af(\u4eca\u56de\u306fclk1,clk2)\u3092\u6301\u3064\u56de\u8def\u3092\u66f8\u304d\u305f\u3044\u5834\u5408\u306f\n![2016-12-05_21h23_00.png](https://qiita-image-store.s3.amazonaws.com/0/152330/364df261-4fa6-a0d4-25be-4a00f19a4617.png)\n\n\u4ee5\u4e0b\u306e\u56f3\u306e\u3088\u3046\u306b\u30af\u30ed\u30c3\u30af\u3054\u3068\u306b\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u5206\u5272\u3057\u3066\n![2016-12-05_21h29_06.png](https://qiita-image-store.s3.amazonaws.com/0/152330/160c2aea-b856-387a-f7ab-f104497c7c4d.png)\n\n\n\u305d\u3057\u3066\u3001\u4e0a\u4f4d\u306e\u968e\u5c64(\u4eca\u56de\u306ftop)\u304b\u3089\u30af\u30ed\u30c3\u30af\u3092\u4f9b\u7d66\u3059\u308b\u3053\u3068\u3067\u66f8\u304f\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\n\u30b3\u30fc\u30c9\u3067\u66f8\u304f\u3068\n\n```nsl\ndeclare FF_clk1 {\n\n  input  in1[4];\n  output out1[4];\n\n  func_in set(in1);\n  func_in get():out1;\n}\n\nmodule FF_clk1 {\n\n  reg FF[4] = 0;\n\n  func set { FF := in1; }\n  func get { return FF; }\n}\n\ndeclare FF_clk2 {\n\n  input  in2[4];\n  output out2[4];\n\n  func_in set(in2);\n  func_in get():out2;\n}\n\nmodule FF_clk2 {\n\n  reg FF[4] = 0;\n\n  func set { FF := in2; }\n  func get { return FF; }\n}\n\ndeclare top interface {\u3000// interface\u4fee\u98fe\u5b50\u3092\u4ed8\u3051\u308b\u3053\u3068\u3067\n                         // \u30af\u30ed\u30c3\u30af\u3068\u30ea\u30bb\u30c3\u30c8\u3092\u660e\u793a\u7684\u306b\u5ba3\u8a00\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\n  input clk1;\n  input clk2;\n  input p_reset;\n\n  input in1[4];\n  input in2[4];\n\n  output out1[4];\n  output out2[4];\n\n  func_in set(in1, in2);\n  fucn_in get();\n}\n\nmodule top {\n\n  FF_clk1 ff_clk1;\n  FF_clk2 ff_clk2;\n\n  ff_clk1.m_clock = clk1;\u3000// \u91cd\u8981\u306a\u306e\u306f\u3053\u3053\n  ff_clk2.m_clock = clk2;\n\n  func set {\n  ff_clk1.set(in1);\n  ff_clk2.set(in2);\n  }\n\n  func get {\n  out1 = ff_clk1.get();\n  out2 = ff_clk2.get();\n  }\n}\n\n```\n\u305d\u3057\u3066\u3053\u306eNSL\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3092nsl2vl\u3067\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u3067\u304d\u305fVerilogHDL\u306e\u30b3\u30fc\u30c9\u3092\u898b\u308b\u3068\n\n```\n(\u629c\u7c8b)\nFF_clk2 ff_clk2 (.p_reset(_ff_clk2_p_reset), .m_clock(_ff_clk2_m_clock), .get(_ff_clk2_get), .set(_ff_clk2_set), .out(_ff_clk2_out), .in(_ff_clk2_in));\nFF_clk1 ff_clk1 (.p_reset(_ff_clk1_p_reset), .m_clock(_ff_clk1_m_clock), .get(_ff_clk1_get), .set(_ff_clk1_set), .out(_ff_clk1_out), .in(_ff_clk1_in));\n\n   assign  _ff_clk1_p_reset = p_reset;\n   assign  _ff_clk2_p_reset = p_reset;\n   assign  _ff_clk1_m_clock = clk1;\n   assign  _ff_clk2_m_clock = clk2;\n\n```\n\u5404\u30e2\u30b8\u30e5\u30fc\u30eb\u306em_clock\u306bclk1,clk2\u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\n\u3053\u306e\u3088\u3046\u306b\u3059\u308c\u3070NSL\u3067\u3082\u591a\u76f8\u30af\u30ed\u30c3\u30af\u306e\u56de\u8def\u3092\u8a18\u8ff0\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059\u3002\n\u4eca\u56de\u66f8\u3044\u305f\u65b9\u6cd5\u306f\u6211\u6d41\u306a\u306e\u3067\u3082\u3063\u3068\u30b9\u30de\u30fc\u30c8\u306a\u65b9\u6cd5\u304c\u3042\u3063\u305f\u3089\u8ffd\u8a18\u3057\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\n\u304b\u306a\u308a\u3056\u3063\u304f\u308a\u66f8\u3044\u305f\u306e\u3067\u308f\u304b\u308a\u305a\u3089\u3044\u3068\u306f\u601d\u3044\u307e\u3059\u306e\u3067\u8cea\u554f\u304c\u3042\u308a\u307e\u3057\u305f\u3089\u305c\u3072\u805e\u3044\u3066\u304f\u3060\u3055\u3044\u3002\n\u305d\u3057\u3066\u3001\u3082\u3063\u3068\u3084\u308a\u3084\u3059\u3044\u65b9\u6cd5\u304c\u3042\u3063\u305f\u3089\u6559\u3048\u3066\u304f\u3060\u3055\u3044\u3002\n\n\n\n\n\n", "tags": ["NSL", "FPGA", "HDL", "\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2", "\u975e\u540c\u671f\u56de\u8def"]}