	(primitive_def PHASER_OUT 39 51
		(pin COARSEENABLE COARSEENABLE input)
		(pin COARSEINC COARSEINC input)
		(pin COARSEOVERFLOW COARSEOVERFLOW output)
		(pin COUNTERLOADEN COUNTERLOADEN input)
		(pin COUNTERLOADVAL8 COUNTERLOADVAL8 input)
		(pin COUNTERLOADVAL7 COUNTERLOADVAL7 input)
		(pin COUNTERLOADVAL6 COUNTERLOADVAL6 input)
		(pin COUNTERLOADVAL5 COUNTERLOADVAL5 input)
		(pin COUNTERLOADVAL4 COUNTERLOADVAL4 input)
		(pin COUNTERLOADVAL3 COUNTERLOADVAL3 input)
		(pin COUNTERLOADVAL2 COUNTERLOADVAL2 input)
		(pin COUNTERLOADVAL1 COUNTERLOADVAL1 input)
		(pin COUNTERLOADVAL0 COUNTERLOADVAL0 input)
		(pin COUNTERREADEN COUNTERREADEN input)
		(pin COUNTERREADVAL8 COUNTERREADVAL8 output)
		(pin COUNTERREADVAL7 COUNTERREADVAL7 output)
		(pin COUNTERREADVAL6 COUNTERREADVAL6 output)
		(pin COUNTERREADVAL5 COUNTERREADVAL5 output)
		(pin COUNTERREADVAL4 COUNTERREADVAL4 output)
		(pin COUNTERREADVAL3 COUNTERREADVAL3 output)
		(pin COUNTERREADVAL2 COUNTERREADVAL2 output)
		(pin COUNTERREADVAL1 COUNTERREADVAL1 output)
		(pin COUNTERREADVAL0 COUNTERREADVAL0 output)
		(pin DIVIDERST DIVIDERST input)
		(pin EDGEADV EDGEADV input)
		(pin FINEENABLE FINEENABLE input)
		(pin FINEINC FINEINC input)
		(pin FINEOVERFLOW FINEOVERFLOW output)
		(pin FREQREFCLK FREQREFCLK input)
		(pin MEMREFCLK MEMREFCLK input)
		(pin OCLK OCLK output)
		(pin OCLKDELAYED OCLKDELAYED output)
		(pin OCLKDIV OCLKDIV output)
		(pin PHASEREFCLK PHASEREFCLK input)
		(pin RST RST input)
		(pin SELFINEOCLKDELAY SELFINEOCLKDELAY input)
		(pin SYNCIN SYNCIN input)
		(pin SYSCLK SYSCLK input)
		(pin OSERDESRST OSERDESRST output)
		(element CLKOUT_DIV 0
			(cfg 4 2 3 5 6 7 8 9 10 11 12 13 14 15 16)
		)
		(element COARSE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element CTL_MODE 0
			(cfg HARD SOFT)
		)
		(element EN_OSERDES_RST 0
			(cfg FALSE TRUE)
		)
		(element EN_TEST_RING 0
			(cfg FALSE TRUE)
		)
		(element OCLKDELAY_INV 0
			(cfg FALSE TRUE)
		)
		(element OUTPUT_CLK_SRC 0
			(cfg PHASE_REF DELAYED_PHASE_REF DELAYED_REF FREQ_REF)
		)
		(element PHASER_OUT_EN 0
			(cfg TRUE FALSE)
		)
		(element STG1_BYPASS 0
			(cfg FREQ_REF PHASE_REF)
		)
		(element SYNC_IN_DIV_RST 0
			(cfg FALSE TRUE)
		)
		(element COARSEENABLE 1
			(pin COARSEENABLE output)
			(conn COARSEENABLE COARSEENABLE ==> PHASER_OUT COARSEENABLE)
		)
		(element COARSEINC 1
			(pin COARSEINC output)
			(conn COARSEINC COARSEINC ==> PHASER_OUT COARSEINC)
		)
		(element COARSEOVERFLOW 1
			(pin COARSEOVERFLOW input)
			(conn COARSEOVERFLOW COARSEOVERFLOW <== PHASER_OUT COARSEOVERFLOW)
		)
		(element COUNTERLOADEN 1
			(pin COUNTERLOADEN output)
			(conn COUNTERLOADEN COUNTERLOADEN ==> PHASER_OUT COUNTERLOADEN)
		)
		(element COUNTERLOADVAL0 1
			(pin COUNTERLOADVAL0 output)
			(conn COUNTERLOADVAL0 COUNTERLOADVAL0 ==> PHASER_OUT COUNTERLOADVAL0)
		)
		(element COUNTERLOADVAL1 1
			(pin COUNTERLOADVAL1 output)
			(conn COUNTERLOADVAL1 COUNTERLOADVAL1 ==> PHASER_OUT COUNTERLOADVAL1)
		)
		(element COUNTERLOADVAL2 1
			(pin COUNTERLOADVAL2 output)
			(conn COUNTERLOADVAL2 COUNTERLOADVAL2 ==> PHASER_OUT COUNTERLOADVAL2)
		)
		(element COUNTERLOADVAL3 1
			(pin COUNTERLOADVAL3 output)
			(conn COUNTERLOADVAL3 COUNTERLOADVAL3 ==> PHASER_OUT COUNTERLOADVAL3)
		)
		(element COUNTERLOADVAL4 1
			(pin COUNTERLOADVAL4 output)
			(conn COUNTERLOADVAL4 COUNTERLOADVAL4 ==> PHASER_OUT COUNTERLOADVAL4)
		)
		(element COUNTERLOADVAL5 1
			(pin COUNTERLOADVAL5 output)
			(conn COUNTERLOADVAL5 COUNTERLOADVAL5 ==> PHASER_OUT COUNTERLOADVAL5)
		)
		(element COUNTERLOADVAL6 1
			(pin COUNTERLOADVAL6 output)
			(conn COUNTERLOADVAL6 COUNTERLOADVAL6 ==> PHASER_OUT COUNTERLOADVAL6)
		)
		(element COUNTERLOADVAL7 1
			(pin COUNTERLOADVAL7 output)
			(conn COUNTERLOADVAL7 COUNTERLOADVAL7 ==> PHASER_OUT COUNTERLOADVAL7)
		)
		(element COUNTERLOADVAL8 1
			(pin COUNTERLOADVAL8 output)
			(conn COUNTERLOADVAL8 COUNTERLOADVAL8 ==> PHASER_OUT COUNTERLOADVAL8)
		)
		(element COUNTERREADEN 1
			(pin COUNTERREADEN output)
			(conn COUNTERREADEN COUNTERREADEN ==> PHASER_OUT COUNTERREADEN)
		)
		(element COUNTERREADVAL0 1
			(pin COUNTERREADVAL0 input)
			(conn COUNTERREADVAL0 COUNTERREADVAL0 <== PHASER_OUT COUNTERREADVAL0)
		)
		(element COUNTERREADVAL1 1
			(pin COUNTERREADVAL1 input)
			(conn COUNTERREADVAL1 COUNTERREADVAL1 <== PHASER_OUT COUNTERREADVAL1)
		)
		(element COUNTERREADVAL2 1
			(pin COUNTERREADVAL2 input)
			(conn COUNTERREADVAL2 COUNTERREADVAL2 <== PHASER_OUT COUNTERREADVAL2)
		)
		(element COUNTERREADVAL3 1
			(pin COUNTERREADVAL3 input)
			(conn COUNTERREADVAL3 COUNTERREADVAL3 <== PHASER_OUT COUNTERREADVAL3)
		)
		(element COUNTERREADVAL4 1
			(pin COUNTERREADVAL4 input)
			(conn COUNTERREADVAL4 COUNTERREADVAL4 <== PHASER_OUT COUNTERREADVAL4)
		)
		(element COUNTERREADVAL5 1
			(pin COUNTERREADVAL5 input)
			(conn COUNTERREADVAL5 COUNTERREADVAL5 <== PHASER_OUT COUNTERREADVAL5)
		)
		(element COUNTERREADVAL6 1
			(pin COUNTERREADVAL6 input)
			(conn COUNTERREADVAL6 COUNTERREADVAL6 <== PHASER_OUT COUNTERREADVAL6)
		)
		(element COUNTERREADVAL7 1
			(pin COUNTERREADVAL7 input)
			(conn COUNTERREADVAL7 COUNTERREADVAL7 <== PHASER_OUT COUNTERREADVAL7)
		)
		(element COUNTERREADVAL8 1
			(pin COUNTERREADVAL8 input)
			(conn COUNTERREADVAL8 COUNTERREADVAL8 <== PHASER_OUT COUNTERREADVAL8)
		)
		(element DIVIDERST 1
			(pin DIVIDERST output)
			(conn DIVIDERST DIVIDERST ==> PHASER_OUT DIVIDERST)
		)
		(element EDGEADV 1
			(pin EDGEADV output)
			(conn EDGEADV EDGEADV ==> PHASER_OUT EDGEADV)
		)
		(element FINEENABLE 1
			(pin FINEENABLE output)
			(conn FINEENABLE FINEENABLE ==> PHASER_OUT FINEENABLE)
		)
		(element FINEINC 1
			(pin FINEINC output)
			(conn FINEINC FINEINC ==> PHASER_OUT FINEINC)
		)
		(element FINEOVERFLOW 1
			(pin FINEOVERFLOW input)
			(conn FINEOVERFLOW FINEOVERFLOW <== PHASER_OUT FINEOVERFLOW)
		)
		(element FREQREFCLK 1
			(pin FREQREFCLK output)
			(conn FREQREFCLK FREQREFCLK ==> PHASER_OUT FREQREFCLK)
		)
		(element MEMREFCLK 1
			(pin MEMREFCLK output)
			(conn MEMREFCLK MEMREFCLK ==> PHASER_OUT MEMREFCLK)
		)
		(element OCLK 1
			(pin OCLK input)
			(conn OCLK OCLK <== PHASER_OUT OCLK)
		)
		(element OCLKDELAYED 1
			(pin OCLKDELAYED input)
			(conn OCLKDELAYED OCLKDELAYED <== PHASER_OUT OCLKDELAYED)
		)
		(element OCLKDIV 1
			(pin OCLKDIV input)
			(conn OCLKDIV OCLKDIV <== PHASER_OUT OCLKDIV)
		)
		(element OSERDESRST 1
			(pin OSERDESRST input)
			(conn OSERDESRST OSERDESRST <== PHASER_OUT OSERDESRST)
		)
		(element PHASEREFCLK 1
			(pin PHASEREFCLK output)
			(conn PHASEREFCLK PHASEREFCLK ==> PHASER_OUT PHASEREFCLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PHASER_OUT RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element SELFINEOCLKDELAY 1
			(pin SELFINEOCLKDELAY output)
			(conn SELFINEOCLKDELAY SELFINEOCLKDELAY ==> PHASER_OUT SELFINEOCLKDELAY)
		)
		(element SYNCIN 1
			(pin SYNCIN output)
			(conn SYNCIN SYNCIN ==> PHASER_OUT SYNCIN)
		)
		(element SYSCLK 1
			(pin SYSCLK output)
			(conn SYSCLK SYSCLK ==> PHASER_OUT SYSCLK)
		)
		(element PHASER_OUT 39 # BEL
			(pin COARSEENABLE input)
			(pin COARSEINC input)
			(pin COARSEOVERFLOW output)
			(pin COUNTERLOADEN input)
			(pin COUNTERLOADVAL0 input)
			(pin COUNTERLOADVAL1 input)
			(pin COUNTERLOADVAL2 input)
			(pin COUNTERLOADVAL3 input)
			(pin COUNTERLOADVAL4 input)
			(pin COUNTERLOADVAL5 input)
			(pin COUNTERLOADVAL6 input)
			(pin COUNTERLOADVAL7 input)
			(pin COUNTERLOADVAL8 input)
			(pin COUNTERREADEN input)
			(pin COUNTERREADVAL0 output)
			(pin COUNTERREADVAL1 output)
			(pin COUNTERREADVAL2 output)
			(pin COUNTERREADVAL3 output)
			(pin COUNTERREADVAL4 output)
			(pin COUNTERREADVAL5 output)
			(pin COUNTERREADVAL6 output)
			(pin COUNTERREADVAL7 output)
			(pin COUNTERREADVAL8 output)
			(pin DIVIDERST input)
			(pin EDGEADV input)
			(pin FINEENABLE input)
			(pin FINEINC input)
			(pin FINEOVERFLOW output)
			(pin FREQREFCLK input)
			(pin MEMREFCLK input)
			(pin OCLK output)
			(pin OCLKDELAYED output)
			(pin OCLKDIV output)
			(pin OSERDESRST output)
			(pin PHASEREFCLK input)
			(pin RST input)
			(pin SELFINEOCLKDELAY input)
			(pin SYNCIN input)
			(pin SYSCLK input)
			(conn PHASER_OUT COARSEOVERFLOW ==> COARSEOVERFLOW COARSEOVERFLOW)
			(conn PHASER_OUT COUNTERREADVAL0 ==> COUNTERREADVAL0 COUNTERREADVAL0)
			(conn PHASER_OUT COUNTERREADVAL1 ==> COUNTERREADVAL1 COUNTERREADVAL1)
			(conn PHASER_OUT COUNTERREADVAL2 ==> COUNTERREADVAL2 COUNTERREADVAL2)
			(conn PHASER_OUT COUNTERREADVAL3 ==> COUNTERREADVAL3 COUNTERREADVAL3)
			(conn PHASER_OUT COUNTERREADVAL4 ==> COUNTERREADVAL4 COUNTERREADVAL4)
			(conn PHASER_OUT COUNTERREADVAL5 ==> COUNTERREADVAL5 COUNTERREADVAL5)
			(conn PHASER_OUT COUNTERREADVAL6 ==> COUNTERREADVAL6 COUNTERREADVAL6)
			(conn PHASER_OUT COUNTERREADVAL7 ==> COUNTERREADVAL7 COUNTERREADVAL7)
			(conn PHASER_OUT COUNTERREADVAL8 ==> COUNTERREADVAL8 COUNTERREADVAL8)
			(conn PHASER_OUT FINEOVERFLOW ==> FINEOVERFLOW FINEOVERFLOW)
			(conn PHASER_OUT OCLK ==> OCLK OCLK)
			(conn PHASER_OUT OCLKDELAYED ==> OCLKDELAYED OCLKDELAYED)
			(conn PHASER_OUT OCLKDIV ==> OCLKDIV OCLKDIV)
			(conn PHASER_OUT OSERDESRST ==> OSERDESRST OSERDESRST)
			(conn PHASER_OUT COARSEENABLE <== COARSEENABLE COARSEENABLE)
			(conn PHASER_OUT COARSEINC <== COARSEINC COARSEINC)
			(conn PHASER_OUT COUNTERLOADEN <== COUNTERLOADEN COUNTERLOADEN)
			(conn PHASER_OUT COUNTERLOADVAL0 <== COUNTERLOADVAL0 COUNTERLOADVAL0)
			(conn PHASER_OUT COUNTERLOADVAL1 <== COUNTERLOADVAL1 COUNTERLOADVAL1)
			(conn PHASER_OUT COUNTERLOADVAL2 <== COUNTERLOADVAL2 COUNTERLOADVAL2)
			(conn PHASER_OUT COUNTERLOADVAL3 <== COUNTERLOADVAL3 COUNTERLOADVAL3)
			(conn PHASER_OUT COUNTERLOADVAL4 <== COUNTERLOADVAL4 COUNTERLOADVAL4)
			(conn PHASER_OUT COUNTERLOADVAL5 <== COUNTERLOADVAL5 COUNTERLOADVAL5)
			(conn PHASER_OUT COUNTERLOADVAL6 <== COUNTERLOADVAL6 COUNTERLOADVAL6)
			(conn PHASER_OUT COUNTERLOADVAL7 <== COUNTERLOADVAL7 COUNTERLOADVAL7)
			(conn PHASER_OUT COUNTERLOADVAL8 <== COUNTERLOADVAL8 COUNTERLOADVAL8)
			(conn PHASER_OUT COUNTERREADEN <== COUNTERREADEN COUNTERREADEN)
			(conn PHASER_OUT DIVIDERST <== DIVIDERST DIVIDERST)
			(conn PHASER_OUT EDGEADV <== EDGEADV EDGEADV)
			(conn PHASER_OUT FINEENABLE <== FINEENABLE FINEENABLE)
			(conn PHASER_OUT FINEINC <== FINEINC FINEINC)
			(conn PHASER_OUT FREQREFCLK <== FREQREFCLK FREQREFCLK)
			(conn PHASER_OUT MEMREFCLK <== MEMREFCLK MEMREFCLK)
			(conn PHASER_OUT PHASEREFCLK <== PHASEREFCLK PHASEREFCLK)
			(conn PHASER_OUT RST <== RSTINV OUT)
			(conn PHASER_OUT SELFINEOCLKDELAY <== SELFINEOCLKDELAY SELFINEOCLKDELAY)
			(conn PHASER_OUT SYNCIN <== SYNCIN SYNCIN)
			(conn PHASER_OUT SYSCLK <== SYSCLK SYSCLK)
		)
	)