// soc_video_system_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.1 590

`timescale 1 ps / 1 ps
module soc_video_system_mm_interconnect_0 (
		input  wire        altpll_0_c0_clk,                                              //                                          altpll_0_c0.clk
		input  wire        clk_0_clk_clk,                                                //                                            clk_0_clk.clk
		input  wire        altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset,   // altpll_0_inclk_interface_reset_reset_bridge_in_reset.reset
		input  wire        fpga_only_master_clk_reset_reset_bridge_in_reset_reset,       //     fpga_only_master_clk_reset_reset_bridge_in_reset.reset
		input  wire        video_dma_controller_reset_reset_bridge_in_reset_reset,       //     video_dma_controller_reset_reset_bridge_in_reset.reset
		input  wire [31:0] fpga_only_master_master_address,                              //                              fpga_only_master_master.address
		output wire        fpga_only_master_master_waitrequest,                          //                                                     .waitrequest
		input  wire [3:0]  fpga_only_master_master_byteenable,                           //                                                     .byteenable
		input  wire        fpga_only_master_master_read,                                 //                                                     .read
		output wire [31:0] fpga_only_master_master_readdata,                             //                                                     .readdata
		output wire        fpga_only_master_master_readdatavalid,                        //                                                     .readdatavalid
		input  wire        fpga_only_master_master_write,                                //                                                     .write
		input  wire [31:0] fpga_only_master_master_writedata,                            //                                                     .writedata
		input  wire [31:0] video_dma_controller_avalon_dma_master_address,               //               video_dma_controller_avalon_dma_master.address
		output wire        video_dma_controller_avalon_dma_master_waitrequest,           //                                                     .waitrequest
		input  wire        video_dma_controller_avalon_dma_master_write,                 //                                                     .write
		input  wire [7:0]  video_dma_controller_avalon_dma_master_writedata,             //                                                     .writedata
		input  wire [31:0] video_pixel_buffer_dma_avalon_pixel_dma_master_address,       //       video_pixel_buffer_dma_avalon_pixel_dma_master.address
		output wire        video_pixel_buffer_dma_avalon_pixel_dma_master_waitrequest,   //                                                     .waitrequest
		input  wire        video_pixel_buffer_dma_avalon_pixel_dma_master_read,          //                                                     .read
		output wire [7:0]  video_pixel_buffer_dma_avalon_pixel_dma_master_readdata,      //                                                     .readdata
		output wire        video_pixel_buffer_dma_avalon_pixel_dma_master_readdatavalid, //                                                     .readdatavalid
		input  wire        video_pixel_buffer_dma_avalon_pixel_dma_master_lock,          //                                                     .lock
		output wire [1:0]  altpll_0_pll_slave_address,                                   //                                   altpll_0_pll_slave.address
		output wire        altpll_0_pll_slave_write,                                     //                                                     .write
		output wire        altpll_0_pll_slave_read,                                      //                                                     .read
		input  wire [31:0] altpll_0_pll_slave_readdata,                                  //                                                     .readdata
		output wire [31:0] altpll_0_pll_slave_writedata,                                 //                                                     .writedata
		output wire [1:0]  audio_and_video_config_0_avalon_av_config_slave_address,      //      audio_and_video_config_0_avalon_av_config_slave.address
		output wire        audio_and_video_config_0_avalon_av_config_slave_write,        //                                                     .write
		output wire        audio_and_video_config_0_avalon_av_config_slave_read,         //                                                     .read
		input  wire [31:0] audio_and_video_config_0_avalon_av_config_slave_readdata,     //                                                     .readdata
		output wire [31:0] audio_and_video_config_0_avalon_av_config_slave_writedata,    //                                                     .writedata
		output wire [3:0]  audio_and_video_config_0_avalon_av_config_slave_byteenable,   //                                                     .byteenable
		input  wire        audio_and_video_config_0_avalon_av_config_slave_waitrequest,  //                                                     .waitrequest
		output wire [24:0] pixel_buffer_s1_address,                                      //                                      pixel_buffer_s1.address
		output wire        pixel_buffer_s1_write,                                        //                                                     .write
		output wire        pixel_buffer_s1_read,                                         //                                                     .read
		input  wire [15:0] pixel_buffer_s1_readdata,                                     //                                                     .readdata
		output wire [15:0] pixel_buffer_s1_writedata,                                    //                                                     .writedata
		output wire [1:0]  pixel_buffer_s1_byteenable,                                   //                                                     .byteenable
		input  wire        pixel_buffer_s1_readdatavalid,                                //                                                     .readdatavalid
		input  wire        pixel_buffer_s1_waitrequest,                                  //                                                     .waitrequest
		output wire        pixel_buffer_s1_chipselect,                                   //                                                     .chipselect
		output wire [17:0] pixel_onchip_buffer_s1_address,                               //                               pixel_onchip_buffer_s1.address
		output wire        pixel_onchip_buffer_s1_write,                                 //                                                     .write
		input  wire [7:0]  pixel_onchip_buffer_s1_readdata,                              //                                                     .readdata
		output wire [7:0]  pixel_onchip_buffer_s1_writedata,                             //                                                     .writedata
		output wire        pixel_onchip_buffer_s1_chipselect,                            //                                                     .chipselect
		output wire        pixel_onchip_buffer_s1_clken,                                 //                                                     .clken
		output wire [1:0]  video_dma_controller_avalon_dma_control_slave_address,        //        video_dma_controller_avalon_dma_control_slave.address
		output wire        video_dma_controller_avalon_dma_control_slave_write,          //                                                     .write
		output wire        video_dma_controller_avalon_dma_control_slave_read,           //                                                     .read
		input  wire [31:0] video_dma_controller_avalon_dma_control_slave_readdata,       //                                                     .readdata
		output wire [31:0] video_dma_controller_avalon_dma_control_slave_writedata,      //                                                     .writedata
		output wire [3:0]  video_dma_controller_avalon_dma_control_slave_byteenable,     //                                                     .byteenable
		output wire [1:0]  video_pixel_buffer_dma_avalon_control_slave_address,          //          video_pixel_buffer_dma_avalon_control_slave.address
		output wire        video_pixel_buffer_dma_avalon_control_slave_write,            //                                                     .write
		output wire        video_pixel_buffer_dma_avalon_control_slave_read,             //                                                     .read
		input  wire [31:0] video_pixel_buffer_dma_avalon_control_slave_readdata,         //                                                     .readdata
		output wire [31:0] video_pixel_buffer_dma_avalon_control_slave_writedata,        //                                                     .writedata
		output wire [3:0]  video_pixel_buffer_dma_avalon_control_slave_byteenable        //                                                     .byteenable
	);

	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest;           // video_dma_controller_avalon_dma_master_agent:av_waitrequest -> video_dma_controller_avalon_dma_master_translator:uav_waitrequest
	wire    [7:0] video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata;              // video_dma_controller_avalon_dma_master_agent:av_readdata -> video_dma_controller_avalon_dma_master_translator:uav_readdata
	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess;           // video_dma_controller_avalon_dma_master_translator:uav_debugaccess -> video_dma_controller_avalon_dma_master_agent:av_debugaccess
	wire   [31:0] video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address;               // video_dma_controller_avalon_dma_master_translator:uav_address -> video_dma_controller_avalon_dma_master_agent:av_address
	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read;                  // video_dma_controller_avalon_dma_master_translator:uav_read -> video_dma_controller_avalon_dma_master_agent:av_read
	wire    [0:0] video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable;            // video_dma_controller_avalon_dma_master_translator:uav_byteenable -> video_dma_controller_avalon_dma_master_agent:av_byteenable
	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid;         // video_dma_controller_avalon_dma_master_agent:av_readdatavalid -> video_dma_controller_avalon_dma_master_translator:uav_readdatavalid
	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock;                  // video_dma_controller_avalon_dma_master_translator:uav_lock -> video_dma_controller_avalon_dma_master_agent:av_lock
	wire          video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write;                 // video_dma_controller_avalon_dma_master_translator:uav_write -> video_dma_controller_avalon_dma_master_agent:av_write
	wire    [7:0] video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata;             // video_dma_controller_avalon_dma_master_translator:uav_writedata -> video_dma_controller_avalon_dma_master_agent:av_writedata
	wire    [0:0] video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount;            // video_dma_controller_avalon_dma_master_translator:uav_burstcount -> video_dma_controller_avalon_dma_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                                                 // rsp_mux:src_valid -> video_dma_controller_avalon_dma_master_agent:rp_valid
	wire   [78:0] rsp_mux_src_data;                                                                                  // rsp_mux:src_data -> video_dma_controller_avalon_dma_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                                                 // video_dma_controller_avalon_dma_master_agent:rp_ready -> rsp_mux:src_ready
	wire    [5:0] rsp_mux_src_channel;                                                                               // rsp_mux:src_channel -> video_dma_controller_avalon_dma_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                                         // rsp_mux:src_startofpacket -> video_dma_controller_avalon_dma_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                           // rsp_mux:src_endofpacket -> video_dma_controller_avalon_dma_master_agent:rp_endofpacket
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest;   // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_waitrequest -> video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_waitrequest
	wire    [7:0] video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata;      // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_readdata -> video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_readdata
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess;   // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_debugaccess -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_debugaccess
	wire   [31:0] video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_address;       // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_address -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_address
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_read;          // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_read -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_read
	wire    [0:0] video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable;    // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_byteenable -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_byteenable
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid; // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_readdatavalid -> video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_readdatavalid
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock;          // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_lock -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_lock
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_write;         // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_write -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_write
	wire    [7:0] video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata;     // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_writedata -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_writedata
	wire    [0:0] video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount;    // video_pixel_buffer_dma_avalon_pixel_dma_master_translator:uav_burstcount -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                                             // rsp_mux_001:src_valid -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_valid
	wire   [78:0] rsp_mux_001_src_data;                                                                              // rsp_mux_001:src_data -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                                             // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [5:0] rsp_mux_001_src_channel;                                                                           // rsp_mux_001:src_channel -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                                     // rsp_mux_001:src_startofpacket -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                                       // rsp_mux_001:src_endofpacket -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:rp_endofpacket
	wire          fpga_only_master_master_translator_avalon_universal_master_0_waitrequest;                          // fpga_only_master_master_agent:av_waitrequest -> fpga_only_master_master_translator:uav_waitrequest
	wire   [31:0] fpga_only_master_master_translator_avalon_universal_master_0_readdata;                             // fpga_only_master_master_agent:av_readdata -> fpga_only_master_master_translator:uav_readdata
	wire          fpga_only_master_master_translator_avalon_universal_master_0_debugaccess;                          // fpga_only_master_master_translator:uav_debugaccess -> fpga_only_master_master_agent:av_debugaccess
	wire   [31:0] fpga_only_master_master_translator_avalon_universal_master_0_address;                              // fpga_only_master_master_translator:uav_address -> fpga_only_master_master_agent:av_address
	wire          fpga_only_master_master_translator_avalon_universal_master_0_read;                                 // fpga_only_master_master_translator:uav_read -> fpga_only_master_master_agent:av_read
	wire    [3:0] fpga_only_master_master_translator_avalon_universal_master_0_byteenable;                           // fpga_only_master_master_translator:uav_byteenable -> fpga_only_master_master_agent:av_byteenable
	wire          fpga_only_master_master_translator_avalon_universal_master_0_readdatavalid;                        // fpga_only_master_master_agent:av_readdatavalid -> fpga_only_master_master_translator:uav_readdatavalid
	wire          fpga_only_master_master_translator_avalon_universal_master_0_lock;                                 // fpga_only_master_master_translator:uav_lock -> fpga_only_master_master_agent:av_lock
	wire          fpga_only_master_master_translator_avalon_universal_master_0_write;                                // fpga_only_master_master_translator:uav_write -> fpga_only_master_master_agent:av_write
	wire   [31:0] fpga_only_master_master_translator_avalon_universal_master_0_writedata;                            // fpga_only_master_master_translator:uav_writedata -> fpga_only_master_master_agent:av_writedata
	wire    [2:0] fpga_only_master_master_translator_avalon_universal_master_0_burstcount;                           // fpga_only_master_master_translator:uav_burstcount -> fpga_only_master_master_agent:av_burstcount
	wire    [7:0] pixel_onchip_buffer_s1_agent_m0_readdata;                                                          // pixel_onchip_buffer_s1_translator:uav_readdata -> pixel_onchip_buffer_s1_agent:m0_readdata
	wire          pixel_onchip_buffer_s1_agent_m0_waitrequest;                                                       // pixel_onchip_buffer_s1_translator:uav_waitrequest -> pixel_onchip_buffer_s1_agent:m0_waitrequest
	wire          pixel_onchip_buffer_s1_agent_m0_debugaccess;                                                       // pixel_onchip_buffer_s1_agent:m0_debugaccess -> pixel_onchip_buffer_s1_translator:uav_debugaccess
	wire   [31:0] pixel_onchip_buffer_s1_agent_m0_address;                                                           // pixel_onchip_buffer_s1_agent:m0_address -> pixel_onchip_buffer_s1_translator:uav_address
	wire    [0:0] pixel_onchip_buffer_s1_agent_m0_byteenable;                                                        // pixel_onchip_buffer_s1_agent:m0_byteenable -> pixel_onchip_buffer_s1_translator:uav_byteenable
	wire          pixel_onchip_buffer_s1_agent_m0_read;                                                              // pixel_onchip_buffer_s1_agent:m0_read -> pixel_onchip_buffer_s1_translator:uav_read
	wire          pixel_onchip_buffer_s1_agent_m0_readdatavalid;                                                     // pixel_onchip_buffer_s1_translator:uav_readdatavalid -> pixel_onchip_buffer_s1_agent:m0_readdatavalid
	wire          pixel_onchip_buffer_s1_agent_m0_lock;                                                              // pixel_onchip_buffer_s1_agent:m0_lock -> pixel_onchip_buffer_s1_translator:uav_lock
	wire    [7:0] pixel_onchip_buffer_s1_agent_m0_writedata;                                                         // pixel_onchip_buffer_s1_agent:m0_writedata -> pixel_onchip_buffer_s1_translator:uav_writedata
	wire          pixel_onchip_buffer_s1_agent_m0_write;                                                             // pixel_onchip_buffer_s1_agent:m0_write -> pixel_onchip_buffer_s1_translator:uav_write
	wire    [0:0] pixel_onchip_buffer_s1_agent_m0_burstcount;                                                        // pixel_onchip_buffer_s1_agent:m0_burstcount -> pixel_onchip_buffer_s1_translator:uav_burstcount
	wire          pixel_onchip_buffer_s1_agent_rf_source_valid;                                                      // pixel_onchip_buffer_s1_agent:rf_source_valid -> pixel_onchip_buffer_s1_agent_rsp_fifo:in_valid
	wire   [79:0] pixel_onchip_buffer_s1_agent_rf_source_data;                                                       // pixel_onchip_buffer_s1_agent:rf_source_data -> pixel_onchip_buffer_s1_agent_rsp_fifo:in_data
	wire          pixel_onchip_buffer_s1_agent_rf_source_ready;                                                      // pixel_onchip_buffer_s1_agent_rsp_fifo:in_ready -> pixel_onchip_buffer_s1_agent:rf_source_ready
	wire          pixel_onchip_buffer_s1_agent_rf_source_startofpacket;                                              // pixel_onchip_buffer_s1_agent:rf_source_startofpacket -> pixel_onchip_buffer_s1_agent_rsp_fifo:in_startofpacket
	wire          pixel_onchip_buffer_s1_agent_rf_source_endofpacket;                                                // pixel_onchip_buffer_s1_agent:rf_source_endofpacket -> pixel_onchip_buffer_s1_agent_rsp_fifo:in_endofpacket
	wire          pixel_onchip_buffer_s1_agent_rsp_fifo_out_valid;                                                   // pixel_onchip_buffer_s1_agent_rsp_fifo:out_valid -> pixel_onchip_buffer_s1_agent:rf_sink_valid
	wire   [79:0] pixel_onchip_buffer_s1_agent_rsp_fifo_out_data;                                                    // pixel_onchip_buffer_s1_agent_rsp_fifo:out_data -> pixel_onchip_buffer_s1_agent:rf_sink_data
	wire          pixel_onchip_buffer_s1_agent_rsp_fifo_out_ready;                                                   // pixel_onchip_buffer_s1_agent:rf_sink_ready -> pixel_onchip_buffer_s1_agent_rsp_fifo:out_ready
	wire          pixel_onchip_buffer_s1_agent_rsp_fifo_out_startofpacket;                                           // pixel_onchip_buffer_s1_agent_rsp_fifo:out_startofpacket -> pixel_onchip_buffer_s1_agent:rf_sink_startofpacket
	wire          pixel_onchip_buffer_s1_agent_rsp_fifo_out_endofpacket;                                             // pixel_onchip_buffer_s1_agent_rsp_fifo:out_endofpacket -> pixel_onchip_buffer_s1_agent:rf_sink_endofpacket
	wire   [31:0] audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdata;                                 // audio_and_video_config_0_avalon_av_config_slave_translator:uav_readdata -> audio_and_video_config_0_avalon_av_config_slave_agent:m0_readdata
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_waitrequest;                              // audio_and_video_config_0_avalon_av_config_slave_translator:uav_waitrequest -> audio_and_video_config_0_avalon_av_config_slave_agent:m0_waitrequest
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_debugaccess;                              // audio_and_video_config_0_avalon_av_config_slave_agent:m0_debugaccess -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_debugaccess
	wire   [31:0] audio_and_video_config_0_avalon_av_config_slave_agent_m0_address;                                  // audio_and_video_config_0_avalon_av_config_slave_agent:m0_address -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_address
	wire    [3:0] audio_and_video_config_0_avalon_av_config_slave_agent_m0_byteenable;                               // audio_and_video_config_0_avalon_av_config_slave_agent:m0_byteenable -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_byteenable
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_read;                                     // audio_and_video_config_0_avalon_av_config_slave_agent:m0_read -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_read
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdatavalid;                            // audio_and_video_config_0_avalon_av_config_slave_translator:uav_readdatavalid -> audio_and_video_config_0_avalon_av_config_slave_agent:m0_readdatavalid
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_lock;                                     // audio_and_video_config_0_avalon_av_config_slave_agent:m0_lock -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_lock
	wire   [31:0] audio_and_video_config_0_avalon_av_config_slave_agent_m0_writedata;                                // audio_and_video_config_0_avalon_av_config_slave_agent:m0_writedata -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_writedata
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_m0_write;                                    // audio_and_video_config_0_avalon_av_config_slave_agent:m0_write -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_write
	wire    [2:0] audio_and_video_config_0_avalon_av_config_slave_agent_m0_burstcount;                               // audio_and_video_config_0_avalon_av_config_slave_agent:m0_burstcount -> audio_and_video_config_0_avalon_av_config_slave_translator:uav_burstcount
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_valid;                             // audio_and_video_config_0_avalon_av_config_slave_agent:rf_source_valid -> audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:in_valid
	wire  [106:0] audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_data;                              // audio_and_video_config_0_avalon_av_config_slave_agent:rf_source_data -> audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:in_data
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_ready;                             // audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:in_ready -> audio_and_video_config_0_avalon_av_config_slave_agent:rf_source_ready
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_startofpacket;                     // audio_and_video_config_0_avalon_av_config_slave_agent:rf_source_startofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:in_startofpacket
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_endofpacket;                       // audio_and_video_config_0_avalon_av_config_slave_agent:rf_source_endofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:in_endofpacket
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_valid;                          // audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:out_valid -> audio_and_video_config_0_avalon_av_config_slave_agent:rf_sink_valid
	wire  [106:0] audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_data;                           // audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:out_data -> audio_and_video_config_0_avalon_av_config_slave_agent:rf_sink_data
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_ready;                          // audio_and_video_config_0_avalon_av_config_slave_agent:rf_sink_ready -> audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:out_ready
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket;                  // audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:out_startofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent:rf_sink_startofpacket
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket;                    // audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo:out_endofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                                             // cmd_mux_001:src_valid -> audio_and_video_config_0_avalon_av_config_slave_agent:cp_valid
	wire  [105:0] cmd_mux_001_src_data;                                                                              // cmd_mux_001:src_data -> audio_and_video_config_0_avalon_av_config_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                                             // audio_and_video_config_0_avalon_av_config_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [5:0] cmd_mux_001_src_channel;                                                                           // cmd_mux_001:src_channel -> audio_and_video_config_0_avalon_av_config_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                                     // cmd_mux_001:src_startofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                       // cmd_mux_001:src_endofpacket -> audio_and_video_config_0_avalon_av_config_slave_agent:cp_endofpacket
	wire   [31:0] video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdata;                                     // video_pixel_buffer_dma_avalon_control_slave_translator:uav_readdata -> video_pixel_buffer_dma_avalon_control_slave_agent:m0_readdata
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_waitrequest;                                  // video_pixel_buffer_dma_avalon_control_slave_translator:uav_waitrequest -> video_pixel_buffer_dma_avalon_control_slave_agent:m0_waitrequest
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_debugaccess;                                  // video_pixel_buffer_dma_avalon_control_slave_agent:m0_debugaccess -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_debugaccess
	wire   [31:0] video_pixel_buffer_dma_avalon_control_slave_agent_m0_address;                                      // video_pixel_buffer_dma_avalon_control_slave_agent:m0_address -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_address
	wire    [3:0] video_pixel_buffer_dma_avalon_control_slave_agent_m0_byteenable;                                   // video_pixel_buffer_dma_avalon_control_slave_agent:m0_byteenable -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_byteenable
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_read;                                         // video_pixel_buffer_dma_avalon_control_slave_agent:m0_read -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_read
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdatavalid;                                // video_pixel_buffer_dma_avalon_control_slave_translator:uav_readdatavalid -> video_pixel_buffer_dma_avalon_control_slave_agent:m0_readdatavalid
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_lock;                                         // video_pixel_buffer_dma_avalon_control_slave_agent:m0_lock -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_lock
	wire   [31:0] video_pixel_buffer_dma_avalon_control_slave_agent_m0_writedata;                                    // video_pixel_buffer_dma_avalon_control_slave_agent:m0_writedata -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_writedata
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_m0_write;                                        // video_pixel_buffer_dma_avalon_control_slave_agent:m0_write -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_write
	wire    [2:0] video_pixel_buffer_dma_avalon_control_slave_agent_m0_burstcount;                                   // video_pixel_buffer_dma_avalon_control_slave_agent:m0_burstcount -> video_pixel_buffer_dma_avalon_control_slave_translator:uav_burstcount
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_valid;                                 // video_pixel_buffer_dma_avalon_control_slave_agent:rf_source_valid -> video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:in_valid
	wire  [106:0] video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_data;                                  // video_pixel_buffer_dma_avalon_control_slave_agent:rf_source_data -> video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:in_data
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_ready;                                 // video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:in_ready -> video_pixel_buffer_dma_avalon_control_slave_agent:rf_source_ready
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_startofpacket;                         // video_pixel_buffer_dma_avalon_control_slave_agent:rf_source_startofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:in_startofpacket
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_endofpacket;                           // video_pixel_buffer_dma_avalon_control_slave_agent:rf_source_endofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:in_endofpacket
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_valid;                              // video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:out_valid -> video_pixel_buffer_dma_avalon_control_slave_agent:rf_sink_valid
	wire  [106:0] video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_data;                               // video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:out_data -> video_pixel_buffer_dma_avalon_control_slave_agent:rf_sink_data
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_ready;                              // video_pixel_buffer_dma_avalon_control_slave_agent:rf_sink_ready -> video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:out_ready
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_startofpacket;                      // video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:out_startofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent:rf_sink_startofpacket
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_endofpacket;                        // video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo:out_endofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                                             // cmd_mux_002:src_valid -> video_pixel_buffer_dma_avalon_control_slave_agent:cp_valid
	wire  [105:0] cmd_mux_002_src_data;                                                                              // cmd_mux_002:src_data -> video_pixel_buffer_dma_avalon_control_slave_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                                             // video_pixel_buffer_dma_avalon_control_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [5:0] cmd_mux_002_src_channel;                                                                           // cmd_mux_002:src_channel -> video_pixel_buffer_dma_avalon_control_slave_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                                     // cmd_mux_002:src_startofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                       // cmd_mux_002:src_endofpacket -> video_pixel_buffer_dma_avalon_control_slave_agent:cp_endofpacket
	wire   [31:0] video_dma_controller_avalon_dma_control_slave_agent_m0_readdata;                                   // video_dma_controller_avalon_dma_control_slave_translator:uav_readdata -> video_dma_controller_avalon_dma_control_slave_agent:m0_readdata
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_waitrequest;                                // video_dma_controller_avalon_dma_control_slave_translator:uav_waitrequest -> video_dma_controller_avalon_dma_control_slave_agent:m0_waitrequest
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_debugaccess;                                // video_dma_controller_avalon_dma_control_slave_agent:m0_debugaccess -> video_dma_controller_avalon_dma_control_slave_translator:uav_debugaccess
	wire   [31:0] video_dma_controller_avalon_dma_control_slave_agent_m0_address;                                    // video_dma_controller_avalon_dma_control_slave_agent:m0_address -> video_dma_controller_avalon_dma_control_slave_translator:uav_address
	wire    [3:0] video_dma_controller_avalon_dma_control_slave_agent_m0_byteenable;                                 // video_dma_controller_avalon_dma_control_slave_agent:m0_byteenable -> video_dma_controller_avalon_dma_control_slave_translator:uav_byteenable
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_read;                                       // video_dma_controller_avalon_dma_control_slave_agent:m0_read -> video_dma_controller_avalon_dma_control_slave_translator:uav_read
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_readdatavalid;                              // video_dma_controller_avalon_dma_control_slave_translator:uav_readdatavalid -> video_dma_controller_avalon_dma_control_slave_agent:m0_readdatavalid
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_lock;                                       // video_dma_controller_avalon_dma_control_slave_agent:m0_lock -> video_dma_controller_avalon_dma_control_slave_translator:uav_lock
	wire   [31:0] video_dma_controller_avalon_dma_control_slave_agent_m0_writedata;                                  // video_dma_controller_avalon_dma_control_slave_agent:m0_writedata -> video_dma_controller_avalon_dma_control_slave_translator:uav_writedata
	wire          video_dma_controller_avalon_dma_control_slave_agent_m0_write;                                      // video_dma_controller_avalon_dma_control_slave_agent:m0_write -> video_dma_controller_avalon_dma_control_slave_translator:uav_write
	wire    [2:0] video_dma_controller_avalon_dma_control_slave_agent_m0_burstcount;                                 // video_dma_controller_avalon_dma_control_slave_agent:m0_burstcount -> video_dma_controller_avalon_dma_control_slave_translator:uav_burstcount
	wire          video_dma_controller_avalon_dma_control_slave_agent_rf_source_valid;                               // video_dma_controller_avalon_dma_control_slave_agent:rf_source_valid -> video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:in_valid
	wire  [106:0] video_dma_controller_avalon_dma_control_slave_agent_rf_source_data;                                // video_dma_controller_avalon_dma_control_slave_agent:rf_source_data -> video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:in_data
	wire          video_dma_controller_avalon_dma_control_slave_agent_rf_source_ready;                               // video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:in_ready -> video_dma_controller_avalon_dma_control_slave_agent:rf_source_ready
	wire          video_dma_controller_avalon_dma_control_slave_agent_rf_source_startofpacket;                       // video_dma_controller_avalon_dma_control_slave_agent:rf_source_startofpacket -> video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:in_startofpacket
	wire          video_dma_controller_avalon_dma_control_slave_agent_rf_source_endofpacket;                         // video_dma_controller_avalon_dma_control_slave_agent:rf_source_endofpacket -> video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:in_endofpacket
	wire          video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_valid;                            // video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:out_valid -> video_dma_controller_avalon_dma_control_slave_agent:rf_sink_valid
	wire  [106:0] video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_data;                             // video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:out_data -> video_dma_controller_avalon_dma_control_slave_agent:rf_sink_data
	wire          video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_ready;                            // video_dma_controller_avalon_dma_control_slave_agent:rf_sink_ready -> video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:out_ready
	wire          video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket;                    // video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:out_startofpacket -> video_dma_controller_avalon_dma_control_slave_agent:rf_sink_startofpacket
	wire          video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket;                      // video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo:out_endofpacket -> video_dma_controller_avalon_dma_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                                             // cmd_mux_003:src_valid -> video_dma_controller_avalon_dma_control_slave_agent:cp_valid
	wire  [105:0] cmd_mux_003_src_data;                                                                              // cmd_mux_003:src_data -> video_dma_controller_avalon_dma_control_slave_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                                             // video_dma_controller_avalon_dma_control_slave_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [5:0] cmd_mux_003_src_channel;                                                                           // cmd_mux_003:src_channel -> video_dma_controller_avalon_dma_control_slave_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                                     // cmd_mux_003:src_startofpacket -> video_dma_controller_avalon_dma_control_slave_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                                       // cmd_mux_003:src_endofpacket -> video_dma_controller_avalon_dma_control_slave_agent:cp_endofpacket
	wire   [31:0] altpll_0_pll_slave_agent_m0_readdata;                                                              // altpll_0_pll_slave_translator:uav_readdata -> altpll_0_pll_slave_agent:m0_readdata
	wire          altpll_0_pll_slave_agent_m0_waitrequest;                                                           // altpll_0_pll_slave_translator:uav_waitrequest -> altpll_0_pll_slave_agent:m0_waitrequest
	wire          altpll_0_pll_slave_agent_m0_debugaccess;                                                           // altpll_0_pll_slave_agent:m0_debugaccess -> altpll_0_pll_slave_translator:uav_debugaccess
	wire   [31:0] altpll_0_pll_slave_agent_m0_address;                                                               // altpll_0_pll_slave_agent:m0_address -> altpll_0_pll_slave_translator:uav_address
	wire    [3:0] altpll_0_pll_slave_agent_m0_byteenable;                                                            // altpll_0_pll_slave_agent:m0_byteenable -> altpll_0_pll_slave_translator:uav_byteenable
	wire          altpll_0_pll_slave_agent_m0_read;                                                                  // altpll_0_pll_slave_agent:m0_read -> altpll_0_pll_slave_translator:uav_read
	wire          altpll_0_pll_slave_agent_m0_readdatavalid;                                                         // altpll_0_pll_slave_translator:uav_readdatavalid -> altpll_0_pll_slave_agent:m0_readdatavalid
	wire          altpll_0_pll_slave_agent_m0_lock;                                                                  // altpll_0_pll_slave_agent:m0_lock -> altpll_0_pll_slave_translator:uav_lock
	wire   [31:0] altpll_0_pll_slave_agent_m0_writedata;                                                             // altpll_0_pll_slave_agent:m0_writedata -> altpll_0_pll_slave_translator:uav_writedata
	wire          altpll_0_pll_slave_agent_m0_write;                                                                 // altpll_0_pll_slave_agent:m0_write -> altpll_0_pll_slave_translator:uav_write
	wire    [2:0] altpll_0_pll_slave_agent_m0_burstcount;                                                            // altpll_0_pll_slave_agent:m0_burstcount -> altpll_0_pll_slave_translator:uav_burstcount
	wire          altpll_0_pll_slave_agent_rf_source_valid;                                                          // altpll_0_pll_slave_agent:rf_source_valid -> altpll_0_pll_slave_agent_rsp_fifo:in_valid
	wire  [106:0] altpll_0_pll_slave_agent_rf_source_data;                                                           // altpll_0_pll_slave_agent:rf_source_data -> altpll_0_pll_slave_agent_rsp_fifo:in_data
	wire          altpll_0_pll_slave_agent_rf_source_ready;                                                          // altpll_0_pll_slave_agent_rsp_fifo:in_ready -> altpll_0_pll_slave_agent:rf_source_ready
	wire          altpll_0_pll_slave_agent_rf_source_startofpacket;                                                  // altpll_0_pll_slave_agent:rf_source_startofpacket -> altpll_0_pll_slave_agent_rsp_fifo:in_startofpacket
	wire          altpll_0_pll_slave_agent_rf_source_endofpacket;                                                    // altpll_0_pll_slave_agent:rf_source_endofpacket -> altpll_0_pll_slave_agent_rsp_fifo:in_endofpacket
	wire          altpll_0_pll_slave_agent_rsp_fifo_out_valid;                                                       // altpll_0_pll_slave_agent_rsp_fifo:out_valid -> altpll_0_pll_slave_agent:rf_sink_valid
	wire  [106:0] altpll_0_pll_slave_agent_rsp_fifo_out_data;                                                        // altpll_0_pll_slave_agent_rsp_fifo:out_data -> altpll_0_pll_slave_agent:rf_sink_data
	wire          altpll_0_pll_slave_agent_rsp_fifo_out_ready;                                                       // altpll_0_pll_slave_agent:rf_sink_ready -> altpll_0_pll_slave_agent_rsp_fifo:out_ready
	wire          altpll_0_pll_slave_agent_rsp_fifo_out_startofpacket;                                               // altpll_0_pll_slave_agent_rsp_fifo:out_startofpacket -> altpll_0_pll_slave_agent:rf_sink_startofpacket
	wire          altpll_0_pll_slave_agent_rsp_fifo_out_endofpacket;                                                 // altpll_0_pll_slave_agent_rsp_fifo:out_endofpacket -> altpll_0_pll_slave_agent:rf_sink_endofpacket
	wire          altpll_0_pll_slave_agent_rdata_fifo_src_valid;                                                     // altpll_0_pll_slave_agent:rdata_fifo_src_valid -> altpll_0_pll_slave_agent_rdata_fifo:in_valid
	wire   [33:0] altpll_0_pll_slave_agent_rdata_fifo_src_data;                                                      // altpll_0_pll_slave_agent:rdata_fifo_src_data -> altpll_0_pll_slave_agent_rdata_fifo:in_data
	wire          altpll_0_pll_slave_agent_rdata_fifo_src_ready;                                                     // altpll_0_pll_slave_agent_rdata_fifo:in_ready -> altpll_0_pll_slave_agent:rdata_fifo_src_ready
	wire          cmd_mux_004_src_valid;                                                                             // cmd_mux_004:src_valid -> altpll_0_pll_slave_agent:cp_valid
	wire  [105:0] cmd_mux_004_src_data;                                                                              // cmd_mux_004:src_data -> altpll_0_pll_slave_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                                             // altpll_0_pll_slave_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [5:0] cmd_mux_004_src_channel;                                                                           // cmd_mux_004:src_channel -> altpll_0_pll_slave_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                                     // cmd_mux_004:src_startofpacket -> altpll_0_pll_slave_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                                       // cmd_mux_004:src_endofpacket -> altpll_0_pll_slave_agent:cp_endofpacket
	wire   [15:0] pixel_buffer_s1_agent_m0_readdata;                                                                 // pixel_buffer_s1_translator:uav_readdata -> pixel_buffer_s1_agent:m0_readdata
	wire          pixel_buffer_s1_agent_m0_waitrequest;                                                              // pixel_buffer_s1_translator:uav_waitrequest -> pixel_buffer_s1_agent:m0_waitrequest
	wire          pixel_buffer_s1_agent_m0_debugaccess;                                                              // pixel_buffer_s1_agent:m0_debugaccess -> pixel_buffer_s1_translator:uav_debugaccess
	wire   [31:0] pixel_buffer_s1_agent_m0_address;                                                                  // pixel_buffer_s1_agent:m0_address -> pixel_buffer_s1_translator:uav_address
	wire    [1:0] pixel_buffer_s1_agent_m0_byteenable;                                                               // pixel_buffer_s1_agent:m0_byteenable -> pixel_buffer_s1_translator:uav_byteenable
	wire          pixel_buffer_s1_agent_m0_read;                                                                     // pixel_buffer_s1_agent:m0_read -> pixel_buffer_s1_translator:uav_read
	wire          pixel_buffer_s1_agent_m0_readdatavalid;                                                            // pixel_buffer_s1_translator:uav_readdatavalid -> pixel_buffer_s1_agent:m0_readdatavalid
	wire          pixel_buffer_s1_agent_m0_lock;                                                                     // pixel_buffer_s1_agent:m0_lock -> pixel_buffer_s1_translator:uav_lock
	wire   [15:0] pixel_buffer_s1_agent_m0_writedata;                                                                // pixel_buffer_s1_agent:m0_writedata -> pixel_buffer_s1_translator:uav_writedata
	wire          pixel_buffer_s1_agent_m0_write;                                                                    // pixel_buffer_s1_agent:m0_write -> pixel_buffer_s1_translator:uav_write
	wire    [1:0] pixel_buffer_s1_agent_m0_burstcount;                                                               // pixel_buffer_s1_agent:m0_burstcount -> pixel_buffer_s1_translator:uav_burstcount
	wire          pixel_buffer_s1_agent_rf_source_valid;                                                             // pixel_buffer_s1_agent:rf_source_valid -> pixel_buffer_s1_agent_rsp_fifo:in_valid
	wire   [88:0] pixel_buffer_s1_agent_rf_source_data;                                                              // pixel_buffer_s1_agent:rf_source_data -> pixel_buffer_s1_agent_rsp_fifo:in_data
	wire          pixel_buffer_s1_agent_rf_source_ready;                                                             // pixel_buffer_s1_agent_rsp_fifo:in_ready -> pixel_buffer_s1_agent:rf_source_ready
	wire          pixel_buffer_s1_agent_rf_source_startofpacket;                                                     // pixel_buffer_s1_agent:rf_source_startofpacket -> pixel_buffer_s1_agent_rsp_fifo:in_startofpacket
	wire          pixel_buffer_s1_agent_rf_source_endofpacket;                                                       // pixel_buffer_s1_agent:rf_source_endofpacket -> pixel_buffer_s1_agent_rsp_fifo:in_endofpacket
	wire          pixel_buffer_s1_agent_rsp_fifo_out_valid;                                                          // pixel_buffer_s1_agent_rsp_fifo:out_valid -> pixel_buffer_s1_agent:rf_sink_valid
	wire   [88:0] pixel_buffer_s1_agent_rsp_fifo_out_data;                                                           // pixel_buffer_s1_agent_rsp_fifo:out_data -> pixel_buffer_s1_agent:rf_sink_data
	wire          pixel_buffer_s1_agent_rsp_fifo_out_ready;                                                          // pixel_buffer_s1_agent:rf_sink_ready -> pixel_buffer_s1_agent_rsp_fifo:out_ready
	wire          pixel_buffer_s1_agent_rsp_fifo_out_startofpacket;                                                  // pixel_buffer_s1_agent_rsp_fifo:out_startofpacket -> pixel_buffer_s1_agent:rf_sink_startofpacket
	wire          pixel_buffer_s1_agent_rsp_fifo_out_endofpacket;                                                    // pixel_buffer_s1_agent_rsp_fifo:out_endofpacket -> pixel_buffer_s1_agent:rf_sink_endofpacket
	wire          pixel_buffer_s1_agent_rdata_fifo_src_valid;                                                        // pixel_buffer_s1_agent:rdata_fifo_src_valid -> pixel_buffer_s1_agent_rdata_fifo:in_valid
	wire   [17:0] pixel_buffer_s1_agent_rdata_fifo_src_data;                                                         // pixel_buffer_s1_agent:rdata_fifo_src_data -> pixel_buffer_s1_agent_rdata_fifo:in_data
	wire          pixel_buffer_s1_agent_rdata_fifo_src_ready;                                                        // pixel_buffer_s1_agent_rdata_fifo:in_ready -> pixel_buffer_s1_agent:rdata_fifo_src_ready
	wire          video_dma_controller_avalon_dma_master_agent_cp_valid;                                             // video_dma_controller_avalon_dma_master_agent:cp_valid -> router:sink_valid
	wire   [78:0] video_dma_controller_avalon_dma_master_agent_cp_data;                                              // video_dma_controller_avalon_dma_master_agent:cp_data -> router:sink_data
	wire          video_dma_controller_avalon_dma_master_agent_cp_ready;                                             // router:sink_ready -> video_dma_controller_avalon_dma_master_agent:cp_ready
	wire          video_dma_controller_avalon_dma_master_agent_cp_startofpacket;                                     // video_dma_controller_avalon_dma_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          video_dma_controller_avalon_dma_master_agent_cp_endofpacket;                                       // video_dma_controller_avalon_dma_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                                                  // router:src_valid -> cmd_demux:sink_valid
	wire   [78:0] router_src_data;                                                                                   // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                                                  // cmd_demux:sink_ready -> router:src_ready
	wire    [5:0] router_src_channel;                                                                                // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                                          // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                                            // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_valid;                                     // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:cp_valid -> router_001:sink_valid
	wire   [78:0] video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_data;                                      // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:cp_data -> router_001:sink_data
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_ready;                                     // router_001:sink_ready -> video_pixel_buffer_dma_avalon_pixel_dma_master_agent:cp_ready
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_startofpacket;                             // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_endofpacket;                               // video_pixel_buffer_dma_avalon_pixel_dma_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                              // router_001:src_valid -> cmd_demux_001:sink_valid
	wire   [78:0] router_001_src_data;                                                                               // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                                              // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [5:0] router_001_src_channel;                                                                            // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                                      // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                                        // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          fpga_only_master_master_agent_cp_valid;                                                            // fpga_only_master_master_agent:cp_valid -> router_002:sink_valid
	wire  [105:0] fpga_only_master_master_agent_cp_data;                                                             // fpga_only_master_master_agent:cp_data -> router_002:sink_data
	wire          fpga_only_master_master_agent_cp_ready;                                                            // router_002:sink_ready -> fpga_only_master_master_agent:cp_ready
	wire          fpga_only_master_master_agent_cp_startofpacket;                                                    // fpga_only_master_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          fpga_only_master_master_agent_cp_endofpacket;                                                      // fpga_only_master_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          pixel_onchip_buffer_s1_agent_rp_valid;                                                             // pixel_onchip_buffer_s1_agent:rp_valid -> router_003:sink_valid
	wire   [78:0] pixel_onchip_buffer_s1_agent_rp_data;                                                              // pixel_onchip_buffer_s1_agent:rp_data -> router_003:sink_data
	wire          pixel_onchip_buffer_s1_agent_rp_ready;                                                             // router_003:sink_ready -> pixel_onchip_buffer_s1_agent:rp_ready
	wire          pixel_onchip_buffer_s1_agent_rp_startofpacket;                                                     // pixel_onchip_buffer_s1_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          pixel_onchip_buffer_s1_agent_rp_endofpacket;                                                       // pixel_onchip_buffer_s1_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                              // router_003:src_valid -> rsp_demux:sink_valid
	wire   [78:0] router_003_src_data;                                                                               // router_003:src_data -> rsp_demux:sink_data
	wire          router_003_src_ready;                                                                              // rsp_demux:sink_ready -> router_003:src_ready
	wire    [5:0] router_003_src_channel;                                                                            // router_003:src_channel -> rsp_demux:sink_channel
	wire          router_003_src_startofpacket;                                                                      // router_003:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                        // router_003:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rp_valid;                                    // audio_and_video_config_0_avalon_av_config_slave_agent:rp_valid -> router_004:sink_valid
	wire  [105:0] audio_and_video_config_0_avalon_av_config_slave_agent_rp_data;                                     // audio_and_video_config_0_avalon_av_config_slave_agent:rp_data -> router_004:sink_data
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rp_ready;                                    // router_004:sink_ready -> audio_and_video_config_0_avalon_av_config_slave_agent:rp_ready
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rp_startofpacket;                            // audio_and_video_config_0_avalon_av_config_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rp_endofpacket;                              // audio_and_video_config_0_avalon_av_config_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                              // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [105:0] router_004_src_data;                                                                               // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                                              // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [5:0] router_004_src_channel;                                                                            // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                                      // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                        // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rp_valid;                                        // video_pixel_buffer_dma_avalon_control_slave_agent:rp_valid -> router_005:sink_valid
	wire  [105:0] video_pixel_buffer_dma_avalon_control_slave_agent_rp_data;                                         // video_pixel_buffer_dma_avalon_control_slave_agent:rp_data -> router_005:sink_data
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rp_ready;                                        // router_005:sink_ready -> video_pixel_buffer_dma_avalon_control_slave_agent:rp_ready
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rp_startofpacket;                                // video_pixel_buffer_dma_avalon_control_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rp_endofpacket;                                  // video_pixel_buffer_dma_avalon_control_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                                              // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [105:0] router_005_src_data;                                                                               // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                                              // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [5:0] router_005_src_channel;                                                                            // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                                      // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                                        // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          video_dma_controller_avalon_dma_control_slave_agent_rp_valid;                                      // video_dma_controller_avalon_dma_control_slave_agent:rp_valid -> router_006:sink_valid
	wire  [105:0] video_dma_controller_avalon_dma_control_slave_agent_rp_data;                                       // video_dma_controller_avalon_dma_control_slave_agent:rp_data -> router_006:sink_data
	wire          video_dma_controller_avalon_dma_control_slave_agent_rp_ready;                                      // router_006:sink_ready -> video_dma_controller_avalon_dma_control_slave_agent:rp_ready
	wire          video_dma_controller_avalon_dma_control_slave_agent_rp_startofpacket;                              // video_dma_controller_avalon_dma_control_slave_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          video_dma_controller_avalon_dma_control_slave_agent_rp_endofpacket;                                // video_dma_controller_avalon_dma_control_slave_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                                              // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [105:0] router_006_src_data;                                                                               // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                                              // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [5:0] router_006_src_channel;                                                                            // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                                      // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                                        // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          altpll_0_pll_slave_agent_rp_valid;                                                                 // altpll_0_pll_slave_agent:rp_valid -> router_007:sink_valid
	wire  [105:0] altpll_0_pll_slave_agent_rp_data;                                                                  // altpll_0_pll_slave_agent:rp_data -> router_007:sink_data
	wire          altpll_0_pll_slave_agent_rp_ready;                                                                 // router_007:sink_ready -> altpll_0_pll_slave_agent:rp_ready
	wire          altpll_0_pll_slave_agent_rp_startofpacket;                                                         // altpll_0_pll_slave_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          altpll_0_pll_slave_agent_rp_endofpacket;                                                           // altpll_0_pll_slave_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                                              // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [105:0] router_007_src_data;                                                                               // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                                              // rsp_demux_004:sink_ready -> router_007:src_ready
	wire    [5:0] router_007_src_channel;                                                                            // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                                      // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                                        // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          pixel_buffer_s1_agent_rp_valid;                                                                    // pixel_buffer_s1_agent:rp_valid -> router_008:sink_valid
	wire   [87:0] pixel_buffer_s1_agent_rp_data;                                                                     // pixel_buffer_s1_agent:rp_data -> router_008:sink_data
	wire          pixel_buffer_s1_agent_rp_ready;                                                                    // router_008:sink_ready -> pixel_buffer_s1_agent:rp_ready
	wire          pixel_buffer_s1_agent_rp_startofpacket;                                                            // pixel_buffer_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          pixel_buffer_s1_agent_rp_endofpacket;                                                              // pixel_buffer_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                                              // router_008:src_valid -> rsp_demux_005:sink_valid
	wire   [87:0] router_008_src_data;                                                                               // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                                              // rsp_demux_005:sink_ready -> router_008:src_ready
	wire    [5:0] router_008_src_channel;                                                                            // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                                      // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                                        // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          router_002_src_valid;                                                                              // router_002:src_valid -> fpga_only_master_master_limiter:cmd_sink_valid
	wire  [105:0] router_002_src_data;                                                                               // router_002:src_data -> fpga_only_master_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                                              // fpga_only_master_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [5:0] router_002_src_channel;                                                                            // router_002:src_channel -> fpga_only_master_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                                      // router_002:src_startofpacket -> fpga_only_master_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                                        // router_002:src_endofpacket -> fpga_only_master_master_limiter:cmd_sink_endofpacket
	wire  [105:0] fpga_only_master_master_limiter_cmd_src_data;                                                      // fpga_only_master_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          fpga_only_master_master_limiter_cmd_src_ready;                                                     // cmd_demux_002:sink_ready -> fpga_only_master_master_limiter:cmd_src_ready
	wire    [5:0] fpga_only_master_master_limiter_cmd_src_channel;                                                   // fpga_only_master_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          fpga_only_master_master_limiter_cmd_src_startofpacket;                                             // fpga_only_master_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          fpga_only_master_master_limiter_cmd_src_endofpacket;                                               // fpga_only_master_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                                             // rsp_mux_002:src_valid -> fpga_only_master_master_limiter:rsp_sink_valid
	wire  [105:0] rsp_mux_002_src_data;                                                                              // rsp_mux_002:src_data -> fpga_only_master_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                                             // fpga_only_master_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [5:0] rsp_mux_002_src_channel;                                                                           // rsp_mux_002:src_channel -> fpga_only_master_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                                     // rsp_mux_002:src_startofpacket -> fpga_only_master_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                                       // rsp_mux_002:src_endofpacket -> fpga_only_master_master_limiter:rsp_sink_endofpacket
	wire          fpga_only_master_master_limiter_rsp_src_valid;                                                     // fpga_only_master_master_limiter:rsp_src_valid -> fpga_only_master_master_agent:rp_valid
	wire  [105:0] fpga_only_master_master_limiter_rsp_src_data;                                                      // fpga_only_master_master_limiter:rsp_src_data -> fpga_only_master_master_agent:rp_data
	wire          fpga_only_master_master_limiter_rsp_src_ready;                                                     // fpga_only_master_master_agent:rp_ready -> fpga_only_master_master_limiter:rsp_src_ready
	wire    [5:0] fpga_only_master_master_limiter_rsp_src_channel;                                                   // fpga_only_master_master_limiter:rsp_src_channel -> fpga_only_master_master_agent:rp_channel
	wire          fpga_only_master_master_limiter_rsp_src_startofpacket;                                             // fpga_only_master_master_limiter:rsp_src_startofpacket -> fpga_only_master_master_agent:rp_startofpacket
	wire          fpga_only_master_master_limiter_rsp_src_endofpacket;                                               // fpga_only_master_master_limiter:rsp_src_endofpacket -> fpga_only_master_master_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                                                 // cmd_mux:src_valid -> pixel_onchip_buffer_s1_burst_adapter:sink0_valid
	wire   [78:0] cmd_mux_src_data;                                                                                  // cmd_mux:src_data -> pixel_onchip_buffer_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                                 // pixel_onchip_buffer_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [5:0] cmd_mux_src_channel;                                                                               // cmd_mux:src_channel -> pixel_onchip_buffer_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                                         // cmd_mux:src_startofpacket -> pixel_onchip_buffer_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                           // cmd_mux:src_endofpacket -> pixel_onchip_buffer_s1_burst_adapter:sink0_endofpacket
	wire          pixel_onchip_buffer_s1_burst_adapter_source0_valid;                                                // pixel_onchip_buffer_s1_burst_adapter:source0_valid -> pixel_onchip_buffer_s1_agent:cp_valid
	wire   [78:0] pixel_onchip_buffer_s1_burst_adapter_source0_data;                                                 // pixel_onchip_buffer_s1_burst_adapter:source0_data -> pixel_onchip_buffer_s1_agent:cp_data
	wire          pixel_onchip_buffer_s1_burst_adapter_source0_ready;                                                // pixel_onchip_buffer_s1_agent:cp_ready -> pixel_onchip_buffer_s1_burst_adapter:source0_ready
	wire    [5:0] pixel_onchip_buffer_s1_burst_adapter_source0_channel;                                              // pixel_onchip_buffer_s1_burst_adapter:source0_channel -> pixel_onchip_buffer_s1_agent:cp_channel
	wire          pixel_onchip_buffer_s1_burst_adapter_source0_startofpacket;                                        // pixel_onchip_buffer_s1_burst_adapter:source0_startofpacket -> pixel_onchip_buffer_s1_agent:cp_startofpacket
	wire          pixel_onchip_buffer_s1_burst_adapter_source0_endofpacket;                                          // pixel_onchip_buffer_s1_burst_adapter:source0_endofpacket -> pixel_onchip_buffer_s1_agent:cp_endofpacket
	wire          cmd_mux_005_src_valid;                                                                             // cmd_mux_005:src_valid -> pixel_buffer_s1_burst_adapter:sink0_valid
	wire   [87:0] cmd_mux_005_src_data;                                                                              // cmd_mux_005:src_data -> pixel_buffer_s1_burst_adapter:sink0_data
	wire          cmd_mux_005_src_ready;                                                                             // pixel_buffer_s1_burst_adapter:sink0_ready -> cmd_mux_005:src_ready
	wire    [5:0] cmd_mux_005_src_channel;                                                                           // cmd_mux_005:src_channel -> pixel_buffer_s1_burst_adapter:sink0_channel
	wire          cmd_mux_005_src_startofpacket;                                                                     // cmd_mux_005:src_startofpacket -> pixel_buffer_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                                       // cmd_mux_005:src_endofpacket -> pixel_buffer_s1_burst_adapter:sink0_endofpacket
	wire          pixel_buffer_s1_burst_adapter_source0_valid;                                                       // pixel_buffer_s1_burst_adapter:source0_valid -> pixel_buffer_s1_agent:cp_valid
	wire   [87:0] pixel_buffer_s1_burst_adapter_source0_data;                                                        // pixel_buffer_s1_burst_adapter:source0_data -> pixel_buffer_s1_agent:cp_data
	wire          pixel_buffer_s1_burst_adapter_source0_ready;                                                       // pixel_buffer_s1_agent:cp_ready -> pixel_buffer_s1_burst_adapter:source0_ready
	wire    [5:0] pixel_buffer_s1_burst_adapter_source0_channel;                                                     // pixel_buffer_s1_burst_adapter:source0_channel -> pixel_buffer_s1_agent:cp_channel
	wire          pixel_buffer_s1_burst_adapter_source0_startofpacket;                                               // pixel_buffer_s1_burst_adapter:source0_startofpacket -> pixel_buffer_s1_agent:cp_startofpacket
	wire          pixel_buffer_s1_burst_adapter_source0_endofpacket;                                                 // pixel_buffer_s1_burst_adapter:source0_endofpacket -> pixel_buffer_s1_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                                              // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire   [78:0] cmd_demux_src0_data;                                                                               // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                              // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [5:0] cmd_demux_src0_channel;                                                                            // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                                      // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                        // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                                          // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire   [78:0] cmd_demux_001_src0_data;                                                                           // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                                          // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [5:0] cmd_demux_001_src0_channel;                                                                        // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                                  // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                                    // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src1_valid;                                                                          // cmd_demux_002:src1_valid -> cmd_mux_001:sink0_valid
	wire  [105:0] cmd_demux_002_src1_data;                                                                           // cmd_demux_002:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_002_src1_ready;                                                                          // cmd_mux_001:sink0_ready -> cmd_demux_002:src1_ready
	wire    [5:0] cmd_demux_002_src1_channel;                                                                        // cmd_demux_002:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_002_src1_startofpacket;                                                                  // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                                    // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_002_src2_valid;                                                                          // cmd_demux_002:src2_valid -> cmd_mux_002:sink0_valid
	wire  [105:0] cmd_demux_002_src2_data;                                                                           // cmd_demux_002:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_002_src2_ready;                                                                          // cmd_mux_002:sink0_ready -> cmd_demux_002:src2_ready
	wire    [5:0] cmd_demux_002_src2_channel;                                                                        // cmd_demux_002:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_002_src2_startofpacket;                                                                  // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                                    // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_002_src3_valid;                                                                          // cmd_demux_002:src3_valid -> cmd_mux_003:sink0_valid
	wire  [105:0] cmd_demux_002_src3_data;                                                                           // cmd_demux_002:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_002_src3_ready;                                                                          // cmd_mux_003:sink0_ready -> cmd_demux_002:src3_ready
	wire    [5:0] cmd_demux_002_src3_channel;                                                                        // cmd_demux_002:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_002_src3_startofpacket;                                                                  // cmd_demux_002:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                                                    // cmd_demux_002:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                              // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire   [78:0] rsp_demux_src0_data;                                                                               // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                              // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [5:0] rsp_demux_src0_channel;                                                                            // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                                      // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                        // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                                              // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire   [78:0] rsp_demux_src1_data;                                                                               // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                                              // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [5:0] rsp_demux_src1_channel;                                                                            // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                                      // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                                        // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                          // rsp_demux_001:src0_valid -> rsp_mux_002:sink1_valid
	wire  [105:0] rsp_demux_001_src0_data;                                                                           // rsp_demux_001:src0_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src0_ready;                                                                          // rsp_mux_002:sink1_ready -> rsp_demux_001:src0_ready
	wire    [5:0] rsp_demux_001_src0_channel;                                                                        // rsp_demux_001:src0_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                                  // rsp_demux_001:src0_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                                    // rsp_demux_001:src0_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                          // rsp_demux_002:src0_valid -> rsp_mux_002:sink2_valid
	wire  [105:0] rsp_demux_002_src0_data;                                                                           // rsp_demux_002:src0_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src0_ready;                                                                          // rsp_mux_002:sink2_ready -> rsp_demux_002:src0_ready
	wire    [5:0] rsp_demux_002_src0_channel;                                                                        // rsp_demux_002:src0_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                                  // rsp_demux_002:src0_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                                    // rsp_demux_002:src0_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                          // rsp_demux_003:src0_valid -> rsp_mux_002:sink3_valid
	wire  [105:0] rsp_demux_003_src0_data;                                                                           // rsp_demux_003:src0_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_003_src0_ready;                                                                          // rsp_mux_002:sink3_ready -> rsp_demux_003:src0_ready
	wire    [5:0] rsp_demux_003_src0_channel;                                                                        // rsp_demux_003:src0_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                                  // rsp_demux_003:src0_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                                    // rsp_demux_003:src0_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          cmd_demux_002_src0_valid;                                                                          // cmd_demux_002:src0_valid -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_valid
	wire  [105:0] cmd_demux_002_src0_data;                                                                           // cmd_demux_002:src0_data -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src0_ready;                                                                          // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src0_ready
	wire    [5:0] cmd_demux_002_src0_channel;                                                                        // cmd_demux_002:src0_channel -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src0_startofpacket;                                                                  // cmd_demux_002:src0_startofpacket -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                                    // cmd_demux_002:src0_endofpacket -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:in_endofpacket
	wire          fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_valid;                     // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_valid -> cmd_mux:sink2_valid
	wire   [78:0] fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_data;                      // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_data -> cmd_mux:sink2_data
	wire          fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_ready;                     // cmd_mux:sink2_ready -> fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_ready
	wire    [5:0] fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_channel;                   // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_channel -> cmd_mux:sink2_channel
	wire          fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_startofpacket;             // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink2_startofpacket
	wire          fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_endofpacket;               // fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src5_valid;                                                                          // cmd_demux_002:src5_valid -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_valid
	wire  [105:0] cmd_demux_002_src5_data;                                                                           // cmd_demux_002:src5_data -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src5_ready;                                                                          // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src5_ready
	wire    [5:0] cmd_demux_002_src5_channel;                                                                        // cmd_demux_002:src5_channel -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src5_startofpacket;                                                                  // cmd_demux_002:src5_startofpacket -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src5_endofpacket;                                                                    // cmd_demux_002:src5_endofpacket -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:in_endofpacket
	wire          fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_valid;                            // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_valid -> cmd_mux_005:sink0_valid
	wire   [87:0] fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_data;                             // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_data -> cmd_mux_005:sink0_data
	wire          fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_ready;                            // cmd_mux_005:sink0_ready -> fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_ready
	wire    [5:0] fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_channel;                          // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_channel -> cmd_mux_005:sink0_channel
	wire          fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_startofpacket;                    // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_endofpacket;                      // fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                                              // rsp_demux:src2_valid -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_valid
	wire   [78:0] rsp_demux_src2_data;                                                                               // rsp_demux:src2_data -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_data
	wire          rsp_demux_src2_ready;                                                                              // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_ready -> rsp_demux:src2_ready
	wire    [5:0] rsp_demux_src2_channel;                                                                            // rsp_demux:src2_channel -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_channel
	wire          rsp_demux_src2_startofpacket;                                                                      // rsp_demux:src2_startofpacket -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                                        // rsp_demux:src2_endofpacket -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_endofpacket
	wire          pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid;                     // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_valid -> rsp_mux_002:sink0_valid
	wire  [105:0] pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data;                      // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_data -> rsp_mux_002:sink0_data
	wire          pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready;                     // rsp_mux_002:sink0_ready -> pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_ready
	wire    [5:0] pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel;                   // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_channel -> rsp_mux_002:sink0_channel
	wire          pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket;             // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket;               // pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_005_src0_valid;                                                                          // rsp_demux_005:src0_valid -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_valid
	wire   [87:0] rsp_demux_005_src0_data;                                                                           // rsp_demux_005:src0_data -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_data
	wire          rsp_demux_005_src0_ready;                                                                          // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_ready -> rsp_demux_005:src0_ready
	wire    [5:0] rsp_demux_005_src0_channel;                                                                        // rsp_demux_005:src0_channel -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_channel
	wire          rsp_demux_005_src0_startofpacket;                                                                  // rsp_demux_005:src0_startofpacket -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                                    // rsp_demux_005:src0_endofpacket -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:in_endofpacket
	wire          pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid;                            // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_valid -> rsp_mux_002:sink5_valid
	wire  [105:0] pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data;                             // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_data -> rsp_mux_002:sink5_data
	wire          pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready;                            // rsp_mux_002:sink5_ready -> pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_ready
	wire    [5:0] pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel;                          // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_channel -> rsp_mux_002:sink5_channel
	wire          pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket;                    // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink5_startofpacket
	wire          pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket;                      // pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink5_endofpacket
	wire          cmd_demux_002_src4_valid;                                                                          // cmd_demux_002:src4_valid -> crosser:in_valid
	wire  [105:0] cmd_demux_002_src4_data;                                                                           // cmd_demux_002:src4_data -> crosser:in_data
	wire          cmd_demux_002_src4_ready;                                                                          // crosser:in_ready -> cmd_demux_002:src4_ready
	wire    [5:0] cmd_demux_002_src4_channel;                                                                        // cmd_demux_002:src4_channel -> crosser:in_channel
	wire          cmd_demux_002_src4_startofpacket;                                                                  // cmd_demux_002:src4_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                                                    // cmd_demux_002:src4_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                                                 // crosser:out_valid -> cmd_mux_004:sink0_valid
	wire  [105:0] crosser_out_data;                                                                                  // crosser:out_data -> cmd_mux_004:sink0_data
	wire          crosser_out_ready;                                                                                 // cmd_mux_004:sink0_ready -> crosser:out_ready
	wire    [5:0] crosser_out_channel;                                                                               // crosser:out_channel -> cmd_mux_004:sink0_channel
	wire          crosser_out_startofpacket;                                                                         // crosser:out_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                                           // crosser:out_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          rsp_demux_004_src0_valid;                                                                          // rsp_demux_004:src0_valid -> crosser_001:in_valid
	wire  [105:0] rsp_demux_004_src0_data;                                                                           // rsp_demux_004:src0_data -> crosser_001:in_data
	wire          rsp_demux_004_src0_ready;                                                                          // crosser_001:in_ready -> rsp_demux_004:src0_ready
	wire    [5:0] rsp_demux_004_src0_channel;                                                                        // rsp_demux_004:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_004_src0_startofpacket;                                                                  // rsp_demux_004:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                                    // rsp_demux_004:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                                             // crosser_001:out_valid -> rsp_mux_002:sink4_valid
	wire  [105:0] crosser_001_out_data;                                                                              // crosser_001:out_data -> rsp_mux_002:sink4_data
	wire          crosser_001_out_ready;                                                                             // rsp_mux_002:sink4_ready -> crosser_001:out_ready
	wire    [5:0] crosser_001_out_channel;                                                                           // crosser_001:out_channel -> rsp_mux_002:sink4_channel
	wire          crosser_001_out_startofpacket;                                                                     // crosser_001:out_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          crosser_001_out_endofpacket;                                                                       // crosser_001:out_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire    [5:0] fpga_only_master_master_limiter_cmd_valid_data;                                                    // fpga_only_master_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          pixel_onchip_buffer_s1_agent_rdata_fifo_src_valid;                                                 // pixel_onchip_buffer_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire    [9:0] pixel_onchip_buffer_s1_agent_rdata_fifo_src_data;                                                  // pixel_onchip_buffer_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          pixel_onchip_buffer_s1_agent_rdata_fifo_src_ready;                                                 // avalon_st_adapter:in_0_ready -> pixel_onchip_buffer_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                                     // avalon_st_adapter:out_0_valid -> pixel_onchip_buffer_s1_agent:rdata_fifo_sink_valid
	wire    [9:0] avalon_st_adapter_out_0_data;                                                                      // avalon_st_adapter:out_0_data -> pixel_onchip_buffer_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                                     // pixel_onchip_buffer_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                                     // avalon_st_adapter:out_0_error -> pixel_onchip_buffer_s1_agent:rdata_fifo_sink_error
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_valid;                        // audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_data;                         // audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_ready;                        // avalon_st_adapter_001:in_0_ready -> audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                                 // avalon_st_adapter_001:out_0_valid -> audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                                  // avalon_st_adapter_001:out_0_data -> audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                                 // audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                                 // avalon_st_adapter_001:out_0_error -> audio_and_video_config_0_avalon_av_config_slave_agent:rdata_fifo_sink_error
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_valid;                            // video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_data;                             // video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_ready;                            // avalon_st_adapter_002:in_0_ready -> video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                                 // avalon_st_adapter_002:out_0_valid -> video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                                                  // avalon_st_adapter_002:out_0_data -> video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                                 // video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                                 // avalon_st_adapter_002:out_0_error -> video_pixel_buffer_dma_avalon_control_slave_agent:rdata_fifo_sink_error
	wire          video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_valid;                          // video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_data;                           // video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_ready;                          // avalon_st_adapter_003:in_0_ready -> video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                                 // avalon_st_adapter_003:out_0_valid -> video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                                  // avalon_st_adapter_003:out_0_data -> video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                                 // video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                                 // avalon_st_adapter_003:out_0_error -> video_dma_controller_avalon_dma_control_slave_agent:rdata_fifo_sink_error
	wire          altpll_0_pll_slave_agent_rdata_fifo_out_valid;                                                     // altpll_0_pll_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] altpll_0_pll_slave_agent_rdata_fifo_out_data;                                                      // altpll_0_pll_slave_agent_rdata_fifo:out_data -> avalon_st_adapter_004:in_0_data
	wire          altpll_0_pll_slave_agent_rdata_fifo_out_ready;                                                     // avalon_st_adapter_004:in_0_ready -> altpll_0_pll_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                                 // avalon_st_adapter_004:out_0_valid -> altpll_0_pll_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                                  // avalon_st_adapter_004:out_0_data -> altpll_0_pll_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                                 // altpll_0_pll_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                                 // avalon_st_adapter_004:out_0_error -> altpll_0_pll_slave_agent:rdata_fifo_sink_error
	wire          pixel_buffer_s1_agent_rdata_fifo_out_valid;                                                        // pixel_buffer_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_005:in_0_valid
	wire   [17:0] pixel_buffer_s1_agent_rdata_fifo_out_data;                                                         // pixel_buffer_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_005:in_0_data
	wire          pixel_buffer_s1_agent_rdata_fifo_out_ready;                                                        // avalon_st_adapter_005:in_0_ready -> pixel_buffer_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                                 // avalon_st_adapter_005:out_0_valid -> pixel_buffer_s1_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_005_out_0_data;                                                                  // avalon_st_adapter_005:out_0_data -> pixel_buffer_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                                 // pixel_buffer_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                                 // avalon_st_adapter_005:out_0_error -> pixel_buffer_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) video_dma_controller_avalon_dma_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                           //                       clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),                                    //                     reset.reset
		.uav_address            (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (video_dma_controller_avalon_dma_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (video_dma_controller_avalon_dma_master_waitrequest),                                        //                          .waitrequest
		.av_write               (video_dma_controller_avalon_dma_master_write),                                              //                          .write
		.av_writedata           (video_dma_controller_avalon_dma_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                                      //               (terminated)
		.av_byteenable          (1'b1),                                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                                      //               (terminated)
		.av_read                (1'b0),                                                                                      //               (terminated)
		.av_readdata            (),                                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                                      //               (terminated)
		.uav_clken              (),                                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                                     //               (terminated)
		.av_response            (),                                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                                           //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) video_pixel_buffer_dma_avalon_pixel_dma_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                                   //                       clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),                                            //                     reset.reset
		.uav_address            (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (video_pixel_buffer_dma_avalon_pixel_dma_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (video_pixel_buffer_dma_avalon_pixel_dma_master_waitrequest),                                        //                          .waitrequest
		.av_read                (video_pixel_buffer_dma_avalon_pixel_dma_master_read),                                               //                          .read
		.av_readdata            (video_pixel_buffer_dma_avalon_pixel_dma_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (video_pixel_buffer_dma_avalon_pixel_dma_master_readdatavalid),                                      //                          .readdatavalid
		.av_lock                (video_pixel_buffer_dma_avalon_pixel_dma_master_lock),                                               //                          .lock
		.av_burstcount          (1'b1),                                                                                              //               (terminated)
		.av_byteenable          (1'b1),                                                                                              //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                              //               (terminated)
		.av_begintransfer       (1'b0),                                                                                              //               (terminated)
		.av_chipselect          (1'b0),                                                                                              //               (terminated)
		.av_write               (1'b0),                                                                                              //               (terminated)
		.av_writedata           (8'b00000000),                                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                                              //               (terminated)
		.uav_clken              (),                                                                                                  //               (terminated)
		.av_clken               (1'b1),                                                                                              //               (terminated)
		.uav_response           (2'b00),                                                                                             //               (terminated)
		.av_response            (),                                                                                                  //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                              //               (terminated)
		.av_writeresponsevalid  ()                                                                                                   //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) fpga_only_master_master_translator (
		.clk                    (altpll_0_c0_clk),                                                            //                       clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),                     //                     reset.reset
		.uav_address            (fpga_only_master_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (fpga_only_master_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (fpga_only_master_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (fpga_only_master_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (fpga_only_master_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (fpga_only_master_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (fpga_only_master_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (fpga_only_master_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (fpga_only_master_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (fpga_only_master_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (fpga_only_master_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (fpga_only_master_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (fpga_only_master_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (fpga_only_master_master_byteenable),                                         //                          .byteenable
		.av_read                (fpga_only_master_master_read),                                               //                          .read
		.av_readdata            (fpga_only_master_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (fpga_only_master_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (fpga_only_master_master_write),                                              //                          .write
		.av_writedata           (fpga_only_master_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                       //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                       //               (terminated)
		.av_begintransfer       (1'b0),                                                                       //               (terminated)
		.av_chipselect          (1'b0),                                                                       //               (terminated)
		.av_lock                (1'b0),                                                                       //               (terminated)
		.av_debugaccess         (1'b0),                                                                       //               (terminated)
		.uav_clken              (),                                                                           //               (terminated)
		.av_clken               (1'b1),                                                                       //               (terminated)
		.uav_response           (2'b00),                                                                      //               (terminated)
		.av_response            (),                                                                           //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                       //               (terminated)
		.av_writeresponsevalid  ()                                                                            //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (18),
		.AV_DATA_W                      (8),
		.UAV_DATA_W                     (8),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (1),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (1),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pixel_onchip_buffer_s1_translator (
		.clk                    (altpll_0_c0_clk),                                        //                      clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pixel_onchip_buffer_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (pixel_onchip_buffer_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (pixel_onchip_buffer_s1_agent_m0_read),                   //                         .read
		.uav_write              (pixel_onchip_buffer_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (pixel_onchip_buffer_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (pixel_onchip_buffer_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (pixel_onchip_buffer_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (pixel_onchip_buffer_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (pixel_onchip_buffer_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (pixel_onchip_buffer_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (pixel_onchip_buffer_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (pixel_onchip_buffer_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (pixel_onchip_buffer_s1_write),                           //                         .write
		.av_readdata            (pixel_onchip_buffer_s1_readdata),                        //                         .readdata
		.av_writedata           (pixel_onchip_buffer_s1_writedata),                       //                         .writedata
		.av_chipselect          (pixel_onchip_buffer_s1_chipselect),                      //                         .chipselect
		.av_clken               (pixel_onchip_buffer_s1_clken),                           //                         .clken
		.av_read                (),                                                       //              (terminated)
		.av_begintransfer       (),                                                       //              (terminated)
		.av_beginbursttransfer  (),                                                       //              (terminated)
		.av_burstcount          (),                                                       //              (terminated)
		.av_byteenable          (),                                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                                   //              (terminated)
		.av_waitrequest         (1'b0),                                                   //              (terminated)
		.av_writebyteenable     (),                                                       //              (terminated)
		.av_lock                (),                                                       //              (terminated)
		.uav_clken              (1'b0),                                                   //              (terminated)
		.av_debugaccess         (),                                                       //              (terminated)
		.av_outputenable        (),                                                       //              (terminated)
		.uav_response           (),                                                       //              (terminated)
		.av_response            (2'b00),                                                  //              (terminated)
		.uav_writeresponsevalid (),                                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) audio_and_video_config_0_avalon_av_config_slave_translator (
		.clk                    (altpll_0_c0_clk),                                                        //                      clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),                 //                    reset.reset
		.uav_address            (audio_and_video_config_0_avalon_av_config_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (audio_and_video_config_0_avalon_av_config_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (audio_and_video_config_0_avalon_av_config_slave_agent_m0_read),          //                         .read
		.uav_write              (audio_and_video_config_0_avalon_av_config_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (audio_and_video_config_0_avalon_av_config_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (audio_and_video_config_0_avalon_av_config_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (audio_and_video_config_0_avalon_av_config_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (audio_and_video_config_0_avalon_av_config_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (audio_and_video_config_0_avalon_av_config_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (audio_and_video_config_0_avalon_av_config_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (audio_and_video_config_0_avalon_av_config_slave_write),                  //                         .write
		.av_read                (audio_and_video_config_0_avalon_av_config_slave_read),                   //                         .read
		.av_readdata            (audio_and_video_config_0_avalon_av_config_slave_readdata),               //                         .readdata
		.av_writedata           (audio_and_video_config_0_avalon_av_config_slave_writedata),              //                         .writedata
		.av_byteenable          (audio_and_video_config_0_avalon_av_config_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (audio_and_video_config_0_avalon_av_config_slave_waitrequest),            //                         .waitrequest
		.av_begintransfer       (),                                                                       //              (terminated)
		.av_beginbursttransfer  (),                                                                       //              (terminated)
		.av_burstcount          (),                                                                       //              (terminated)
		.av_readdatavalid       (1'b0),                                                                   //              (terminated)
		.av_writebyteenable     (),                                                                       //              (terminated)
		.av_lock                (),                                                                       //              (terminated)
		.av_chipselect          (),                                                                       //              (terminated)
		.av_clken               (),                                                                       //              (terminated)
		.uav_clken              (1'b0),                                                                   //              (terminated)
		.av_debugaccess         (),                                                                       //              (terminated)
		.av_outputenable        (),                                                                       //              (terminated)
		.uav_response           (),                                                                       //              (terminated)
		.av_response            (2'b00),                                                                  //              (terminated)
		.uav_writeresponsevalid (),                                                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                    //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) video_pixel_buffer_dma_avalon_control_slave_translator (
		.clk                    (altpll_0_c0_clk),                                                    //                      clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),             //                    reset.reset
		.uav_address            (video_pixel_buffer_dma_avalon_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (video_pixel_buffer_dma_avalon_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (video_pixel_buffer_dma_avalon_control_slave_agent_m0_read),          //                         .read
		.uav_write              (video_pixel_buffer_dma_avalon_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (video_pixel_buffer_dma_avalon_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (video_pixel_buffer_dma_avalon_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (video_pixel_buffer_dma_avalon_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (video_pixel_buffer_dma_avalon_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (video_pixel_buffer_dma_avalon_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (video_pixel_buffer_dma_avalon_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (video_pixel_buffer_dma_avalon_control_slave_write),                  //                         .write
		.av_read                (video_pixel_buffer_dma_avalon_control_slave_read),                   //                         .read
		.av_readdata            (video_pixel_buffer_dma_avalon_control_slave_readdata),               //                         .readdata
		.av_writedata           (video_pixel_buffer_dma_avalon_control_slave_writedata),              //                         .writedata
		.av_byteenable          (video_pixel_buffer_dma_avalon_control_slave_byteenable),             //                         .byteenable
		.av_begintransfer       (),                                                                   //              (terminated)
		.av_beginbursttransfer  (),                                                                   //              (terminated)
		.av_burstcount          (),                                                                   //              (terminated)
		.av_readdatavalid       (1'b0),                                                               //              (terminated)
		.av_waitrequest         (1'b0),                                                               //              (terminated)
		.av_writebyteenable     (),                                                                   //              (terminated)
		.av_lock                (),                                                                   //              (terminated)
		.av_chipselect          (),                                                                   //              (terminated)
		.av_clken               (),                                                                   //              (terminated)
		.uav_clken              (1'b0),                                                               //              (terminated)
		.av_debugaccess         (),                                                                   //              (terminated)
		.av_outputenable        (),                                                                   //              (terminated)
		.uav_response           (),                                                                   //              (terminated)
		.av_response            (2'b00),                                                              //              (terminated)
		.uav_writeresponsevalid (),                                                                   //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) video_dma_controller_avalon_dma_control_slave_translator (
		.clk                    (altpll_0_c0_clk),                                                      //                      clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset),               //                    reset.reset
		.uav_address            (video_dma_controller_avalon_dma_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (video_dma_controller_avalon_dma_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (video_dma_controller_avalon_dma_control_slave_agent_m0_read),          //                         .read
		.uav_write              (video_dma_controller_avalon_dma_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (video_dma_controller_avalon_dma_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (video_dma_controller_avalon_dma_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (video_dma_controller_avalon_dma_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (video_dma_controller_avalon_dma_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (video_dma_controller_avalon_dma_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (video_dma_controller_avalon_dma_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (video_dma_controller_avalon_dma_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (video_dma_controller_avalon_dma_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (video_dma_controller_avalon_dma_control_slave_write),                  //                         .write
		.av_read                (video_dma_controller_avalon_dma_control_slave_read),                   //                         .read
		.av_readdata            (video_dma_controller_avalon_dma_control_slave_readdata),               //                         .readdata
		.av_writedata           (video_dma_controller_avalon_dma_control_slave_writedata),              //                         .writedata
		.av_byteenable          (video_dma_controller_avalon_dma_control_slave_byteenable),             //                         .byteenable
		.av_begintransfer       (),                                                                     //              (terminated)
		.av_beginbursttransfer  (),                                                                     //              (terminated)
		.av_burstcount          (),                                                                     //              (terminated)
		.av_readdatavalid       (1'b0),                                                                 //              (terminated)
		.av_waitrequest         (1'b0),                                                                 //              (terminated)
		.av_writebyteenable     (),                                                                     //              (terminated)
		.av_lock                (),                                                                     //              (terminated)
		.av_chipselect          (),                                                                     //              (terminated)
		.av_clken               (),                                                                     //              (terminated)
		.uav_clken              (1'b0),                                                                 //              (terminated)
		.av_debugaccess         (),                                                                     //              (terminated)
		.av_outputenable        (),                                                                     //              (terminated)
		.uav_response           (),                                                                     //              (terminated)
		.av_response            (2'b00),                                                                //              (terminated)
		.uav_writeresponsevalid (),                                                                     //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                                  //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) altpll_0_pll_slave_translator (
		.clk                    (clk_0_clk_clk),                                              //                      clk.clk
		.reset                  (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (altpll_0_pll_slave_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (altpll_0_pll_slave_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (altpll_0_pll_slave_agent_m0_read),                           //                         .read
		.uav_write              (altpll_0_pll_slave_agent_m0_write),                          //                         .write
		.uav_waitrequest        (altpll_0_pll_slave_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (altpll_0_pll_slave_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (altpll_0_pll_slave_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (altpll_0_pll_slave_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (altpll_0_pll_slave_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (altpll_0_pll_slave_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (altpll_0_pll_slave_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (altpll_0_pll_slave_address),                                 //      avalon_anti_slave_0.address
		.av_write               (altpll_0_pll_slave_write),                                   //                         .write
		.av_read                (altpll_0_pll_slave_read),                                    //                         .read
		.av_readdata            (altpll_0_pll_slave_readdata),                                //                         .readdata
		.av_writedata           (altpll_0_pll_slave_writedata),                               //                         .writedata
		.av_begintransfer       (),                                                           //              (terminated)
		.av_beginbursttransfer  (),                                                           //              (terminated)
		.av_burstcount          (),                                                           //              (terminated)
		.av_byteenable          (),                                                           //              (terminated)
		.av_readdatavalid       (1'b0),                                                       //              (terminated)
		.av_waitrequest         (1'b0),                                                       //              (terminated)
		.av_writebyteenable     (),                                                           //              (terminated)
		.av_lock                (),                                                           //              (terminated)
		.av_chipselect          (),                                                           //              (terminated)
		.av_clken               (),                                                           //              (terminated)
		.uav_clken              (1'b0),                                                       //              (terminated)
		.av_debugaccess         (),                                                           //              (terminated)
		.av_outputenable        (),                                                           //              (terminated)
		.uav_response           (),                                                           //              (terminated)
		.av_response            (2'b00),                                                      //              (terminated)
		.uav_writeresponsevalid (),                                                           //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                        //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pixel_buffer_s1_translator (
		.clk                    (altpll_0_c0_clk),                                        //                      clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pixel_buffer_s1_agent_m0_address),                       // avalon_universal_slave_0.address
		.uav_burstcount         (pixel_buffer_s1_agent_m0_burstcount),                    //                         .burstcount
		.uav_read               (pixel_buffer_s1_agent_m0_read),                          //                         .read
		.uav_write              (pixel_buffer_s1_agent_m0_write),                         //                         .write
		.uav_waitrequest        (pixel_buffer_s1_agent_m0_waitrequest),                   //                         .waitrequest
		.uav_readdatavalid      (pixel_buffer_s1_agent_m0_readdatavalid),                 //                         .readdatavalid
		.uav_byteenable         (pixel_buffer_s1_agent_m0_byteenable),                    //                         .byteenable
		.uav_readdata           (pixel_buffer_s1_agent_m0_readdata),                      //                         .readdata
		.uav_writedata          (pixel_buffer_s1_agent_m0_writedata),                     //                         .writedata
		.uav_lock               (pixel_buffer_s1_agent_m0_lock),                          //                         .lock
		.uav_debugaccess        (pixel_buffer_s1_agent_m0_debugaccess),                   //                         .debugaccess
		.av_address             (pixel_buffer_s1_address),                                //      avalon_anti_slave_0.address
		.av_write               (pixel_buffer_s1_write),                                  //                         .write
		.av_read                (pixel_buffer_s1_read),                                   //                         .read
		.av_readdata            (pixel_buffer_s1_readdata),                               //                         .readdata
		.av_writedata           (pixel_buffer_s1_writedata),                              //                         .writedata
		.av_byteenable          (pixel_buffer_s1_byteenable),                             //                         .byteenable
		.av_readdatavalid       (pixel_buffer_s1_readdatavalid),                          //                         .readdatavalid
		.av_waitrequest         (pixel_buffer_s1_waitrequest),                            //                         .waitrequest
		.av_chipselect          (pixel_buffer_s1_chipselect),                             //                         .chipselect
		.av_begintransfer       (),                                                       //              (terminated)
		.av_beginbursttransfer  (),                                                       //              (terminated)
		.av_burstcount          (),                                                       //              (terminated)
		.av_writebyteenable     (),                                                       //              (terminated)
		.av_lock                (),                                                       //              (terminated)
		.av_clken               (),                                                       //              (terminated)
		.uav_clken              (1'b0),                                                   //              (terminated)
		.av_debugaccess         (),                                                       //              (terminated)
		.av_outputenable        (),                                                       //              (terminated)
		.uav_response           (),                                                       //              (terminated)
		.av_response            (2'b00),                                                  //              (terminated)
		.uav_writeresponsevalid (),                                                       //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                    //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (78),
		.PKT_ORI_BURST_SIZE_L      (76),
		.PKT_RESPONSE_STATUS_H     (75),
		.PKT_RESPONSE_STATUS_L     (74),
		.PKT_QOS_H                 (59),
		.PKT_QOS_L                 (59),
		.PKT_DATA_SIDEBAND_H       (57),
		.PKT_DATA_SIDEBAND_L       (57),
		.PKT_ADDR_SIDEBAND_H       (56),
		.PKT_ADDR_SIDEBAND_L       (56),
		.PKT_BURST_TYPE_H          (55),
		.PKT_BURST_TYPE_L          (54),
		.PKT_CACHE_H               (73),
		.PKT_CACHE_L               (70),
		.PKT_THREAD_ID_H           (66),
		.PKT_THREAD_ID_L           (66),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_TRANS_EXCLUSIVE       (46),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (58),
		.PKT_PROTECTION_H          (69),
		.PKT_PROTECTION_L          (67),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (60),
		.PKT_DEST_ID_H             (65),
		.PKT_DEST_ID_L             (63),
		.ST_DATA_W                 (79),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) video_dma_controller_avalon_dma_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                           //       clk.clk
		.reset                 (video_dma_controller_reset_reset_bridge_in_reset_reset),                                    // clk_reset.reset
		.av_address            (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (video_dma_controller_avalon_dma_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (video_dma_controller_avalon_dma_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (video_dma_controller_avalon_dma_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (video_dma_controller_avalon_dma_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (video_dma_controller_avalon_dma_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (video_dma_controller_avalon_dma_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                         //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                          //          .data
		.rp_channel            (rsp_mux_src_channel),                                                                       //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                                 //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                                   //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                         //          .ready
		.av_response           (),                                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                                           // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (78),
		.PKT_ORI_BURST_SIZE_L      (76),
		.PKT_RESPONSE_STATUS_H     (75),
		.PKT_RESPONSE_STATUS_L     (74),
		.PKT_QOS_H                 (59),
		.PKT_QOS_L                 (59),
		.PKT_DATA_SIDEBAND_H       (57),
		.PKT_DATA_SIDEBAND_L       (57),
		.PKT_ADDR_SIDEBAND_H       (56),
		.PKT_ADDR_SIDEBAND_L       (56),
		.PKT_BURST_TYPE_H          (55),
		.PKT_BURST_TYPE_L          (54),
		.PKT_CACHE_H               (73),
		.PKT_CACHE_L               (70),
		.PKT_THREAD_ID_H           (66),
		.PKT_THREAD_ID_L           (66),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_TRANS_EXCLUSIVE       (46),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (58),
		.PKT_PROTECTION_H          (69),
		.PKT_PROTECTION_L          (67),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (60),
		.PKT_DEST_ID_H             (65),
		.PKT_DEST_ID_L             (63),
		.ST_DATA_W                 (79),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (1),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) video_pixel_buffer_dma_avalon_pixel_dma_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                                   //       clk.clk
		.reset                 (video_dma_controller_reset_reset_bridge_in_reset_reset),                                            // clk_reset.reset
		.av_address            (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (video_pixel_buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                                             //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                                              //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                                           //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                                     //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                                       //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                                             //          .ready
		.av_response           (),                                                                                                  // (terminated)
		.av_writeresponsevalid ()                                                                                                   // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (105),
		.PKT_ORI_BURST_SIZE_L      (103),
		.PKT_RESPONSE_STATUS_H     (102),
		.PKT_RESPONSE_STATUS_L     (101),
		.PKT_QOS_H                 (86),
		.PKT_QOS_L                 (86),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_CACHE_H               (100),
		.PKT_CACHE_L               (97),
		.PKT_THREAD_ID_H           (93),
		.PKT_THREAD_ID_L           (93),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (96),
		.PKT_PROTECTION_L          (94),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.ST_DATA_W                 (106),
		.ST_CHANNEL_W              (6),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) fpga_only_master_master_agent (
		.clk                   (altpll_0_c0_clk),                                                            //       clk.clk
		.reset                 (video_dma_controller_reset_reset_bridge_in_reset_reset),                     // clk_reset.reset
		.av_address            (fpga_only_master_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (fpga_only_master_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (fpga_only_master_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (fpga_only_master_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (fpga_only_master_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (fpga_only_master_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (fpga_only_master_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (fpga_only_master_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (fpga_only_master_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (fpga_only_master_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (fpga_only_master_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (fpga_only_master_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (fpga_only_master_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (fpga_only_master_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (fpga_only_master_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (fpga_only_master_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (fpga_only_master_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (fpga_only_master_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (fpga_only_master_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (fpga_only_master_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (fpga_only_master_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (fpga_only_master_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                           // (terminated)
		.av_writeresponsevalid ()                                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (78),
		.PKT_ORI_BURST_SIZE_L      (76),
		.PKT_RESPONSE_STATUS_H     (75),
		.PKT_RESPONSE_STATUS_L     (74),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_TRANS_LOCK            (45),
		.PKT_BEGIN_BURST           (58),
		.PKT_PROTECTION_H          (69),
		.PKT_PROTECTION_L          (67),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_POSTED          (42),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.PKT_DATA_H                (7),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_SRC_ID_H              (62),
		.PKT_SRC_ID_L              (60),
		.PKT_DEST_ID_H             (65),
		.PKT_DEST_ID_L             (63),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (79),
		.AVS_BURSTCOUNT_W          (1),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pixel_onchip_buffer_s1_agent (
		.clk                     (altpll_0_c0_clk),                                            //             clk.clk
		.reset                   (video_dma_controller_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (pixel_onchip_buffer_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (pixel_onchip_buffer_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (pixel_onchip_buffer_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (pixel_onchip_buffer_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (pixel_onchip_buffer_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (pixel_onchip_buffer_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (pixel_onchip_buffer_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (pixel_onchip_buffer_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (pixel_onchip_buffer_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (pixel_onchip_buffer_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (pixel_onchip_buffer_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (pixel_onchip_buffer_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (pixel_onchip_buffer_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (pixel_onchip_buffer_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (pixel_onchip_buffer_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (pixel_onchip_buffer_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (pixel_onchip_buffer_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (pixel_onchip_buffer_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (pixel_onchip_buffer_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (pixel_onchip_buffer_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (pixel_onchip_buffer_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (pixel_onchip_buffer_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (pixel_onchip_buffer_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (pixel_onchip_buffer_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (pixel_onchip_buffer_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (pixel_onchip_buffer_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (pixel_onchip_buffer_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (pixel_onchip_buffer_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (pixel_onchip_buffer_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (pixel_onchip_buffer_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (pixel_onchip_buffer_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (pixel_onchip_buffer_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                              //                .error
		.rdata_fifo_src_ready    (pixel_onchip_buffer_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pixel_onchip_buffer_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (pixel_onchip_buffer_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (80),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pixel_onchip_buffer_s1_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                         //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (pixel_onchip_buffer_s1_agent_rf_source_data),             //        in.data
		.in_valid          (pixel_onchip_buffer_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (pixel_onchip_buffer_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (pixel_onchip_buffer_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (pixel_onchip_buffer_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (pixel_onchip_buffer_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (pixel_onchip_buffer_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (pixel_onchip_buffer_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (pixel_onchip_buffer_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (pixel_onchip_buffer_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                   // (terminated)
		.csr_read          (1'b0),                                                    // (terminated)
		.csr_write         (1'b0),                                                    // (terminated)
		.csr_readdata      (),                                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                    // (terminated)
		.almost_full_data  (),                                                        // (terminated)
		.almost_empty_data (),                                                        // (terminated)
		.in_empty          (1'b0),                                                    // (terminated)
		.out_empty         (),                                                        // (terminated)
		.in_error          (1'b0),                                                    // (terminated)
		.out_error         (),                                                        // (terminated)
		.in_channel        (1'b0),                                                    // (terminated)
		.out_channel       ()                                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (105),
		.PKT_ORI_BURST_SIZE_L      (103),
		.PKT_RESPONSE_STATUS_H     (102),
		.PKT_RESPONSE_STATUS_L     (101),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (96),
		.PKT_PROTECTION_L          (94),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (106),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) audio_and_video_config_0_avalon_av_config_slave_agent (
		.clk                     (altpll_0_c0_clk),                                                                  //             clk.clk
		.reset                   (video_dma_controller_reset_reset_bridge_in_reset_reset),                           //       clk_reset.reset
		.m0_address              (audio_and_video_config_0_avalon_av_config_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (audio_and_video_config_0_avalon_av_config_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (audio_and_video_config_0_avalon_av_config_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (audio_and_video_config_0_avalon_av_config_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (audio_and_video_config_0_avalon_av_config_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (audio_and_video_config_0_avalon_av_config_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (audio_and_video_config_0_avalon_av_config_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (audio_and_video_config_0_avalon_av_config_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (audio_and_video_config_0_avalon_av_config_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (audio_and_video_config_0_avalon_av_config_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (audio_and_video_config_0_avalon_av_config_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (audio_and_video_config_0_avalon_av_config_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (audio_and_video_config_0_avalon_av_config_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (audio_and_video_config_0_avalon_av_config_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (audio_and_video_config_0_avalon_av_config_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                                            //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                                            //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                                             //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                                    //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                                      //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                                          //                .channel
		.rf_sink_ready           (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                                //                .error
		.rdata_fifo_src_ready    (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (107),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                                                  //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset),                           // clk_reset.reset
		.in_data           (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_data),             //        in.data
		.in_valid          (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (audio_and_video_config_0_avalon_av_config_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                            // (terminated)
		.csr_read          (1'b0),                                                                             // (terminated)
		.csr_write         (1'b0),                                                                             // (terminated)
		.csr_readdata      (),                                                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                             // (terminated)
		.almost_full_data  (),                                                                                 // (terminated)
		.almost_empty_data (),                                                                                 // (terminated)
		.in_empty          (1'b0),                                                                             // (terminated)
		.out_empty         (),                                                                                 // (terminated)
		.in_error          (1'b0),                                                                             // (terminated)
		.out_error         (),                                                                                 // (terminated)
		.in_channel        (1'b0),                                                                             // (terminated)
		.out_channel       ()                                                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (105),
		.PKT_ORI_BURST_SIZE_L      (103),
		.PKT_RESPONSE_STATUS_H     (102),
		.PKT_RESPONSE_STATUS_L     (101),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (96),
		.PKT_PROTECTION_L          (94),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (106),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) video_pixel_buffer_dma_avalon_control_slave_agent (
		.clk                     (altpll_0_c0_clk),                                                              //             clk.clk
		.reset                   (video_dma_controller_reset_reset_bridge_in_reset_reset),                       //       clk_reset.reset
		.m0_address              (video_pixel_buffer_dma_avalon_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (video_pixel_buffer_dma_avalon_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (video_pixel_buffer_dma_avalon_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (video_pixel_buffer_dma_avalon_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (video_pixel_buffer_dma_avalon_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (video_pixel_buffer_dma_avalon_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (video_pixel_buffer_dma_avalon_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (video_pixel_buffer_dma_avalon_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (video_pixel_buffer_dma_avalon_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (video_pixel_buffer_dma_avalon_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (video_pixel_buffer_dma_avalon_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (video_pixel_buffer_dma_avalon_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (video_pixel_buffer_dma_avalon_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (video_pixel_buffer_dma_avalon_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (video_pixel_buffer_dma_avalon_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                                        //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                                        //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                                         //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                                //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                                  //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                                      //                .channel
		.rf_sink_ready           (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                                            //                .error
		.rdata_fifo_src_ready    (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (107),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                                              //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.in_data           (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (video_pixel_buffer_dma_avalon_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                        // (terminated)
		.csr_read          (1'b0),                                                                         // (terminated)
		.csr_write         (1'b0),                                                                         // (terminated)
		.csr_readdata      (),                                                                             // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                         // (terminated)
		.almost_full_data  (),                                                                             // (terminated)
		.almost_empty_data (),                                                                             // (terminated)
		.in_empty          (1'b0),                                                                         // (terminated)
		.out_empty         (),                                                                             // (terminated)
		.in_error          (1'b0),                                                                         // (terminated)
		.out_error         (),                                                                             // (terminated)
		.in_channel        (1'b0),                                                                         // (terminated)
		.out_channel       ()                                                                              // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (105),
		.PKT_ORI_BURST_SIZE_L      (103),
		.PKT_RESPONSE_STATUS_H     (102),
		.PKT_RESPONSE_STATUS_L     (101),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (96),
		.PKT_PROTECTION_L          (94),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (106),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) video_dma_controller_avalon_dma_control_slave_agent (
		.clk                     (altpll_0_c0_clk),                                                                //             clk.clk
		.reset                   (video_dma_controller_reset_reset_bridge_in_reset_reset),                         //       clk_reset.reset
		.m0_address              (video_dma_controller_avalon_dma_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (video_dma_controller_avalon_dma_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (video_dma_controller_avalon_dma_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (video_dma_controller_avalon_dma_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (video_dma_controller_avalon_dma_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (video_dma_controller_avalon_dma_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (video_dma_controller_avalon_dma_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (video_dma_controller_avalon_dma_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (video_dma_controller_avalon_dma_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (video_dma_controller_avalon_dma_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (video_dma_controller_avalon_dma_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (video_dma_controller_avalon_dma_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (video_dma_controller_avalon_dma_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (video_dma_controller_avalon_dma_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (video_dma_controller_avalon_dma_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (video_dma_controller_avalon_dma_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                                          //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                                          //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                                           //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                                  //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                                    //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                                        //                .channel
		.rf_sink_ready           (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (video_dma_controller_avalon_dma_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (video_dma_controller_avalon_dma_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (video_dma_controller_avalon_dma_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (video_dma_controller_avalon_dma_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (video_dma_controller_avalon_dma_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                                              // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                                              //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                                               //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                                              //                .error
		.rdata_fifo_src_ready    (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                                          //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                                            //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (107),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                                                //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_data           (video_dma_controller_avalon_dma_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (video_dma_controller_avalon_dma_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (video_dma_controller_avalon_dma_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (video_dma_controller_avalon_dma_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (video_dma_controller_avalon_dma_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                                          // (terminated)
		.csr_read          (1'b0),                                                                           // (terminated)
		.csr_write         (1'b0),                                                                           // (terminated)
		.csr_readdata      (),                                                                               // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                                           // (terminated)
		.almost_full_data  (),                                                                               // (terminated)
		.almost_empty_data (),                                                                               // (terminated)
		.in_empty          (1'b0),                                                                           // (terminated)
		.out_empty         (),                                                                               // (terminated)
		.in_error          (1'b0),                                                                           // (terminated)
		.out_error         (),                                                                               // (terminated)
		.in_channel        (1'b0),                                                                           // (terminated)
		.out_channel       ()                                                                                // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (105),
		.PKT_ORI_BURST_SIZE_L      (103),
		.PKT_RESPONSE_STATUS_H     (102),
		.PKT_RESPONSE_STATUS_L     (101),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (96),
		.PKT_PROTECTION_L          (94),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (106),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) altpll_0_pll_slave_agent (
		.clk                     (clk_0_clk_clk),                                              //             clk.clk
		.reset                   (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (altpll_0_pll_slave_agent_m0_address),                        //              m0.address
		.m0_burstcount           (altpll_0_pll_slave_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (altpll_0_pll_slave_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (altpll_0_pll_slave_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (altpll_0_pll_slave_agent_m0_lock),                           //                .lock
		.m0_readdata             (altpll_0_pll_slave_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (altpll_0_pll_slave_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (altpll_0_pll_slave_agent_m0_read),                           //                .read
		.m0_waitrequest          (altpll_0_pll_slave_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (altpll_0_pll_slave_agent_m0_writedata),                      //                .writedata
		.m0_write                (altpll_0_pll_slave_agent_m0_write),                          //                .write
		.rp_endofpacket          (altpll_0_pll_slave_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (altpll_0_pll_slave_agent_rp_ready),                          //                .ready
		.rp_valid                (altpll_0_pll_slave_agent_rp_valid),                          //                .valid
		.rp_data                 (altpll_0_pll_slave_agent_rp_data),                           //                .data
		.rp_startofpacket        (altpll_0_pll_slave_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                                      //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                                      //                .valid
		.cp_data                 (cmd_mux_004_src_data),                                       //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),                              //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),                                //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                                    //                .channel
		.rf_sink_ready           (altpll_0_pll_slave_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (altpll_0_pll_slave_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (altpll_0_pll_slave_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (altpll_0_pll_slave_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (altpll_0_pll_slave_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (altpll_0_pll_slave_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (altpll_0_pll_slave_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (altpll_0_pll_slave_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (altpll_0_pll_slave_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (altpll_0_pll_slave_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                          //                .error
		.rdata_fifo_src_ready    (altpll_0_pll_slave_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (altpll_0_pll_slave_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (altpll_0_pll_slave_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (107),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) altpll_0_pll_slave_agent_rsp_fifo (
		.clk               (clk_0_clk_clk),                                              //       clk.clk
		.reset             (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (altpll_0_pll_slave_agent_rf_source_data),                    //        in.data
		.in_valid          (altpll_0_pll_slave_agent_rf_source_valid),                   //          .valid
		.in_ready          (altpll_0_pll_slave_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (altpll_0_pll_slave_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (altpll_0_pll_slave_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (altpll_0_pll_slave_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (altpll_0_pll_slave_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (altpll_0_pll_slave_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (altpll_0_pll_slave_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (altpll_0_pll_slave_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) altpll_0_pll_slave_agent_rdata_fifo (
		.clk               (clk_0_clk_clk),                                              //       clk.clk
		.reset             (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (altpll_0_pll_slave_agent_rdata_fifo_src_data),               //        in.data
		.in_valid          (altpll_0_pll_slave_agent_rdata_fifo_src_valid),              //          .valid
		.in_ready          (altpll_0_pll_slave_agent_rdata_fifo_src_ready),              //          .ready
		.out_data          (altpll_0_pll_slave_agent_rdata_fifo_out_data),               //       out.data
		.out_valid         (altpll_0_pll_slave_agent_rdata_fifo_out_valid),              //          .valid
		.out_ready         (altpll_0_pll_slave_agent_rdata_fifo_out_ready),              //          .ready
		.csr_address       (2'b00),                                                      // (terminated)
		.csr_read          (1'b0),                                                       // (terminated)
		.csr_write         (1'b0),                                                       // (terminated)
		.csr_readdata      (),                                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                       // (terminated)
		.almost_full_data  (),                                                           // (terminated)
		.almost_empty_data (),                                                           // (terminated)
		.in_startofpacket  (1'b0),                                                       // (terminated)
		.in_endofpacket    (1'b0),                                                       // (terminated)
		.out_startofpacket (),                                                           // (terminated)
		.out_endofpacket   (),                                                           // (terminated)
		.in_empty          (1'b0),                                                       // (terminated)
		.out_empty         (),                                                           // (terminated)
		.in_error          (1'b0),                                                       // (terminated)
		.out_error         (),                                                           // (terminated)
		.in_channel        (1'b0),                                                       // (terminated)
		.out_channel       ()                                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (87),
		.PKT_ORI_BURST_SIZE_L      (85),
		.PKT_RESPONSE_STATUS_H     (84),
		.PKT_RESPONSE_STATUS_L     (83),
		.PKT_BURST_SIZE_H          (62),
		.PKT_BURST_SIZE_L          (60),
		.PKT_TRANS_LOCK            (54),
		.PKT_BEGIN_BURST           (67),
		.PKT_PROTECTION_H          (78),
		.PKT_PROTECTION_L          (76),
		.PKT_BURSTWRAP_H           (59),
		.PKT_BURSTWRAP_L           (59),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_POSTED          (51),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (71),
		.PKT_SRC_ID_L              (69),
		.PKT_DEST_ID_H             (74),
		.PKT_DEST_ID_L             (72),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (6),
		.ST_DATA_W                 (88),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pixel_buffer_s1_agent (
		.clk                     (altpll_0_c0_clk),                                        //             clk.clk
		.reset                   (video_dma_controller_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pixel_buffer_s1_agent_m0_address),                       //              m0.address
		.m0_burstcount           (pixel_buffer_s1_agent_m0_burstcount),                    //                .burstcount
		.m0_byteenable           (pixel_buffer_s1_agent_m0_byteenable),                    //                .byteenable
		.m0_debugaccess          (pixel_buffer_s1_agent_m0_debugaccess),                   //                .debugaccess
		.m0_lock                 (pixel_buffer_s1_agent_m0_lock),                          //                .lock
		.m0_readdata             (pixel_buffer_s1_agent_m0_readdata),                      //                .readdata
		.m0_readdatavalid        (pixel_buffer_s1_agent_m0_readdatavalid),                 //                .readdatavalid
		.m0_read                 (pixel_buffer_s1_agent_m0_read),                          //                .read
		.m0_waitrequest          (pixel_buffer_s1_agent_m0_waitrequest),                   //                .waitrequest
		.m0_writedata            (pixel_buffer_s1_agent_m0_writedata),                     //                .writedata
		.m0_write                (pixel_buffer_s1_agent_m0_write),                         //                .write
		.rp_endofpacket          (pixel_buffer_s1_agent_rp_endofpacket),                   //              rp.endofpacket
		.rp_ready                (pixel_buffer_s1_agent_rp_ready),                         //                .ready
		.rp_valid                (pixel_buffer_s1_agent_rp_valid),                         //                .valid
		.rp_data                 (pixel_buffer_s1_agent_rp_data),                          //                .data
		.rp_startofpacket        (pixel_buffer_s1_agent_rp_startofpacket),                 //                .startofpacket
		.cp_ready                (pixel_buffer_s1_burst_adapter_source0_ready),            //              cp.ready
		.cp_valid                (pixel_buffer_s1_burst_adapter_source0_valid),            //                .valid
		.cp_data                 (pixel_buffer_s1_burst_adapter_source0_data),             //                .data
		.cp_startofpacket        (pixel_buffer_s1_burst_adapter_source0_startofpacket),    //                .startofpacket
		.cp_endofpacket          (pixel_buffer_s1_burst_adapter_source0_endofpacket),      //                .endofpacket
		.cp_channel              (pixel_buffer_s1_burst_adapter_source0_channel),          //                .channel
		.rf_sink_ready           (pixel_buffer_s1_agent_rsp_fifo_out_ready),               //         rf_sink.ready
		.rf_sink_valid           (pixel_buffer_s1_agent_rsp_fifo_out_valid),               //                .valid
		.rf_sink_startofpacket   (pixel_buffer_s1_agent_rsp_fifo_out_startofpacket),       //                .startofpacket
		.rf_sink_endofpacket     (pixel_buffer_s1_agent_rsp_fifo_out_endofpacket),         //                .endofpacket
		.rf_sink_data            (pixel_buffer_s1_agent_rsp_fifo_out_data),                //                .data
		.rf_source_ready         (pixel_buffer_s1_agent_rf_source_ready),                  //       rf_source.ready
		.rf_source_valid         (pixel_buffer_s1_agent_rf_source_valid),                  //                .valid
		.rf_source_startofpacket (pixel_buffer_s1_agent_rf_source_startofpacket),          //                .startofpacket
		.rf_source_endofpacket   (pixel_buffer_s1_agent_rf_source_endofpacket),            //                .endofpacket
		.rf_source_data          (pixel_buffer_s1_agent_rf_source_data),                   //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                      // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                      //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                       //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                      //                .error
		.rdata_fifo_src_ready    (pixel_buffer_s1_agent_rdata_fifo_src_ready),             //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pixel_buffer_s1_agent_rdata_fifo_src_valid),             //                .valid
		.rdata_fifo_src_data     (pixel_buffer_s1_agent_rdata_fifo_src_data),              //                .data
		.m0_response             (2'b00),                                                  //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                    //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (89),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pixel_buffer_s1_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                        //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pixel_buffer_s1_agent_rf_source_data),                   //        in.data
		.in_valid          (pixel_buffer_s1_agent_rf_source_valid),                  //          .valid
		.in_ready          (pixel_buffer_s1_agent_rf_source_ready),                  //          .ready
		.in_startofpacket  (pixel_buffer_s1_agent_rf_source_startofpacket),          //          .startofpacket
		.in_endofpacket    (pixel_buffer_s1_agent_rf_source_endofpacket),            //          .endofpacket
		.out_data          (pixel_buffer_s1_agent_rsp_fifo_out_data),                //       out.data
		.out_valid         (pixel_buffer_s1_agent_rsp_fifo_out_valid),               //          .valid
		.out_ready         (pixel_buffer_s1_agent_rsp_fifo_out_ready),               //          .ready
		.out_startofpacket (pixel_buffer_s1_agent_rsp_fifo_out_startofpacket),       //          .startofpacket
		.out_endofpacket   (pixel_buffer_s1_agent_rsp_fifo_out_endofpacket),         //          .endofpacket
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pixel_buffer_s1_agent_rdata_fifo (
		.clk               (altpll_0_c0_clk),                                        //       clk.clk
		.reset             (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pixel_buffer_s1_agent_rdata_fifo_src_data),              //        in.data
		.in_valid          (pixel_buffer_s1_agent_rdata_fifo_src_valid),             //          .valid
		.in_ready          (pixel_buffer_s1_agent_rdata_fifo_src_ready),             //          .ready
		.out_data          (pixel_buffer_s1_agent_rdata_fifo_out_data),              //       out.data
		.out_valid         (pixel_buffer_s1_agent_rdata_fifo_out_valid),             //          .valid
		.out_ready         (pixel_buffer_s1_agent_rdata_fifo_out_ready),             //          .ready
		.csr_address       (2'b00),                                                  // (terminated)
		.csr_read          (1'b0),                                                   // (terminated)
		.csr_write         (1'b0),                                                   // (terminated)
		.csr_readdata      (),                                                       // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated)
		.almost_full_data  (),                                                       // (terminated)
		.almost_empty_data (),                                                       // (terminated)
		.in_startofpacket  (1'b0),                                                   // (terminated)
		.in_endofpacket    (1'b0),                                                   // (terminated)
		.out_startofpacket (),                                                       // (terminated)
		.out_endofpacket   (),                                                       // (terminated)
		.in_empty          (1'b0),                                                   // (terminated)
		.out_empty         (),                                                       // (terminated)
		.in_error          (1'b0),                                                   // (terminated)
		.out_error         (),                                                       // (terminated)
		.in_channel        (1'b0),                                                   // (terminated)
		.out_channel       ()                                                        // (terminated)
	);

	soc_video_system_mm_interconnect_0_router router (
		.sink_ready         (video_dma_controller_avalon_dma_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (video_dma_controller_avalon_dma_master_agent_cp_valid),         //          .valid
		.sink_data          (video_dma_controller_avalon_dma_master_agent_cp_data),          //          .data
		.sink_startofpacket (video_dma_controller_avalon_dma_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (video_dma_controller_avalon_dma_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                               //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_src_ready),                                              //       src.ready
		.src_valid          (router_src_valid),                                              //          .valid
		.src_data           (router_src_data),                                               //          .data
		.src_channel        (router_src_channel),                                            //          .channel
		.src_startofpacket  (router_src_startofpacket),                                      //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                         //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router router_001 (
		.sink_ready         (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_valid),         //          .valid
		.sink_data          (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_data),          //          .data
		.sink_startofpacket (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (video_pixel_buffer_dma_avalon_pixel_dma_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                                       //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset),                // clk_reset.reset
		.src_ready          (router_001_src_ready),                                                  //       src.ready
		.src_valid          (router_001_src_valid),                                                  //          .valid
		.src_data           (router_001_src_data),                                                   //          .data
		.src_channel        (router_001_src_channel),                                                //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                          //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                             //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (fpga_only_master_master_agent_cp_ready),                 //      sink.ready
		.sink_valid         (fpga_only_master_master_agent_cp_valid),                 //          .valid
		.sink_data          (fpga_only_master_master_agent_cp_data),                  //          .data
		.sink_startofpacket (fpga_only_master_master_agent_cp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (fpga_only_master_master_agent_cp_endofpacket),           //          .endofpacket
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                   //       src.ready
		.src_valid          (router_002_src_valid),                                   //          .valid
		.src_data           (router_002_src_data),                                    //          .data
		.src_channel        (router_002_src_channel),                                 //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (pixel_onchip_buffer_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (pixel_onchip_buffer_s1_agent_rp_valid),                  //          .valid
		.sink_data          (pixel_onchip_buffer_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (pixel_onchip_buffer_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (pixel_onchip_buffer_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                   //       src.ready
		.src_valid          (router_003_src_valid),                                   //          .valid
		.src_data           (router_003_src_data),                                    //          .data
		.src_channel        (router_003_src_channel),                                 //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (audio_and_video_config_0_avalon_av_config_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (audio_and_video_config_0_avalon_av_config_slave_agent_rp_valid),         //          .valid
		.sink_data          (audio_and_video_config_0_avalon_av_config_slave_agent_rp_data),          //          .data
		.sink_startofpacket (audio_and_video_config_0_avalon_av_config_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (audio_and_video_config_0_avalon_av_config_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.src_ready          (router_004_src_ready),                                                   //       src.ready
		.src_valid          (router_004_src_valid),                                                   //          .valid
		.src_data           (router_004_src_data),                                                    //          .data
		.src_channel        (router_004_src_channel),                                                 //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                           //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (video_pixel_buffer_dma_avalon_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (video_pixel_buffer_dma_avalon_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (video_pixel_buffer_dma_avalon_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (video_pixel_buffer_dma_avalon_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (video_pixel_buffer_dma_avalon_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                                    //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.src_ready          (router_005_src_ready),                                               //       src.ready
		.src_valid          (router_005_src_valid),                                               //          .valid
		.src_data           (router_005_src_data),                                                //          .data
		.src_channel        (router_005_src_channel),                                             //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_004 router_006 (
		.sink_ready         (video_dma_controller_avalon_dma_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (video_dma_controller_avalon_dma_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (video_dma_controller_avalon_dma_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (video_dma_controller_avalon_dma_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (video_dma_controller_avalon_dma_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                                      //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.src_ready          (router_006_src_ready),                                                 //       src.ready
		.src_valid          (router_006_src_valid),                                                 //          .valid
		.src_data           (router_006_src_data),                                                  //          .data
		.src_channel        (router_006_src_channel),                                               //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                         //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                            //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (altpll_0_pll_slave_agent_rp_ready),                          //      sink.ready
		.sink_valid         (altpll_0_pll_slave_agent_rp_valid),                          //          .valid
		.sink_data          (altpll_0_pll_slave_agent_rp_data),                           //          .data
		.sink_startofpacket (altpll_0_pll_slave_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (altpll_0_pll_slave_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (clk_0_clk_clk),                                              //       clk.clk
		.reset              (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                                       //       src.ready
		.src_valid          (router_007_src_valid),                                       //          .valid
		.src_data           (router_007_src_data),                                        //          .data
		.src_channel        (router_007_src_channel),                                     //          .channel
		.src_startofpacket  (router_007_src_startofpacket),                               //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                                  //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (pixel_buffer_s1_agent_rp_ready),                         //      sink.ready
		.sink_valid         (pixel_buffer_s1_agent_rp_valid),                         //          .valid
		.sink_data          (pixel_buffer_s1_agent_rp_data),                          //          .data
		.sink_startofpacket (pixel_buffer_s1_agent_rp_startofpacket),                 //          .startofpacket
		.sink_endofpacket   (pixel_buffer_s1_agent_rp_endofpacket),                   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                                   //       src.ready
		.src_valid          (router_008_src_valid),                                   //          .valid
		.src_data           (router_008_src_data),                                    //          .data
		.src_channel        (router_008_src_channel),                                 //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                           //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                              //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (92),
		.PKT_DEST_ID_L             (90),
		.PKT_SRC_ID_H              (89),
		.PKT_SRC_ID_L              (87),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (9),
		.PIPELINED                 (0),
		.ST_DATA_W                 (106),
		.ST_CHANNEL_W              (6),
		.VALID_WIDTH               (6),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) fpga_only_master_master_limiter (
		.clk                    (altpll_0_c0_clk),                                        //       clk.clk
		.reset                  (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                   //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                   //          .valid
		.cmd_sink_data          (router_002_src_data),                                    //          .data
		.cmd_sink_channel       (router_002_src_channel),                                 //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                           //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                             //          .endofpacket
		.cmd_src_ready          (fpga_only_master_master_limiter_cmd_src_ready),          //   cmd_src.ready
		.cmd_src_data           (fpga_only_master_master_limiter_cmd_src_data),           //          .data
		.cmd_src_channel        (fpga_only_master_master_limiter_cmd_src_channel),        //          .channel
		.cmd_src_startofpacket  (fpga_only_master_master_limiter_cmd_src_startofpacket),  //          .startofpacket
		.cmd_src_endofpacket    (fpga_only_master_master_limiter_cmd_src_endofpacket),    //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                  //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                  //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                                //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                   //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                          //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                            //          .endofpacket
		.rsp_src_ready          (fpga_only_master_master_limiter_rsp_src_ready),          //   rsp_src.ready
		.rsp_src_valid          (fpga_only_master_master_limiter_rsp_src_valid),          //          .valid
		.rsp_src_data           (fpga_only_master_master_limiter_rsp_src_data),           //          .data
		.rsp_src_channel        (fpga_only_master_master_limiter_rsp_src_channel),        //          .channel
		.rsp_src_startofpacket  (fpga_only_master_master_limiter_rsp_src_startofpacket),  //          .startofpacket
		.rsp_src_endofpacket    (fpga_only_master_master_limiter_rsp_src_endofpacket),    //          .endofpacket
		.cmd_src_valid          (fpga_only_master_master_limiter_cmd_valid_data)          // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (40),
		.PKT_ADDR_L                (9),
		.PKT_BEGIN_BURST           (58),
		.PKT_BYTE_CNT_H            (49),
		.PKT_BYTE_CNT_L            (47),
		.PKT_BYTEEN_H              (8),
		.PKT_BYTEEN_L              (8),
		.PKT_BURST_SIZE_H          (53),
		.PKT_BURST_SIZE_L          (51),
		.PKT_BURST_TYPE_H          (55),
		.PKT_BURST_TYPE_L          (54),
		.PKT_BURSTWRAP_H           (50),
		.PKT_BURSTWRAP_L           (50),
		.PKT_TRANS_COMPRESSED_READ (41),
		.PKT_TRANS_WRITE           (43),
		.PKT_TRANS_READ            (44),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (79),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (47),
		.OUT_BURSTWRAP_H           (50),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) pixel_onchip_buffer_s1_burst_adapter (
		.clk                   (altpll_0_c0_clk),                                            //       cr0.clk
		.reset                 (video_dma_controller_reset_reset_bridge_in_reset_reset),     // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                          //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                           //          .data
		.sink0_channel         (cmd_mux_src_channel),                                        //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                  //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                    //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                          //          .ready
		.source0_valid         (pixel_onchip_buffer_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (pixel_onchip_buffer_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (pixel_onchip_buffer_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (pixel_onchip_buffer_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (pixel_onchip_buffer_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (pixel_onchip_buffer_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (67),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (62),
		.PKT_BURST_SIZE_L          (60),
		.PKT_BURST_TYPE_H          (64),
		.PKT_BURST_TYPE_L          (63),
		.PKT_BURSTWRAP_H           (59),
		.PKT_BURSTWRAP_L           (59),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (88),
		.ST_CHANNEL_W              (6),
		.OUT_BYTE_CNT_H            (57),
		.OUT_BURSTWRAP_H           (59),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) pixel_buffer_s1_burst_adapter (
		.clk                   (altpll_0_c0_clk),                                        //       cr0.clk
		.reset                 (video_dma_controller_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_005_src_valid),                                  //     sink0.valid
		.sink0_data            (cmd_mux_005_src_data),                                   //          .data
		.sink0_channel         (cmd_mux_005_src_channel),                                //          .channel
		.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                          //          .startofpacket
		.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                            //          .endofpacket
		.sink0_ready           (cmd_mux_005_src_ready),                                  //          .ready
		.source0_valid         (pixel_buffer_s1_burst_adapter_source0_valid),            //   source0.valid
		.source0_data          (pixel_buffer_s1_burst_adapter_source0_data),             //          .data
		.source0_channel       (pixel_buffer_s1_burst_adapter_source0_channel),          //          .channel
		.source0_startofpacket (pixel_buffer_s1_burst_adapter_source0_startofpacket),    //          .startofpacket
		.source0_endofpacket   (pixel_buffer_s1_burst_adapter_source0_endofpacket),      //          .endofpacket
		.source0_ready         (pixel_buffer_s1_burst_adapter_source0_ready)             //          .ready
	);

	soc_video_system_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                                       //      sink.ready
		.sink_channel       (router_src_channel),                                     //          .channel
		.sink_data          (router_src_data),                                        //          .data
		.sink_startofpacket (router_src_startofpacket),                               //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                                 //          .endofpacket
		.sink_valid         (router_src_valid),                                       //          .valid
		.src0_ready         (cmd_demux_src0_ready),                                   //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                   //          .valid
		.src0_data          (cmd_demux_src0_data),                                    //          .data
		.src0_channel       (cmd_demux_src0_channel),                                 //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                           //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                   //      sink.ready
		.sink_channel       (router_001_src_channel),                                 //          .channel
		.sink_data          (router_001_src_data),                                    //          .data
		.sink_startofpacket (router_001_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_001_src_valid),                                   //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                               //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                               //          .valid
		.src0_data          (cmd_demux_001_src0_data),                                //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                             //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (altpll_0_c0_clk),                                        //        clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (fpga_only_master_master_limiter_cmd_src_ready),          //       sink.ready
		.sink_channel       (fpga_only_master_master_limiter_cmd_src_channel),        //           .channel
		.sink_data          (fpga_only_master_master_limiter_cmd_src_data),           //           .data
		.sink_startofpacket (fpga_only_master_master_limiter_cmd_src_startofpacket),  //           .startofpacket
		.sink_endofpacket   (fpga_only_master_master_limiter_cmd_src_endofpacket),    //           .endofpacket
		.sink_valid         (fpga_only_master_master_limiter_cmd_valid_data),         // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                               //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                               //           .valid
		.src0_data          (cmd_demux_002_src0_data),                                //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                             //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                       //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                         //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                               //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                               //           .valid
		.src1_data          (cmd_demux_002_src1_data),                                //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                             //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                       //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                         //           .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                               //       src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                               //           .valid
		.src2_data          (cmd_demux_002_src2_data),                                //           .data
		.src2_channel       (cmd_demux_002_src2_channel),                             //           .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                       //           .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                         //           .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                               //       src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                               //           .valid
		.src3_data          (cmd_demux_002_src3_data),                                //           .data
		.src3_channel       (cmd_demux_002_src3_channel),                             //           .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                       //           .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                         //           .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                               //       src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                               //           .valid
		.src4_data          (cmd_demux_002_src4_data),                                //           .data
		.src4_channel       (cmd_demux_002_src4_channel),                             //           .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),                       //           .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket),                         //           .endofpacket
		.src5_ready         (cmd_demux_002_src5_ready),                               //       src5.ready
		.src5_valid         (cmd_demux_002_src5_valid),                               //           .valid
		.src5_data          (cmd_demux_002_src5_data),                                //           .data
		.src5_channel       (cmd_demux_002_src5_channel),                             //           .channel
		.src5_startofpacket (cmd_demux_002_src5_startofpacket),                       //           .startofpacket
		.src5_endofpacket   (cmd_demux_002_src5_endofpacket)                          //           .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (altpll_0_c0_clk),                                                                       //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                                     //       src.ready
		.src_valid           (cmd_mux_src_valid),                                                                     //          .valid
		.src_data            (cmd_mux_src_data),                                                                      //          .data
		.src_channel         (cmd_mux_src_channel),                                                                   //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                             //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                               //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                                                  //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                                                  //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                                                //          .channel
		.sink0_data          (cmd_demux_src0_data),                                                                   //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                                          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                                                            //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                                                              //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                                                              //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                                                            //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                                                               //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                                                      //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                                                        //          .endofpacket
		.sink2_ready         (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_ready),         //     sink2.ready
		.sink2_valid         (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink2_channel       (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink2_data          (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_data),          //          .data
		.sink2_startofpacket (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink2_endofpacket   (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (altpll_0_c0_clk),                                        //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                  //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                  //          .valid
		.src_data            (cmd_mux_001_src_data),                                   //          .data
		.src_channel         (cmd_mux_001_src_channel),                                //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                          //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src1_ready),                               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src1_valid),                               //          .valid
		.sink0_channel       (cmd_demux_002_src1_channel),                             //          .channel
		.sink0_data          (cmd_demux_002_src1_data),                                //          .data
		.sink0_startofpacket (cmd_demux_002_src1_startofpacket),                       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src1_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (altpll_0_c0_clk),                                        //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                  //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                  //          .valid
		.src_data            (cmd_mux_002_src_data),                                   //          .data
		.src_channel         (cmd_mux_002_src_channel),                                //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                          //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src2_ready),                               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src2_valid),                               //          .valid
		.sink0_channel       (cmd_demux_002_src2_channel),                             //          .channel
		.sink0_data          (cmd_demux_002_src2_data),                                //          .data
		.sink0_startofpacket (cmd_demux_002_src2_startofpacket),                       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src2_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux_001 cmd_mux_003 (
		.clk                 (altpll_0_c0_clk),                                        //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                  //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                  //          .valid
		.src_data            (cmd_mux_003_src_data),                                   //          .data
		.src_channel         (cmd_mux_003_src_channel),                                //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                          //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                            //          .endofpacket
		.sink0_ready         (cmd_demux_002_src3_ready),                               //     sink0.ready
		.sink0_valid         (cmd_demux_002_src3_valid),                               //          .valid
		.sink0_channel       (cmd_demux_002_src3_channel),                             //          .channel
		.sink0_data          (cmd_demux_002_src3_data),                                //          .data
		.sink0_startofpacket (cmd_demux_002_src3_startofpacket),                       //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src3_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux_001 cmd_mux_004 (
		.clk                 (clk_0_clk_clk),                                              //       clk.clk
		.reset               (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                      //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                      //          .valid
		.src_data            (cmd_mux_004_src_data),                                       //          .data
		.src_channel         (cmd_mux_004_src_channel),                                    //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                              //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                                //          .endofpacket
		.sink0_ready         (crosser_out_ready),                                          //     sink0.ready
		.sink0_valid         (crosser_out_valid),                                          //          .valid
		.sink0_channel       (crosser_out_channel),                                        //          .channel
		.sink0_data          (crosser_out_data),                                           //          .data
		.sink0_startofpacket (crosser_out_startofpacket),                                  //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                                     //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (altpll_0_c0_clk),                                                                //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                                          //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                                          //          .valid
		.src_data            (cmd_mux_005_src_data),                                                           //          .data
		.src_channel         (cmd_mux_005_src_channel),                                                        //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                                  //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                                    //          .endofpacket
		.sink0_ready         (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                   //      sink.ready
		.sink_channel       (router_003_src_channel),                                 //          .channel
		.sink_data          (router_003_src_data),                                    //          .data
		.sink_startofpacket (router_003_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_003_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                   //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                   //          .valid
		.src0_data          (rsp_demux_src0_data),                                    //          .data
		.src0_channel       (rsp_demux_src0_channel),                                 //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                           //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                             //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                   //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                   //          .valid
		.src1_data          (rsp_demux_src1_data),                                    //          .data
		.src1_channel       (rsp_demux_src1_channel),                                 //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                           //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                             //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                   //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                   //          .valid
		.src2_data          (rsp_demux_src2_data),                                    //          .data
		.src2_channel       (rsp_demux_src2_channel),                                 //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                           //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                   //      sink.ready
		.sink_channel       (router_004_src_channel),                                 //          .channel
		.sink_data          (router_004_src_data),                                    //          .data
		.sink_startofpacket (router_004_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_004_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_001_src0_data),                                //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux_001 rsp_demux_002 (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                   //      sink.ready
		.sink_channel       (router_005_src_channel),                                 //          .channel
		.sink_data          (router_005_src_data),                                    //          .data
		.sink_startofpacket (router_005_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_005_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_002_src0_data),                                //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux_001 rsp_demux_003 (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                                   //      sink.ready
		.sink_channel       (router_006_src_channel),                                 //          .channel
		.sink_data          (router_006_src_data),                                    //          .data
		.sink_startofpacket (router_006_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_006_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_003_src0_data),                                //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux_004 rsp_demux_004 (
		.clk                (clk_0_clk_clk),                                              //       clk.clk
		.reset              (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                                       //      sink.ready
		.sink_channel       (router_007_src_channel),                                     //          .channel
		.sink_data          (router_007_src_data),                                        //          .data
		.sink_startofpacket (router_007_src_startofpacket),                               //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                                 //          .endofpacket
		.sink_valid         (router_007_src_valid),                                       //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                                   //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                                   //          .valid
		.src0_data          (rsp_demux_004_src0_data),                                    //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                                 //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                           //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_demux_005 rsp_demux_005 (
		.clk                (altpll_0_c0_clk),                                        //       clk.clk
		.reset              (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                                   //      sink.ready
		.sink_channel       (router_008_src_channel),                                 //          .channel
		.sink_data          (router_008_src_data),                                    //          .data
		.sink_startofpacket (router_008_src_startofpacket),                           //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                             //          .endofpacket
		.sink_valid         (router_008_src_valid),                                   //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                               //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                               //          .valid
		.src0_data          (rsp_demux_005_src0_data),                                //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                             //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                       //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                          //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (altpll_0_c0_clk),                                        //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                      //       src.ready
		.src_valid           (rsp_mux_src_valid),                                      //          .valid
		.src_data            (rsp_mux_src_data),                                       //          .data
		.src_channel         (rsp_mux_src_channel),                                    //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                              //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                   //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                   //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                 //          .channel
		.sink0_data          (rsp_demux_src0_data),                                    //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                 (altpll_0_c0_clk),                                        //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                  //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                  //          .valid
		.src_data            (rsp_mux_001_src_data),                                   //          .data
		.src_channel         (rsp_mux_001_src_channel),                                //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                          //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                            //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                   //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                   //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                 //          .channel
		.sink0_data          (rsp_demux_src1_data),                                    //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                           //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                              //          .endofpacket
	);

	soc_video_system_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (altpll_0_c0_clk),                                                                       //       clk.clk
		.reset               (video_dma_controller_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                                                 //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                                                 //          .valid
		.src_data            (rsp_mux_002_src_data),                                                                  //          .data
		.src_channel         (rsp_mux_002_src_channel),                                                               //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                                         //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                                           //          .endofpacket
		.sink0_ready         (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                              //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                              //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                                            //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                               //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                                      //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                                        //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                                              //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                                              //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                                            //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                                               //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                                      //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                                        //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                                                              //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                                                              //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                                                            //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                                                               //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                                      //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),                                                        //          .endofpacket
		.sink4_ready         (crosser_001_out_ready),                                                                 //     sink4.ready
		.sink4_valid         (crosser_001_out_valid),                                                                 //          .valid
		.sink4_channel       (crosser_001_out_channel),                                                               //          .channel
		.sink4_data          (crosser_001_out_data),                                                                  //          .data
		.sink4_startofpacket (crosser_001_out_startofpacket),                                                         //          .startofpacket
		.sink4_endofpacket   (crosser_001_out_endofpacket),                                                           //          .endofpacket
		.sink5_ready         (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready),                //     sink5.ready
		.sink5_valid         (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid),                //          .valid
		.sink5_channel       (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel),              //          .channel
		.sink5_data          (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data),                 //          .data
		.sink5_startofpacket (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket),        //          .startofpacket
		.sink5_endofpacket   (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket)           //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (77),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (80),
		.IN_PKT_BURST_SIZE_L           (78),
		.IN_PKT_RESPONSE_STATUS_H      (102),
		.IN_PKT_RESPONSE_STATUS_L      (101),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (82),
		.IN_PKT_BURST_TYPE_L           (81),
		.IN_PKT_ORI_BURST_SIZE_L       (103),
		.IN_PKT_ORI_BURST_SIZE_H       (105),
		.IN_ST_DATA_W                  (106),
		.OUT_PKT_ADDR_H                (40),
		.OUT_PKT_ADDR_L                (9),
		.OUT_PKT_DATA_H                (7),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (8),
		.OUT_PKT_BYTEEN_L              (8),
		.OUT_PKT_BYTE_CNT_H            (49),
		.OUT_PKT_BYTE_CNT_L            (47),
		.OUT_PKT_TRANS_COMPRESSED_READ (41),
		.OUT_PKT_BURST_SIZE_H          (53),
		.OUT_PKT_BURST_SIZE_L          (51),
		.OUT_PKT_RESPONSE_STATUS_H     (75),
		.OUT_PKT_RESPONSE_STATUS_L     (74),
		.OUT_PKT_TRANS_EXCLUSIVE       (46),
		.OUT_PKT_BURST_TYPE_H          (55),
		.OUT_PKT_BURST_TYPE_L          (54),
		.OUT_PKT_ORI_BURST_SIZE_L      (76),
		.OUT_PKT_ORI_BURST_SIZE_H      (78),
		.OUT_ST_DATA_W                 (79),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter (
		.clk                  (altpll_0_c0_clk),                                                                       //       clk.clk
		.reset                (video_dma_controller_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (cmd_demux_002_src0_valid),                                                              //      sink.valid
		.in_channel           (cmd_demux_002_src0_channel),                                                            //          .channel
		.in_startofpacket     (cmd_demux_002_src0_startofpacket),                                                      //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src0_endofpacket),                                                        //          .endofpacket
		.in_ready             (cmd_demux_002_src0_ready),                                                              //          .ready
		.in_data              (cmd_demux_002_src0_data),                                                               //          .data
		.out_endofpacket      (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                 // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (77),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (80),
		.IN_PKT_BURST_SIZE_L           (78),
		.IN_PKT_RESPONSE_STATUS_H      (102),
		.IN_PKT_RESPONSE_STATUS_L      (101),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (82),
		.IN_PKT_BURST_TYPE_L           (81),
		.IN_PKT_ORI_BURST_SIZE_L       (103),
		.IN_PKT_ORI_BURST_SIZE_H       (105),
		.IN_ST_DATA_W                  (106),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (58),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (62),
		.OUT_PKT_BURST_SIZE_L          (60),
		.OUT_PKT_RESPONSE_STATUS_H     (84),
		.OUT_PKT_RESPONSE_STATUS_L     (83),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (64),
		.OUT_PKT_BURST_TYPE_L          (63),
		.OUT_PKT_ORI_BURST_SIZE_L      (85),
		.OUT_PKT_ORI_BURST_SIZE_H      (87),
		.OUT_ST_DATA_W                 (88),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter (
		.clk                  (altpll_0_c0_clk),                                                                //       clk.clk
		.reset                (video_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (cmd_demux_002_src5_valid),                                                       //      sink.valid
		.in_channel           (cmd_demux_002_src5_channel),                                                     //          .channel
		.in_startofpacket     (cmd_demux_002_src5_startofpacket),                                               //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src5_endofpacket),                                                 //          .endofpacket
		.in_ready             (cmd_demux_002_src5_ready),                                                       //          .ready
		.in_data              (cmd_demux_002_src5_data),                                                        //          .data
		.out_endofpacket      (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (40),
		.IN_PKT_ADDR_L                 (9),
		.IN_PKT_DATA_H                 (7),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (8),
		.IN_PKT_BYTEEN_L               (8),
		.IN_PKT_BYTE_CNT_H             (49),
		.IN_PKT_BYTE_CNT_L             (47),
		.IN_PKT_TRANS_COMPRESSED_READ  (41),
		.IN_PKT_TRANS_WRITE            (43),
		.IN_PKT_BURSTWRAP_H            (50),
		.IN_PKT_BURSTWRAP_L            (50),
		.IN_PKT_BURST_SIZE_H           (53),
		.IN_PKT_BURST_SIZE_L           (51),
		.IN_PKT_RESPONSE_STATUS_H      (75),
		.IN_PKT_RESPONSE_STATUS_L      (74),
		.IN_PKT_TRANS_EXCLUSIVE        (46),
		.IN_PKT_BURST_TYPE_H           (55),
		.IN_PKT_BURST_TYPE_L           (54),
		.IN_PKT_ORI_BURST_SIZE_L       (76),
		.IN_PKT_ORI_BURST_SIZE_H       (78),
		.IN_ST_DATA_W                  (79),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (80),
		.OUT_PKT_BURST_SIZE_L          (78),
		.OUT_PKT_RESPONSE_STATUS_H     (102),
		.OUT_PKT_RESPONSE_STATUS_L     (101),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (82),
		.OUT_PKT_BURST_TYPE_L          (81),
		.OUT_PKT_ORI_BURST_SIZE_L      (103),
		.OUT_PKT_ORI_BURST_SIZE_H      (105),
		.OUT_ST_DATA_W                 (106),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter (
		.clk                  (altpll_0_c0_clk),                                                                       //       clk.clk
		.reset                (video_dma_controller_reset_reset_bridge_in_reset_reset),                                // clk_reset.reset
		.in_valid             (rsp_demux_src2_valid),                                                                  //      sink.valid
		.in_channel           (rsp_demux_src2_channel),                                                                //          .channel
		.in_startofpacket     (rsp_demux_src2_startofpacket),                                                          //          .startofpacket
		.in_endofpacket       (rsp_demux_src2_endofpacket),                                                            //          .endofpacket
		.in_ready             (rsp_demux_src2_ready),                                                                  //          .ready
		.in_data              (rsp_demux_src2_data),                                                                   //          .data
		.out_endofpacket      (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                                 // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (58),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (59),
		.IN_PKT_BURSTWRAP_L            (59),
		.IN_PKT_BURST_SIZE_H           (62),
		.IN_PKT_BURST_SIZE_L           (60),
		.IN_PKT_RESPONSE_STATUS_H      (84),
		.IN_PKT_RESPONSE_STATUS_L      (83),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (64),
		.IN_PKT_BURST_TYPE_L           (63),
		.IN_PKT_ORI_BURST_SIZE_L       (85),
		.IN_PKT_ORI_BURST_SIZE_H       (87),
		.IN_ST_DATA_W                  (88),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (80),
		.OUT_PKT_BURST_SIZE_L          (78),
		.OUT_PKT_RESPONSE_STATUS_H     (102),
		.OUT_PKT_RESPONSE_STATUS_L     (101),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (82),
		.OUT_PKT_BURST_TYPE_L          (81),
		.OUT_PKT_ORI_BURST_SIZE_L      (103),
		.OUT_PKT_ORI_BURST_SIZE_H      (105),
		.OUT_ST_DATA_W                 (106),
		.ST_CHANNEL_W                  (6),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter (
		.clk                  (altpll_0_c0_clk),                                                                //       clk.clk
		.reset                (video_dma_controller_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (rsp_demux_005_src0_valid),                                                       //      sink.valid
		.in_channel           (rsp_demux_005_src0_channel),                                                     //          .channel
		.in_startofpacket     (rsp_demux_005_src0_startofpacket),                                               //          .startofpacket
		.in_endofpacket       (rsp_demux_005_src0_endofpacket),                                                 //          .endofpacket
		.in_ready             (rsp_demux_005_src0_ready),                                                       //          .ready
		.in_data              (rsp_demux_005_src0_data),                                                        //          .data
		.out_endofpacket      (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                          // (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (106),
		.BITS_PER_SYMBOL     (106),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (6),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (altpll_0_c0_clk),                                            //        in_clk.clk
		.in_reset          (video_dma_controller_reset_reset_bridge_in_reset_reset),     //  in_clk_reset.reset
		.out_clk           (clk_0_clk_clk),                                              //       out_clk.clk
		.out_reset         (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (cmd_demux_002_src4_ready),                                   //            in.ready
		.in_valid          (cmd_demux_002_src4_valid),                                   //              .valid
		.in_startofpacket  (cmd_demux_002_src4_startofpacket),                           //              .startofpacket
		.in_endofpacket    (cmd_demux_002_src4_endofpacket),                             //              .endofpacket
		.in_channel        (cmd_demux_002_src4_channel),                                 //              .channel
		.in_data           (cmd_demux_002_src4_data),                                    //              .data
		.out_ready         (crosser_out_ready),                                          //           out.ready
		.out_valid         (crosser_out_valid),                                          //              .valid
		.out_startofpacket (crosser_out_startofpacket),                                  //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                    //              .endofpacket
		.out_channel       (crosser_out_channel),                                        //              .channel
		.out_data          (crosser_out_data),                                           //              .data
		.in_empty          (1'b0),                                                       //   (terminated)
		.in_error          (1'b0),                                                       //   (terminated)
		.out_empty         (),                                                           //   (terminated)
		.out_error         ()                                                            //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (106),
		.BITS_PER_SYMBOL     (106),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (6),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (clk_0_clk_clk),                                              //        in_clk.clk
		.in_reset          (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (altpll_0_c0_clk),                                            //       out_clk.clk
		.out_reset         (video_dma_controller_reset_reset_bridge_in_reset_reset),     // out_clk_reset.reset
		.in_ready          (rsp_demux_004_src0_ready),                                   //            in.ready
		.in_valid          (rsp_demux_004_src0_valid),                                   //              .valid
		.in_startofpacket  (rsp_demux_004_src0_startofpacket),                           //              .startofpacket
		.in_endofpacket    (rsp_demux_004_src0_endofpacket),                             //              .endofpacket
		.in_channel        (rsp_demux_004_src0_channel),                                 //              .channel
		.in_data           (rsp_demux_004_src0_data),                                    //              .data
		.out_ready         (crosser_001_out_ready),                                      //           out.ready
		.out_valid         (crosser_001_out_valid),                                      //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                              //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                                //              .endofpacket
		.out_channel       (crosser_001_out_channel),                                    //              .channel
		.out_data          (crosser_001_out_data),                                       //              .data
		.in_empty          (1'b0),                                                       //   (terminated)
		.in_error          (1'b0),                                                       //   (terminated)
		.out_empty         (),                                                           //   (terminated)
		.out_error         ()                                                            //   (terminated)
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (10),
		.inUsePackets    (0),
		.inDataWidth     (10),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (10),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (altpll_0_c0_clk),                                        // in_clk_0.clk
		.in_rst_0_reset (video_dma_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pixel_onchip_buffer_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (pixel_onchip_buffer_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (pixel_onchip_buffer_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                           //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                          //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                          //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                           //         .error
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (altpll_0_c0_clk),                                                            // in_clk_0.clk
		.in_rst_0_reset (video_dma_controller_reset_reset_bridge_in_reset_reset),                     // in_rst_0.reset
		.in_0_data      (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                                           //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                                          //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                                          //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                                           //         .error
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (altpll_0_c0_clk),                                                        // in_clk_0.clk
		.in_rst_0_reset (video_dma_controller_reset_reset_bridge_in_reset_reset),                 // in_rst_0.reset
		.in_0_data      (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (video_pixel_buffer_dma_avalon_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                                      //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                                      //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                                       //         .error
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (altpll_0_c0_clk),                                                          // in_clk_0.clk
		.in_rst_0_reset (video_dma_controller_reset_reset_bridge_in_reset_reset),                   // in_rst_0.reset
		.in_0_data      (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (video_dma_controller_avalon_dma_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                                        //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                                        //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                                         //         .error
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (clk_0_clk_clk),                                              // in_clk_0.clk
		.in_rst_0_reset (altpll_0_inclk_interface_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (altpll_0_pll_slave_agent_rdata_fifo_out_data),               //     in_0.data
		.in_0_valid     (altpll_0_pll_slave_agent_rdata_fifo_out_valid),              //         .valid
		.in_0_ready     (altpll_0_pll_slave_agent_rdata_fifo_out_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                           //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                          //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                          //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                           //         .error
	);

	soc_video_system_mm_interconnect_0_avalon_st_adapter_005 #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (altpll_0_c0_clk),                                        // in_clk_0.clk
		.in_rst_0_reset (video_dma_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pixel_buffer_s1_agent_rdata_fifo_out_data),              //     in_0.data
		.in_0_valid     (pixel_buffer_s1_agent_rdata_fifo_out_valid),             //         .valid
		.in_0_ready     (pixel_buffer_s1_agent_rdata_fifo_out_ready),             //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                       //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                      //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                      //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                       //         .error
	);

endmodule
