// Seed: 2112185299
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  tri1 id_7 = 1 ? 1'h0 : (id_3);
  integer id_8;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(1),
      .id_1(id_10),
      .id_2(1),
      .id_3(1 == 1),
      .id_4(1'b0),
      .id_5(1),
      .id_6(1),
      .id_7(id_1),
      .id_8(1 - 1 == id_2),
      .id_9(id_4),
      .id_10(id_1)
  );
  assign id_8[1] = id_6;
  id_12 :
  assert property (@(posedge 1'b0) id_4 % 1'b0)
  else $display(!1, 1, id_12, id_2, 1 * 1'b0 - 1);
  wire  id_13;
  module_0();
  wire  id_14;
  uwire id_15, id_16 = 1 !== 1'b0;
  wire  id_17;
  wire  id_18;
  assign id_16 = 1'b0;
  assign id_6  = 1 ? id_2 : 1'b0;
  always @(posedge id_2) id_16 = 1 <-> 1'b0 - 1;
  tri0 id_19 = 1;
endmodule
