Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date              : Thu Sep 20 13:14:55 2018
| Host              : hu-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -file timing_impl.log
| Design            : system_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0               218558        0.024        0.000                      0               217532        0.021        0.000                       0                 82869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK              {0.000 16.666}         33.333          30.000          
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE            {0.000 16.666}         33.333          30.000          
phy_clk                                                                                     {0.000 0.800}          1.600           625.000         
  clk125_i                                                                                  {0.000 4.000}          8.000           125.000         
  clk625_i                                                                                  {0.000 0.800}          1.600           625.000         
    clk312_out                                                                              {0.000 1.600}          3.200           312.500         
    clk625_i_INTERNAL_DIVCLK                                                                {0.000 1.600}          3.200           312.500         
  clk_fb_i                                                                                  {0.000 1.600}          3.200           312.500         
rx_div_clk                                                                                  {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s                                                                              {0.000 4.000}          8.000           125.000         
  mmcm_fb_clk_s                                                                             {0.000 4.000}          8.000           125.000         
rx_os_div_clk                                                                               {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s_1                                                                            {0.000 4.000}          8.000           125.000         
  mmcm_fb_clk_s_1                                                                           {0.000 4.000}          8.000           125.000         
rx_ref_clk                                                                                  {0.000 4.000}          8.000           125.000         
  qpll2ch_clk                                                                               {0.000 0.100}          0.200           5000.000        
  qpll2ch_ref_clk                                                                           {0.000 4.000}          8.000           125.000         
sys_clk_p                                                                                   {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                              {0.000 1.666}          3.332           300.120         
    pll_clk[0]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[0]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[1]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[1]_DIV                                                                        {0.000 1.666}          3.332           300.120         
    pll_clk[2]                                                                              {0.000 0.208}          0.417           2400.960        
      pll_clk[2]_DIV                                                                        {0.000 1.666}          3.332           300.120         
  mmcm_clkout1                                                                              {0.000 4.998}          9.996           100.040         
  mmcm_clkout3                                                                              {0.000 2.499}          4.998           200.080         
  mmcm_clkout5                                                                              {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                              {0.000 3.332}          6.664           150.060         
tx_div_clk                                                                                  {0.000 4.000}          8.000           125.000         
  mmcm_clk_0_s_2                                                                            {0.000 4.000}          8.000           125.000         
  mmcm_fb_clk_s_2                                                                           {0.000 4.000}          8.000           125.000         
tx_ref_clk                                                                                  {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.413        0.000                      0                  965        0.034        0.000                      0                  965       15.832        0.000                       0                   489  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                   14.512        0.000                      0                  246        0.024        0.000                      0                  246       16.108        0.000                       0                   252  
i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                 13.671        0.000                      0                   49        0.060        0.000                      0                   49       16.391        0.000                       0                    43  
phy_clk                                                                                                                                                                                                                                       0.108        0.000                       0                     1  
  clk125_i                                                                                        2.213        0.000                      0                10827        0.030        0.000                      0                10826        3.146        0.000                       0                  4474  
  clk625_i                                                                                                                                                                                                                                    0.128        0.000                       0                     8  
    clk312_out                                                                                    0.337        0.000                      0                  414        0.040        0.000                      0                  414        0.358        0.000                       0                   181  
  clk_fb_i                                                                                                                                                                                                                                    1.821        0.000                       0                     3  
rx_div_clk                                                                                                                                                                                                                                    2.000        0.000                       0                     2  
  mmcm_clk_0_s                                                                                    4.144        0.000                      0                 7555        0.030        0.000                      0                 7555        0.486        0.000                       0                  3807  
  mmcm_fb_clk_s                                                                                                                                                                                                                               6.621        0.000                       0                     3  
rx_os_div_clk                                                                                                                                                                                                                                 2.000        0.000                       0                     2  
  mmcm_clk_0_s_1                                                                                  3.971        0.000                      0                 6358        0.031        0.000                      0                 6358        0.479        0.000                       0                  2973  
  mmcm_fb_clk_s_1                                                                                                                                                                                                                             6.621        0.000                       0                     3  
sys_clk_p                                                                                         1.547        0.000                      0                   23        0.057        0.000                      0                   23        0.666        0.000                       0                    19  
  mmcm_clkout0                                                                                    0.095        0.000                      0                37900        0.030        0.000                      0                37900        0.666        0.000                       0                 18145  
    pll_clk[0]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                0.021        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    25  
    pll_clk[2]                                                                                                                                                                                                                                0.021        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                          0.172        0.000                       0                    40  
  mmcm_clkout1                                                                                    1.680        0.000                      0               100018        0.030        0.000                      0               100018        2.498        0.000                       0                 37323  
  mmcm_clkout3                                                                                    0.594        0.000                      0                 7256        0.030        0.000                      0                 7226        1.645        0.000                       0                  2066  
  mmcm_clkout5                                                                                   10.253        0.000                      0                  749        0.040        0.000                      0                  749        5.996        0.000                       0                   438  
  mmcm_clkout6                                                                                    1.113        0.000                      0                 5611        0.032        0.000                      0                 5127        0.152        0.000                       0                  1730  
tx_div_clk                                                                                                                                                                                                                                    2.000        0.000                       0                     2  
  mmcm_clk_0_s_2                                                                                  2.689        0.000                      0                29093        0.031        0.000                      0                29093        0.479        0.000                       0                 10772  
  mmcm_fb_clk_s_2                                                                                                                                                                                                                             6.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout1              clk125_i                        2.566        0.000                      0                  106                                                                        
clk625_i_INTERNAL_DIVCLK  clk312_out                      0.720        0.000                      0                   10        0.332        0.000                      0                   10  
mmcm_clkout1              mmcm_clk_0_s                    6.241        0.000                      0                   59                                                                        
mmcm_clkout3              mmcm_clk_0_s                    4.388        0.000                      0                    7                                                                        
mmcm_clkout1              mmcm_clk_0_s_1                  5.930        0.000                      0                   59                                                                        
mmcm_clkout3              mmcm_clk_0_s_1                  4.492        0.000                      0                    7                                                                        
mmcm_clkout1              mmcm_clkout0                    0.206        0.000                      0                 2612        0.031        0.000                      0                 2612  
mmcm_clkout5              mmcm_clkout0                    2.285        0.000                      0                   28                                                                        
mmcm_clkout6              mmcm_clkout0                    0.672        0.000                      0                  129                                                                        
mmcm_clkout0              pll_clk[0]_DIV                  0.261        0.000                      0                  352        0.380        0.000                      0                  352  
mmcm_clkout0              pll_clk[1]_DIV                  0.735        0.000                      0                  216        0.295        0.000                      0                  216  
mmcm_clkout0              pll_clk[2]_DIV                  0.755        0.000                      0                  352        0.358        0.000                      0                  352  
clk125_i                  mmcm_clkout1                    5.054        0.000                      0                   33                                                                        
mmcm_clk_0_s              mmcm_clkout1                    7.621        0.000                      0                   99                                                                        
mmcm_clk_0_s_1            mmcm_clkout1                    7.672        0.000                      0                   99                                                                        
mmcm_clkout0              mmcm_clkout1                    0.046        0.000                      0                 2305        0.030        0.000                      0                 2305  
mmcm_clkout3              mmcm_clkout1                    0.820        0.000                      0                 1554        0.030        0.000                      0                 1535  
mmcm_clk_0_s_2            mmcm_clkout1                    9.529        0.000                      0                    2                                                                        
mmcm_clk_0_s              mmcm_clkout3                    7.337        0.000                      0                   10                                                                        
mmcm_clk_0_s_1            mmcm_clkout3                    6.644        0.000                      0                   10                                                                        
mmcm_clkout1              mmcm_clkout3                    0.561        0.000                      0                  797        0.045        0.000                      0                  283  
mmcm_clkout0              mmcm_clkout5                   11.485        0.000                      0                   10                                                                        
mmcm_clkout0              mmcm_clkout6                    4.173        0.000                      0                   35                                                                        
mmcm_clkout1              mmcm_clk_0_s_2                  6.367        0.000                      0                  152                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk125_i                                                                                    clk125_i                                                                                          6.566        0.000                      0                    2        0.308        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.839        0.000                      0                  100        0.109        0.000                      0                  100  
**async_default**                                                                           i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE            i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                 15.755        0.000                      0                    1       16.914        0.000                      0                    1  
**async_default**                                                                           mmcm_clk_0_s                                                                                mmcm_clk_0_s                                                                                      5.737        0.000                      0                  381        0.186        0.000                      0                  381  
**async_default**                                                                           mmcm_clk_0_s_1                                                                              mmcm_clk_0_s_1                                                                                    5.554        0.000                      0                  203        0.140        0.000                      0                  203  
**async_default**                                                                           mmcm_clk_0_s_2                                                                              mmcm_clk_0_s_2                                                                                    3.440        0.000                      0                  701        0.290        0.000                      0                  701  
**async_default**                                                                           mmcm_clkout1                                                                                mmcm_clkout1                                                                                      5.766        0.000                      0                 7019        0.137        0.000                      0                 7019  
**async_default**                                                                           mmcm_clkout1                                                                                mmcm_clkout3                                                                                      1.116        0.000                      0                    3        0.594        0.000                      0                    3  
**async_default**                                                                           mmcm_clkout3                                                                                mmcm_clkout3                                                                                      2.155        0.000                      0                  120        0.163        0.000                      0                  120  
**async_default**                                                                           mmcm_clkout5                                                                                mmcm_clkout5                                                                                     11.984        0.000                      0                   91        0.115        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.842ns (26.149%)  route 2.378ns (73.851%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 37.832 - 33.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.335ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.309ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.980     3.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.919     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.426     6.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X33Y79         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.712 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.311     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y78         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.196 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.010     8.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X28Y61         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     8.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.194     8.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y61         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     8.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.437     9.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X29Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.112    36.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.645    37.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X29Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.902    38.734    
                         clock uncertainty           -0.035    38.699    
    SLICE_X29Y59         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    38.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.615    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 29.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.087ns (50.000%)  route 0.087ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Net Delay (Source):      0.736ns (routing 0.127ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.040     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.736     2.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X23Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.076     2.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_5_out[0]
    SLICE_X22Y48         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     2.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.011     2.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[1][0]
    SLICE_X22Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.882     3.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X22Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.797     2.887    
    SLICE_X22Y48         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X0Y8   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X13Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X13Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.512ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.424ns (21.677%)  route 1.532ns (78.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 20.125 - 16.667 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.243ns (routing 0.779ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.716ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.753     1.753    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.836 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y2 (CLOCK_ROOT)    net (fo=251, routed)         2.243     4.079    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X55Y102        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.194 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.816     5.010    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X55Y104        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     5.187 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.353     5.540    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X55Y104        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     5.672 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.363     6.035    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X54Y105        FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.377    18.044    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    18.119 f  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y2 (CLOCK_ROOT)    net (fo=251, routed)         2.007    20.126    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X54Y105        FDRE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.504    20.629    
                         clock uncertainty           -0.035    20.594    
    SLICE_X54Y105        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    20.547    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.547    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                 14.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
                            (rising edge-triggered cell SRL16E clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Net Delay (Source):      0.948ns (routing 0.354ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.392ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.826     0.826    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.853 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y2 (CLOCK_ROOT)    net (fo=251, routed)         0.948     1.801    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X62Y86         SRLC16E                                      r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         SRLC16E (Prop_B6LUT_SLICEM_CLK_Q15)
                                                      0.153     1.954 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q15
                         net (fo=1, routed)           0.000     1.954    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/SRL16_MC15_7
    SLICE_X62Y86         SRL16E                                       r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.132     1.132    i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.163 r  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y2 (CLOCK_ROOT)    net (fo=251, routed)         1.112     2.275    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X62Y86         SRL16E                                       r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                         clock pessimism             -0.465     1.810    
    SLICE_X62Y86         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.930    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.333      31.954     BUFGCE_X1Y38   i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X62Y86   i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.558         16.666      16.108     SLICE_X62Y102  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.671ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.805ns  (logic 0.645ns (22.995%)  route 2.160ns (77.005%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 35.974 - 33.333 ) 
    Source Clock Delay      (SCD):    3.166ns = ( 19.833 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.002ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.885    18.552    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.635 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.198    19.833    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X56Y104        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    19.947 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.264    20.211    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X55Y103        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154    20.365 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.286    20.650    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X56Y103        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185    20.835 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.235    21.070    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X57Y102        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192    21.262 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.375    22.637    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y86         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.491    34.824    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.899 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.075    35.974    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y86         FDCE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.420    36.394    
                         clock uncertainty           -0.035    36.359    
    SLICE_X60Y86         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    36.309    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.309    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 13.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.517ns (routing 0.002ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.002ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.889     0.889    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.517     1.433    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y106        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.481 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.040     1.521    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X55Y106        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.016     1.537 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.016     1.553    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X55Y106        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.230     1.230    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.261 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.604     1.865    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y106        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.428     1.437    
    SLICE_X55Y106        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.493    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         33.333      31.954     BUFGCE_X1Y32   i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X60Y101  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         16.666      16.391     SLICE_X55Y106  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  phy_clk
  To Clock:  phy_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_clk
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { phy_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         1.600       0.529      MMCME3_ADV_X1Y1  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            0.692         0.800       0.108      MMCME3_ADV_X1Y1  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            0.692         0.800       0.108      MMCME3_ADV_X1Y1  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_i rise@8.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 0.251ns (4.512%)  route 5.312ns (95.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.868ns = ( 7.132 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.283ns (routing 0.787ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.081ns (routing 0.723ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.641    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.893    -3.252 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.815    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.732 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        2.283    -0.449    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_axi_clk
    SLICE_X37Y192        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.335 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/rx_reset_reg/Q
                         net (fo=1054, routed)        2.932     2.597    i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset
    SLICE_X23Y217        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     2.734 r  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[15]_i_1/O
                         net (fo=128, routed)         2.380     5.114    i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out
    SLICE_X22Y208        FDSE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      8.000     8.000 r  
    P26                                               0.000     8.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     8.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     8.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.142    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.538     4.604 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     4.976    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.051 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        2.081     7.132    i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X22Y208        FDSE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3_reg[7]/C
                         clock pessimism              0.341     7.474    
                         clock uncertainty           -0.062     7.412    
    SLICE_X22Y208        FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.084     7.328    i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.328    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.157ns (62.550%)  route 0.094ns (37.450%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      0.984ns (routing 0.365ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.404ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.338    -1.695 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.528    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.501 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        0.984    -0.517    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X31Y237        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y237        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.468 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/doa_sample_reg[4]/Q
                         net (fo=1, routed)           0.084    -0.384    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/doa_sample_reg_n_0_[4]
    SLICE_X31Y238        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058    -0.326 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.326    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_0
    SLICE_X31Y239        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.310 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.310    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_0
    SLICE_X31Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034    -0.276 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.266    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_15
    SLICE_X31Y240        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.122    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.001    -1.879 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.670    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        1.188    -0.451    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rx_axi_clk
    SLICE_X31Y240        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]/C
                         clock pessimism              0.099    -0.352    
    SLICE_X31Y240        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.296    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/accum_lower_reg[16]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X2Y39  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X2Y39  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X3Y39  i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/blk_gen_mem.FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk625_i
  To Clock:  clk625_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk625_i
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin          Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a               1.379         1.600       0.221      BUFGCE_X1Y26          i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a               0.617         0.800       0.183      BITSLICE_RX_TX_X1Y80  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_m/CLK_B
Max Skew          Fast    OSERDESE3/CLK    OSERDESE3/CLKDIV  0.320         0.192       0.128      BITSLICE_RX_TX_X1Y75  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk312_out
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[2]
                            (rising edge-triggered cell ODELAYE3 clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk312_out rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.117ns (5.195%)  route 2.135ns (94.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.520ns = ( 2.680 - 3.200 ) 
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.928ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.855ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.641    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.893    -3.252 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -2.845    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.282    -2.563 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         2.388    -0.175    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
    SLICE_X25Y183        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.058 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in_reg[2]/Q
                         net (fo=11, routed)          2.135     2.077    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/count_in[2]
    BITSLICE_RX_TX_X0Y214
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     4.342    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.538    -0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.356     0.160    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224     0.384 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         2.296     2.680    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/CLK
    BITSLICE_RX_TX_X0Y214
                         ODELAYE3                                     r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CLK
                         clock pessimism              0.326     3.006    
                         clock uncertainty           -0.051     2.955    
    BITSLICE_RX_TX_X0Y214
                         ODELAYE3 (Setup_ODELAY_BITSLICE_COMPONENT_RX_TX_CLK_CNTVALUEIN[2])
                                                     -0.541     2.414    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal
  -------------------------------------------------------------------
                         required time                          2.414    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_reg/D
                            (rising edge-triggered cell FDSE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk312_out rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.078ns (40.838%)  route 0.113ns (59.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.063ns (routing 0.447ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.496ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.338    -1.695 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.154    -1.541    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -1.521 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         1.063    -0.458    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
    SLICE_X39Y118        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.410 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_state_reg[2]/Q
                         net (fo=14, routed)          0.097    -0.313    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/s_state[2]
    SLICE_X41Y119        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030    -0.283 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_i_2/O
                         net (fo=1, routed)           0.016    -0.267    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_i_2_n_0
    SLICE_X41Y119        FDSE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.122    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.001    -1.879 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.210    -1.669    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121    -1.548 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         1.261    -0.287    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
    SLICE_X41Y119        FDSE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_reg/C
                         clock pessimism             -0.076    -0.362    
    SLICE_X41Y119        FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.306    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/mload_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk312_out
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            2.740         3.200       0.460      BITSLICE_RX_TX_X1Y75   i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Low Pulse Width   Fast    ODELAYE3/CLK      n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X0Y214  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/odelay_cal/CLK
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.233         1.600       0.367      BITSLICE_RX_TX_X1Y75   i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.040         0.682       0.358      BITSLICE_RX_TX_X1Y75   i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_10_to_1_ser8_i/oserdes_m/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_i
  To Clock:  clk_fb_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_i
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         3.200       1.821      BUFGCE_X1Y39  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_div_clk
  To Clock:  rx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621      BUFG_GT_X0Y104   i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y3  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y3  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s rise@8.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.543ns (18.539%)  route 2.386ns (81.461%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 10.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 0.335ns, distribution 1.812ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.309ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.194     2.591    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.434     0.157 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.437     0.594    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.677 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        2.147     2.824    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/clk
    SLICE_X97Y274        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y274        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.938 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[1]/Q
                         net (fo=37, routed)          0.526     3.464    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/frame_align_reg[1][1]
    SLICE_X97Y273        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     3.652 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/ilas_config_data[5]_i_1/O
                         net (fo=5, routed)           1.297     4.949    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/data_aligned_s[5]
    SLICE_X86Y231        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     5.121 f  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/state[14]_i_1__0/O
                         net (fo=25, routed)          0.296     5.417    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/SR[0]
    SLICE_X86Y227        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     5.486 r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/mem_reg_i_34/O
                         net (fo=4, routed)           0.267     5.753    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/WEBWE[0]
    RAMB18_X8Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.983    10.312    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.199     8.113 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.372     8.485    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.560 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        1.836    10.396    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/clk
    RAMB18_X8Y90         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.143    10.539    
                         clock uncertainty           -0.053    10.486    
    RAMB18_X8Y90         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[1])
                                                     -0.589     9.897    i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  4.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.142ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           0.996     1.114    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.015     0.099 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.167     0.266    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.293 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        0.826     1.119    i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X60Y130        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.168 r  i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_reg[23]/Q
                         net (fo=1, routed)           0.075     1.243    i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[2].i_dsf/adc_dsf_data_reg[63]_1[23]
    SLICE_X61Y130        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.031     1.274 r  i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[2].i_dsf/adc_data[23]_i_1/O
                         net (fo=1, routed)           0.016     1.290    i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/g_dsf[2].i_dsf_n_42
    SLICE_X61Y130        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.153     1.318    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.152     0.166 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.209     0.375    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.406 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        0.984     1.390    i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_clk
    SLICE_X61Y130        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_data_reg[23]/C
                         clock pessimism             -0.186     1.204    
    SLICE_X61Y130        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.260    i_system_wrapper/system_i/util_ad9371_rx_cpack/inst/adc_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C                  n/a                      2.740         8.000       5.260      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      1.233         4.000       2.767      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
High Pulse Width  Slow    FDRE/C                  n/a                      1.233         4.000       2.767      BITSLICE_RX_TX_X1Y166  i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y17    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621      BUFGCE_X1Y90  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  rx_os_div_clk
  To Clock:  rx_os_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_os_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621      BUFG_GT_X0Y96    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X0Y4  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X0Y4  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/DINBDIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_1 rise@8.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.442ns (13.390%)  route 2.859ns (86.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 10.339 - 8.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.172ns, distribution 1.914ns)
  Clock Net Delay (Destination): 2.642ns (routing 1.077ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.466     2.863    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.463    -0.600 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.437    -0.163    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.080 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        3.086     3.006    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/clk
    SLICE_X85Y280        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y280        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.120 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/frame_align_reg[0]/Q
                         net (fo=37, routed)          1.310     4.430    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/frame_align_reg[1][0]
    SLICE_X79Y260        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.621 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/ilas_config_data[12]_i_1/O
                         net (fo=4, routed)           1.090     5.711    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/data_aligned_s[12]
    SLICE_X72Y235        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     5.848 r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_align_mux/mem_reg_i_20/O
                         net (fo=1, routed)           0.459     6.307    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/data_scrambled_s[29]
    RAMB18_X7Y92         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/DINBDIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.239    10.568    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.318     7.250 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.372     7.622    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        2.642    10.339    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/clk
    RAMB18_X7Y92         RAMB18E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg/CLKBWRCLK
                         clock pessimism              0.318    10.657    
                         clock uncertainty           -0.053    10.604    
    RAMB18_X7Y92         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[13])
                                                     -0.326    10.278    i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/gen_lane[1].i_lane/i_elastic_buffer/mem_reg
  -------------------------------------------------------------------
                         required time                         10.278    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_data_int_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.088ns (65.185%)  route 0.047ns (34.815%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.305ns (routing 0.574ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.637ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.179     1.297    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.696    -0.399 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.167    -0.232    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.205 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        1.305     1.100    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X54Y152        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_data_int_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.149 r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_data_int_reg[110]/Q
                         net (fo=3, routed)           0.034     1.183    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/data2[14]
    SLICE_X54Y151        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     1.198 r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[14]_i_3/O
                         net (fo=1, routed)           0.000     1.198    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int[14]_i_3_n_0
    SLICE_X54Y151        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.024     1.222 r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[14]_i_1/O
                         net (fo=1, routed)           0.013     1.235    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_0[14]
    SLICE_X54Y151        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.358     1.523    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.769    -0.246 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.209    -0.037    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.006 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        1.516     1.510    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_clk
    SLICE_X54Y151        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[14]/C
                         clock pessimism             -0.362     1.148    
    SLICE_X54Y151        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.204    i_system_wrapper/system_i/util_ad9371_rx_os_cpack/inst/g_dsf[0].i_dsf/adc_dsf_data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_1
  To Clock:  mmcm_fb_clk_s_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621      BUFGCE_X0Y117  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (sys_clk_p rise@3.332ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.294ns (20.632%)  route 1.131ns (79.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 6.153 - 3.332 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.335ns, distribution 1.594ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.309ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.382    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.465 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.929     3.394    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X22Y53         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.511 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           0.822     4.333    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X1Y60          LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.510 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.309     4.819    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X0Y60          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     4.416    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.491 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.662     6.153    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y60          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.331     6.485    
                         clock uncertainty           -0.035     6.450    
    SLICE_X0Y60          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.366    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.366    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  1.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.063ns (53.846%)  route 0.054ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      0.757ns (routing 0.127ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.142ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.350     0.623    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.650 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.757     1.407    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y60          FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.455 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=4, routed)           0.038     1.493    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X0Y60          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.508 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.016     1.524    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X0Y60          FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.409     0.886    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.917 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.904     1.821    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X0Y60          FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.409     1.411    
    SLICE_X0Y60          FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.467    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         3.332       1.953      BUFGCE_X0Y28     i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_inst/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dbg_cplx_status_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[296]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.114ns (3.820%)  route 2.870ns (96.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.718ns = ( 7.050 - 3.332 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.892ns (routing 0.335ns, distribution 1.557ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.309ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.892     3.644    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X4Y98          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dbg_cplx_status_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.758 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/dbg_cplx_status_r_reg[0]/Q
                         net (fo=1171, routed)        2.870     6.628    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/dbg_cplx_status_r[0]
    SLICE_X15Y155        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[296]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     5.225    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.300 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.750     7.050    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X15Y155        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[296]/C
                         clock pessimism             -0.191     6.860    
                         clock uncertainty           -0.054     6.806    
    SLICE_X15Y155        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     6.723    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[296]
  -------------------------------------------------------------------
                         required time                          6.723    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[415]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][415]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.103ns (19.846%)  route 0.416ns (80.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Net Delay (Source):      1.713ns (routing 0.309ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.335ns, distribution 1.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     1.893    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.713     3.681    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X22Y104        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[415]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103     3.784 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[415]/Q
                         net (fo=1, routed)           0.416     4.200    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[415]
    SLICE_X18Y98         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][415]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.974     3.726    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X18Y98         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][415]_srl32/CLK
                         clock pessimism              0.125     3.851    
    SLICE_X18Y98         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.320     4.171    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][415]_srl32
  -------------------------------------------------------------------
                         required time                         -4.171    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         3.332       1.623      RAMB36_X1Y19    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y5  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            1.000         1.666       0.666      PLLE3_ADV_X0Y3  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.544      0.344      BITSLICE_CONTROL_X0Y3  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y5  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y0  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.417       0.021      BITSLICE_CONTROL_X0Y10  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.208       0.030      BITSLICE_CONTROL_X0Y10  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y67  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y84  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y94  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.395         0.417       0.021      BITSLICE_CONTROL_X0Y20  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.178         0.208       0.030      BITSLICE_CONTROL_X0Y20  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.200        -0.538      0.338      BITSLICE_CONTROL_X0Y20  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26] i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26] ... }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         3.332       0.172      BITSLICE_RX_TX_X0Y130  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y132  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         1.666       0.244      BITSLICE_RX_TX_X0Y140  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.456ns (19.298%)  route 6.089ns (80.702%))
  Logic Levels:           10  (AND2B1L=1 CARRY8=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 14.533 - 9.996 ) 
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.875ns (routing 0.867ns, distribution 2.008ns)
  Clock Net Delay (Destination): 2.542ns (routing 0.796ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.875     4.661    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Clk
    SLICE_X64Y93         FDRE                                         r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.775 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_valid_req_reg/Q
                         net (fo=16, routed)          0.700     5.475    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/mem_tag_miss_comparator/S
    SLICE_X53Y96         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     5.595 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MEM_DataBus_Exception0/O
                         net (fo=3, routed)           0.504     6.099    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_DataBus_Exception
    SLICE_X58Y87         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.072     6.171 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/wb_exception_i_i_1/O
                         net (fo=8, routed)           0.254     6.425    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Exception_Taken
    SLICE_X59Y81         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     6.555 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_i_2/O
                         net (fo=8, routed)           0.638     7.193    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_Sel_MEM_Res_I_reg_1
    SLICE_X67Y84         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.219     7.412 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBLO_I_i_2/O
                         net (fo=2, routed)           0.457     7.869    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_TLBLO
    SLICE_X68Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     8.041 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_TLBS.ex_stall_cycle_q_i_2/O
                         net (fo=6, routed)           0.149     8.190    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_MMU_Write.ex_move_to_TLBSX_instr_reg_0
    SLICE_X67Y82         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     8.263 f  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_TLBS.ex_stall_cycle_q_i_1/O
                         net (fo=3, routed)           0.670     8.933    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/ex_stall_cycle
    SLICE_X57Y94         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.074     9.007 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_FPGA.Native_i_1__46/O
                         net (fo=1, routed)           0.000     9.007    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_3
    SLICE_X57Y94         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.204     9.211 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[3]
                         net (fo=419, routed)         1.133    10.344    i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_MMU_Protect.if_addr_lookup_MMU_reg
    SLICE_X74Y86         AND2B1L (Prop_EFF_SLICEL_DI_O)
                                                      0.090    10.434 r  i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.227    10.661    i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X74Y86         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    10.849 r  i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.357    12.206    i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X6Y10         RAMB36E2                                     r  i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    11.209    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.544 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.916    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.991 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.542    14.533    i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y10         RAMB36E2                                     r  i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.124    14.410    
                         clock uncertainty           -0.062    14.348    
    RAMB36_X6Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    13.886    i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                  1.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_8/up_rdata_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_rdata_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.078ns (45.087%)  route 0.095ns (54.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Net Delay (Source):      1.445ns (routing 0.406ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.449ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.445     2.587    i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_8/s_axi_aclk
    SLICE_X94Y248        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_8/up_rdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.635 r  i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_8/up_rdata_int_reg[2]/Q
                         net (fo=2, routed)           0.079     2.714    i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_int_reg[15]_20[2]
    SLICE_X93Y248        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     2.744 r  i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_up/up_rdata_int[2]_i_1__17/O
                         net (fo=1, routed)           0.016     2.760    i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_icm_sel_reg[0][2]
    SLICE_X93Y248        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_rdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.673     2.640    i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/s_axi_aclk
    SLICE_X93Y248        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_rdata_int_reg[2]/C
                         clock pessimism              0.035     2.675    
    SLICE_X93Y248        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.731    i_system_wrapper/system_i/axi_ad9371_tx_xcvr/inst/i_mdrp_cm_12/up_rdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout1
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/DCLK  n/a            5.000         9.996       4.996      MMCME3_ADV_X1Y3  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK
Low Pulse Width   Slow    MMCME3_ADV/DCLK  n/a            2.500         4.998       2.498      MMCME3_ADV_X1Y3  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK
High Pulse Width  Slow    MMCME3_ADV/DCLK  n/a            2.500         4.998       2.498      MMCME3_ADV_X1Y4  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.229ns (33.941%)  route 2.392ns (66.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 8.911 - 4.998 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.268ns (routing 0.692ns, distribution 1.576ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.636ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        2.268     4.054    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_mem/m_dest_axi_aclk
    RAMB36_X5Y27         RAMB36E2                                     r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      1.229     5.283 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg/DOUTADOUT[5]
                         net (fo=8, routed)           2.392     7.675    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y33         RAMB36E2                                     r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     6.211    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.546 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.918    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.993 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.918     8.911    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y33         RAMB36E2                                     r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.092     8.820    
                         clock uncertainty           -0.057     8.763    
    RAMB36_X3Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[5])
                                                     -0.494     8.269    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      0.934ns (routing 0.312ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.347ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        0.934     2.076    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X45Y98         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.125 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=2, routed)           0.075     2.200    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_r_cmd[21]
    SLICE_X44Y98         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     2.230 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr[0]_i_1/O
                         net (fo=1, routed)           0.016     2.246    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr[0]_i_1_n_0
    SLICE_X44Y98         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.107     2.074    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/CLK
    SLICE_X44Y98         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr_reg[0]/C
                         clock pessimism              0.086     2.160    
    SLICE_X44Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.216    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout3
Waveform(ns):       { 0.000 2.499 }
Period(ns):         4.998
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         4.998       3.289      RAMB36_X7Y27  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/m_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.499       1.645      RAMB18_X2Y35  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         2.499       1.645      RAMB36_X7Y26  i_system_wrapper/system_i/axi_ad9371_dacfifo/inst/i_mem_fifo/m_ram_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.876ns (28.854%)  route 2.160ns (71.146%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 17.123 - 13.328 ) 
    Source Clock Delay      (SCD):    3.712ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.335ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.309ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.926     3.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X17Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     3.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=6, routed)           0.903     4.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0
    SLICE_X25Y54         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10/O
                         net (fo=1, routed)           0.377     5.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_10_n_0
    SLICE_X25Y53         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     5.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.123     5.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X25Y53         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     5.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=23, routed)          0.561     6.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/D[0]
    SLICE_X29Y52         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     6.360 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
                         net (fo=1, routed)           0.161     6.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     6.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
                         net (fo=1, routed)           0.035     6.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X28Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.328    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.248    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.323 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.800    17.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.120    17.003    
                         clock uncertainty           -0.064    16.939    
    SLICE_X28Y52         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    17.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 10.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Net Delay (Source):      0.824ns (routing 0.127ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.142ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.824     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.112     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH3
    SLICE_X23Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.980     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X23Y49         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.065     2.012    
    SLICE_X23Y49         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         13.328      11.949     BUFGCE_X0Y25  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X23Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         6.664       5.996      SLICE_X23Y50  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.877ns (16.557%)  route 4.420ns (83.443%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 10.288 - 6.664 ) 
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.937ns (routing 0.335ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.309ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1744, routed)        1.937     3.689    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X5Y46          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.803 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[5]/Q
                         net (fo=69, routed)          0.688     4.491    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[5]
    SLICE_X2Y50          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.679 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.292     4.971    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_6_n_0
    SLICE_X3Y50          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.143 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.222     5.365    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_6_n_0
    SLICE_X4Y48          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     5.405 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.293     5.698    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X6Y50          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     5.813 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=61, routed)          1.718     7.531    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_en_reg[8]_1
    SLICE_X0Y141         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.132     7.663 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2/O
                         net (fo=1, routed)           1.180     8.843    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_2_n_0
    SLICE_X0Y61          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     8.959 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1/O
                         net (fo=1, routed)           0.027     8.986    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[5]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     7.048 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     7.099    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.099 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     7.877    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.335     8.212 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.345     8.557    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1744, routed)        1.656    10.288    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X0Y61          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]/C
                         clock pessimism             -0.191    10.098    
                         clock uncertainty           -0.059    10.039    
    SLICE_X0Y61          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.099    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         10.099    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  1.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.064ns (34.409%)  route 0.122ns (65.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.953ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.812ns (routing 0.127ns, distribution 0.685ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.166     1.114    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1744, routed)        0.812     1.953    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X5Y54          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.002 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[11]/Q
                         net (fo=1, routed)           0.106     2.108    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_DBus[52]
    SLICE_X8Y54          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     2.123 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_ReadDBus[20]_INST_0/O
                         net (fo=1, routed)           0.016     2.139    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Read[20]
    SLICE_X8Y54          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT6)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.208     0.935    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=1744, routed)        0.983     1.949    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X8Y54          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]/C
                         clock pessimism              0.102     2.051    
    SLICE_X8Y54          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.107    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       5.000         6.664       1.664      BITSLICE_CONTROL_X0Y0   i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y1   i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       2.250         3.332       1.082      BITSLICE_CONTROL_X0Y21  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.400         1.248       0.152      BITSLICE_CONTROL_X0Y23  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_div_clk
  To Clock:  tx_div_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_div_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG_GT/I          n/a            1.379         8.000       6.621      BUFG_GT_X0Y97    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/I
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y4  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y4  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        2.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/dac_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_2 rise@8.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.299ns (5.972%)  route 4.708ns (94.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 9.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.689ns (routing 1.118ns, distribution 1.571ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.026ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.832     2.229    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.241    -1.012 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.437    -0.575    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.492 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       2.689     2.197    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/dac_clk
    SLICE_X87Y141        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/dac_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.311 r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/dac_enable_reg/Q
                         net (fo=241, routed)         2.900     5.211    i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_enable_3
    SLICE_X84Y164        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     5.396 r  i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0[15]_i_1/O
                         net (fo=32, routed)          1.808     7.204    i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[0]_0
    SLICE_X82Y184        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.655     9.984    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.078     6.906 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.372     7.278    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.353 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       2.430     9.783    i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_clk
    SLICE_X82Y184        FDRE                                         r  i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[11]/C
                         clock pessimism              0.247    10.030    
                         clock uncertainty           -0.053     9.977    
    SLICE_X82Y184        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     9.893    i_system_wrapper/system_i/util_ad9371_tx_upack/inst/g_dmx[0].i_dmx/dac_dmx_data_0_2_0_reg[11]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  2.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.087ns (49.432%)  route 0.089ns (50.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      1.163ns (routing 0.524ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.582ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           0.818     0.936    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.542    -0.606 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.167    -0.439    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.412 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       1.163     0.751    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/dac_clk
    SLICE_X81Y122        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.800 r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg[16]/Q
                         net (fo=1, routed)           0.078     0.878    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg_n_0_[16]
    SLICE_X82Y122        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.038     0.916 r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0[3]_i_1__1/O
                         net (fo=1, routed)           0.011     0.927    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0[3]_i_1__1_n_0
    SLICE_X82Y122        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           0.957     1.122    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.630    -0.508 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.209    -0.299    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.268 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       1.377     1.109    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/dac_clk
    SLICE_X82Y122        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0_reg[3]/C
                         clock pessimism             -0.269     0.840    
    SLICE_X82Y122        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     0.896    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/s2_data_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y17  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y16  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y17  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.037       0.479      GTHE3_CHANNEL_X0Y17  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s_2
  To Clock:  mmcm_fb_clk_s_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         8.000       6.621      BUFGCE_X1Y108  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        2.566ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.493ns  (logic 0.189ns (5.411%)  route 3.304ns (94.589%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y208                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
    SLICE_X43Y208        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=99, routed)          3.274     3.391    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DPRA4
    SLICE_X35Y237        RAMD64E (Prop_C6LUT_SLICEM_RADR4_O)
                                                      0.072     3.463 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.030     3.493    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[48].RAM64X1D_inst48_out
    SLICE_X35Y237        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y237        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[55]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  2.566    





---------------------------------------------------------------------------------------------------
From Clock:  clk625_i_INTERNAL_DIVCLK
  To Clock:  clk312_out

Setup :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk312_out rise@3.200ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 1.009ns (58.527%)  route 0.715ns (41.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.456ns = ( 2.744 - 3.200 ) 
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.290ns (routing 0.895ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.360ns (routing 0.855ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.641    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.893    -3.252 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.403    -2.849    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.766 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6, routed)           2.290    -0.476    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/clk625_out
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.940     0.464 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[0])
                                                      0.916     1.380 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/Q[0]
                         net (fo=2, routed)           0.673     2.053    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/reset_sync6[0]
    SLICE_X49Y98         LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     2.146 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[0]_i_1/O
                         net (fo=1, routed)           0.042     2.188    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[0]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      3.200     3.200 r  
    P26                                               0.000     3.200 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     3.200    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     3.473 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     3.532    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.564 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     4.342    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -4.538    -0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.356     0.160    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.224     0.384 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         2.360     2.744    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
    SLICE_X49Y98         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]/C
                         clock pessimism              0.154     2.898    
                         clock uncertainty           -0.051     2.847    
    SLICE_X49Y98         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     2.908    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[0]
  -------------------------------------------------------------------
                         required time                          2.908    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
                            (rising edge-triggered cell ISERDESE3 clocked by clk625_i_INTERNAL_DIVCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk312_out  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk312_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk312_out rise@0.000ns - clk625_i_INTERNAL_DIVCLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.276ns (62.870%)  route 0.163ns (37.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.055ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.036ns (routing 0.432ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.496ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk625_i_INTERNAL_DIVCLK rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 f  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.338    -1.695 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.166    -1.529    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.502 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=6, routed)           1.036    -0.466    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/clk625_out
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_INTERNAL_DIVCLK)
                                                      0.411    -0.055 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/INTERNAL_DIVCLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y81 ISERDESE3 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_INTERNAL_DIVCLK_Q[1])
                                                      0.205     0.150 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/iserdes_s/Q[1]
                         net (fo=1, routed)           0.147     0.297    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/reset_sync6[1]
    SLICE_X49Y93         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     0.368 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[1]_i_1/O
                         net (fo=1, routed)           0.016     0.384    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta[1]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk312_out rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.122    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -3.001    -1.879 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.210    -1.669    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_i
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121    -1.548 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk312_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=181, routed)         1.373    -0.175    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/CLK
    SLICE_X49Y93         FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[1]/C
                         clock pessimism              0.171    -0.004    
    SLICE_X49Y93         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.052    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/dc_inst/sdataouta_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        6.241ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.675ns  (logic 0.429ns (25.612%)  route 1.246ns (74.388%))
  Logic Levels:           2  (LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y176                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[4]/C
    SLICE_X42Y176        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/eot_mem_reg[4]/Q
                         net (fo=5, routed)           0.362     0.476    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[4]
    SLICE_X44Y175        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     0.661 f  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4/O
                         net (fo=3, routed)           0.380     1.041    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4_n_0
    SLICE_X46Y174        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     1.171 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_1__0/O
                         net (fo=10, routed)          0.504     1.675    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_ready
    SLICE_X47Y171        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X47Y171        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     7.916    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  6.241    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (MaxDelay Path 4.998ns)
  Data Path Delay:        0.670ns  (logic 0.114ns (17.015%)  route 0.556ns (82.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/C
    SLICE_X47Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[5]/Q
                         net (fo=1, routed)           0.556     0.670    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[5]
    SLICE_X48Y143        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.998     4.998    
    SLICE_X48Y143        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.058    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.388    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        5.930ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.130ns  (logic 0.540ns (25.352%)  route 1.590ns (74.648%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y172                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[4]/C
    SLICE_X53Y172        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.114 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/eot_mem_reg[4]/Q
                         net (fo=5, routed)           0.449     0.563    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/eot_mem[4]
    SLICE_X55Y171        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075     0.638 f  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4/O
                         net (fo=3, routed)           0.220     0.858    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/last_burst_length[3]_i_4_n_0
    SLICE_X56Y171        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     1.032 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_3__0/O
                         net (fo=3, routed)           0.298     1.330    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[2]_i_3__0_n_0
    SLICE_X57Y172        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     1.507 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id[0]_i_1__0/O
                         net (fo=2, routed)           0.623     2.130    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_next[0]
    SLICE_X57Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X57Y172        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.060    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  5.930    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        4.492ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (MaxDelay Path 4.998ns)
  Data Path Delay:        0.568ns  (logic 0.117ns (20.599%)  route 0.451ns (79.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.998ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y153                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/C
    SLICE_X52Y153        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg[1]/Q
                         net (fo=1, routed)           0.451     0.568    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage0_reg_n_0_[1]
    SLICE_X52Y150        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.998     4.998    
    SLICE_X52Y150        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.060    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  4.492    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.928ns (45.647%)  route 1.105ns (54.353%))
  Logic Levels:           7  (CARRY8=4 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.694ns = ( 7.026 - 3.332 ) 
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.597ns (routing 0.867ns, distribution 1.730ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.309ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.597     4.383    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/input_rst_mmcm_reg
    SLICE_X20Y120        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.497 f  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/Q
                         net (fo=8, routed)           0.153     4.650    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/c0_ddr4_s_axi_awburst[0]
    SLICE_X21Y120        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.691 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_p_inferred_i_6/O
                         net (fo=66, routed)          0.427     5.118    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_p_inferred_i_6_n_0
    SLICE_X20Y112        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.176     5.294 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_p_reg0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.294    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axi_mc_incr_cmd_byte_addr__0[1]
    SLICE_X20Y112        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.344     5.638 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry/CO[7]
                         net (fo=1, routed)           0.027     5.665    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry_n_0
    SLICE_X20Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.684 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry__0/CO[7]
                         net (fo=1, routed)           0.027     5.711    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry__0_n_0
    SLICE_X20Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     5.730 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry__1/CO[7]
                         net (fo=1, routed)           0.027     5.757    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry__1_n_0
    SLICE_X20Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     5.856 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_p_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.417     6.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/out[29]
    SLICE_X21Y116        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.389 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[29]_i_1/O
                         net (fo=1, routed)           0.027     6.416    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/gen_sync_clock_converter.m_tpayload_r_reg[59][29]
    SLICE_X21Y116        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     5.225    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.300 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.726     7.026    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/input_rst_mmcm_reg
    SLICE_X21Y116        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]/C
                         clock pessimism             -0.283     6.744    
                         clock uncertainty           -0.182     6.562    
    SLICE_X21Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     6.622    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[486]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[421]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.048ns (32.215%)  route 0.101ns (67.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.148ns (routing 0.406ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.142ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.148     2.290    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/input_rst_mmcm_reg
    SLICE_X10Y168        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[486]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y168        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.338 r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[486]/Q
                         net (fo=3, routed)           0.101     2.439    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/c0_ddr4_s_axi_wdata[421]
    SLICE_X10Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[421]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       0.983     1.949    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/input_rst_mmcm_reg
    SLICE_X10Y169        FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[421]/C
                         clock pessimism              0.222     2.170    
                         clock uncertainty            0.182     2.352    
    SLICE_X10Y169        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.408    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_w_channel_0/wdf_data_reg[421]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.031    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.285ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.778ns  (logic 0.117ns (15.039%)  route 0.661ns (84.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/C
    SLICE_X22Y54         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg/Q
                         net (fo=1, routed)           0.661     0.778    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/D[0]
    SLICE_X14Y58         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X14Y58         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.063    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_we_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  2.285    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.389ns  (logic 0.114ns (4.772%)  route 2.275ns (95.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X6Y52          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=39, routed)          2.275     2.389    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/UNCONN_IN[23]
    SLICE_X6Y91          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X6Y91          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     3.061    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  0.672    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[0]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.113ns (4.708%)  route 2.287ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 6.725 - 3.332 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.939ns (routing 0.335ns, distribution 1.604ns)
  Clock Net Delay (Destination): 0.001ns (routing 0.001ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.939     3.691    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X8Y119         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.804 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.287     6.091    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     5.225    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.300 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.571     6.871    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.878 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.196     6.074    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y0
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT5[26])
                                                      0.650     6.724 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.001     6.725    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.191     6.535    
                         clock uncertainty           -0.158     6.377    
    BITSLICE_RX_TX_X0Y5  RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.025     6.352    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.352    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.106ns (27.179%)  route 0.284ns (72.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    3.610ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.642ns (routing 0.309ns, distribution 1.333ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     1.893    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.642     3.610    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X0Y49          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           0.284     4.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y42 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.734     3.486    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.262 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y6
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT3[26])
                                                      0.776     3.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X0Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.285    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y42 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.143     3.428    
                         clock uncertainty            0.158     3.586    
    BITSLICE_RX_TX_X0Y42 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.035     3.621    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.621    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[1]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.118ns (7.117%)  route 1.540ns (92.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.407ns = ( 6.739 - 3.332 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.866ns (routing 0.335ns, distribution 1.531ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.866     3.618    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X0Y72          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.736 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[1]/Q
                         net (fo=6, routed)           1.540     5.276    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.332     3.332 r  
    AK17                                              0.000     3.332 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     5.225    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.300 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.574     6.874    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.881 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y1 (CLOCK_ROOT)    net (fo=6, routed)           0.196     6.077    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662     6.739 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.138     6.601    
                         clock uncertainty           -0.158     6.443    
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     6.011    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.104ns (26.735%)  route 0.285ns (73.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.646ns (routing 0.309ns, distribution 1.337ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     1.893    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.646     3.614    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X0Y99          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104     3.718 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/Q
                         net (fo=1, routed)           0.285     4.003    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[7]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.740     3.492    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.268 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.235     2.503    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT1[26])
                                                      0.798     3.301 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X0Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.313    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.140     3.453    
                         clock uncertainty            0.158     3.611    
    BITSLICE_RX_TX_X0Y85 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.098     3.709    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.709    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk[2]_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.114ns (6.892%)  route 1.540ns (93.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 6.801 - 3.332 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    -0.191ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.872ns (routing 0.335ns, distribution 1.537ns)
  Clock Net Delay (Destination): 0.196ns (routing 0.157ns, distribution 0.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.872     3.624    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X0Y112         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.738 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=8, routed)           1.540     5.278    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.332     3.332 f  
    AK17                                              0.000     3.332 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.332    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     3.716 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     3.767    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.767 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     4.545    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     4.880 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     5.225    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.300 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.616     6.916    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.993     5.923 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
    X0Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.196     6.119    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682     6.801 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.191     6.611    
                         clock uncertainty           -0.158     6.453    
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     6.033    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.278    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.104ns (26.667%)  route 0.286ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    3.640ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.110ns
  Clock Net Delay (Source):      1.672ns (routing 0.309ns, distribution 1.363ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     1.213    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     1.548 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     1.893    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.672     3.640    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/input_rst_mmcm_reg
    SLICE_X0Y151         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     3.744 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.286     4.030    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    AK17                                              0.000     0.000 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=18143, routed)       1.785     3.537    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLLE3_ADV_X0Y5       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -1.224     2.313 f  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.235     2.548    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y20
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.773     3.321 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     3.333    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE                                r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.137     3.470    
                         clock uncertainty            0.158     3.628    
    BITSLICE_RX_TX_X0Y130
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     3.673    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_i
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.005ns  (logic 0.189ns (18.806%)  route 0.816ns (81.194%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y233                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.789     0.904    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X36Y234        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     0.978 r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2/O
                         net (fo=1, routed)           0.027     1.005    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2_n_0
    SLICE_X36Y234        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y234        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     6.059    i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.054    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.621ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.440ns  (logic 0.117ns (26.591%)  route 0.323ns (73.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y172                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X46Y172        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.323     0.440    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X46Y170        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y170        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.061    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  7.621    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        7.672ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.389ns  (logic 0.117ns (30.077%)  route 0.272ns (69.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X57Y170        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=4, routed)           0.272     0.389    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/m_axis_raddr_reg
    SLICE_X57Y172        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X57Y172        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.061    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  7.672    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout0 rise@6.664ns)
  Data Path Delay:        3.503ns  (logic 0.251ns (7.165%)  route 3.252ns (92.835%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.304 - 9.996 ) 
    Source Clock Delay      (SCD):    3.686ns = ( 10.350 - 6.664 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.934ns (routing 0.335ns, distribution 1.599ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.796ns, distribution 1.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      6.664     6.664 r  
    AK17                                              0.000     6.664 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.664    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     7.206 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     7.296    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     7.296 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     8.161    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     7.930 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     8.333    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.416 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       1.934    10.350    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X22Y99         FDSE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y99         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    10.464 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep/Q
                         net (fo=512, routed)         1.831    12.295    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep_n_0
    SLICE_X17Y58         SRLC32E (Prop_H6LUT_SLICEM_A[1]_Q)
                                                      0.137    12.432 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][114]_srl32/Q
                         net (fo=2, routed)           1.421    13.853    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[117]
    SLICE_X17Y40         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    11.209    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.544 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.916    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.991 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.313    14.304    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/input_rst_mmcm_reg
    SLICE_X17Y40         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[117]/C
                         clock pessimism             -0.283    14.022    
                         clock uncertainty           -0.182    13.840    
    SLICE_X17Y40         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    13.899    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[117]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][60]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.219ns (25.674%)  route 0.634ns (74.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.811ns (routing 0.127ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.449ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X0Y1 (CLOCK_ROOT)    net (fo=18143, routed)       0.811     1.952    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/input_rst_mmcm_reg
    SLICE_X18Y70         SRLC32E                                      r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][60]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.204     2.156 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][60]_srl32/Q
                         net (fo=2, routed)           0.622     2.778    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[63]
    SLICE_X17Y48         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     2.793 r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[63]_i_1__2/O
                         net (fo=1, routed)           0.012     2.805    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[63]_i_1__2_n_0
    SLICE_X17Y48         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.349     2.316    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/input_rst_mmcm_reg
    SLICE_X17Y48         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/C
                         clock pessimism              0.222     2.537    
                         clock uncertainty            0.182     2.719    
    SLICE_X17Y48         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.775    i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout3 rise@4.998ns)
  Data Path Delay:        4.185ns  (logic 0.485ns (11.589%)  route 3.700ns (88.411%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 14.387 - 9.996 ) 
    Source Clock Delay      (SCD):    3.979ns = ( 8.977 - 4.998 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.193ns (routing 0.692ns, distribution 1.501ns)
  Clock Net Delay (Destination): 2.396ns (routing 0.796ns, distribution 1.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     5.540 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     5.630    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.630 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     6.495    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     6.264 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.437     6.701    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     6.784 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        2.193     8.977    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X32Y169        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     9.095 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/Q
                         net (fo=145, routed)         2.906    12.001    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/next_mi_size_reg[2]_0[2]
    SLICE_X6Y189         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.190    12.191 f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[39]_i_2/O
                         net (fo=8, routed)           0.767    12.958    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[39]_i_2_n_0
    SLICE_X4Y188         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    13.135 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[38]_i_1/O
                         net (fo=1, routed)           0.027    13.162    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[38]_i_1_n_0
    SLICE_X4Y188         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    11.209    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.544 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.916    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.991 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.396    14.387    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X4Y188         FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[38]/C
                         clock pessimism             -0.283    14.105    
                         clock uncertainty           -0.182    13.923    
    SLICE_X4Y188         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    13.982    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[38]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.180ns (26.125%)  route 0.509ns (73.875%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.942ns (routing 0.312ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.449ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        0.942     2.084    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X32Y172        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.132 f  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/Q
                         net (fo=87, routed)          0.436     2.568    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_awaddr[1]
    SLICE_X21Y177        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.064     2.632 r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[40]_i_6/O
                         net (fo=1, routed)           0.060     2.692    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[40]_i_6_n_0
    SLICE_X21Y177        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.737 r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[40]_i_3/O
                         net (fo=1, routed)           0.000     2.737    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_init_return[40]
    SLICE_X21Y177        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.023     2.760 r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]_i_1/O
                         net (fo=1, routed)           0.013     2.773    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]_i_1_n_0
    SLICE_X21Y177        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.317     2.284    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/CLK
    SLICE_X21Y177        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]/C
                         clock pessimism              0.222     2.505    
                         clock uncertainty            0.182     2.687    
    SLICE_X21Y177        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.743    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.529ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (MaxDelay Path 9.996ns)
  Data Path Delay:        0.527ns  (logic 0.117ns (22.201%)  route 0.410ns (77.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.996ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y210                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/C
    SLICE_X93Y210        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold_reg[0]/Q
                         net (fo=1, routed)           0.410     0.527    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/cdc_hold[0]
    SLICE_X94Y213        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.996     9.996    
    SLICE_X94Y213        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    10.056    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/i_cdc_status/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.529    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.337ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.726ns  (logic 0.118ns (16.253%)  route 0.608ns (83.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/C
    SLICE_X46Y143        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[6]/Q
                         net (fo=1, routed)           0.608     0.726    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[6]
    SLICE_X46Y144        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X46Y144        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.063    i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  7.337    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.644ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.416ns  (logic 0.117ns (8.263%)  route 1.299ns (91.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y151                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/C
    SLICE_X51Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0_reg[3]/Q
                         net (fo=1, routed)           1.299     1.416    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage0[3]
    SLICE_X51Y152        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y152        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     8.060    i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  6.644    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 1.078ns (29.190%)  route 2.615ns (70.810%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 8.927 - 4.998 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.485ns (routing 0.867ns, distribution 1.618ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.636ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.485     4.271    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X25Y142        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.385 f  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[2]/Q
                         net (fo=17, routed)          0.242     4.627    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/storage_data1_reg[3]_0[2]
    SLICE_X25Y142        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204     4.831 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wlast[0]_INST_0_i_3/O
                         net (fo=4, routed)           0.276     5.107    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[3]_0
    SLICE_X24Y144        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.117     5.224 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.374     5.598    i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0_i_1_n_0
    SLICE_X27Y149        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     5.713 r  i_system_wrapper/system_i/axi_mem_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[8]_INST_0/O
                         net (fo=8, routed)           0.395     6.108    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X28Y155        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.148 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=10, routed)          0.161     6.309    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X29Y155        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     6.446 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=11, routed)          0.355     6.801    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X30Y162        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115     6.916 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.158     7.074    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]
    SLICE_X30Y163        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     7.193 f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.240     7.433    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_reg_1
    SLICE_X30Y163        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.117     7.550 r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.414     7.964    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X30Y163        FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     6.211    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.546 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.918    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.993 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.934     8.927    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X30Y163        FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     8.645    
                         clock uncertainty           -0.182     8.463    
    SLICE_X30Y163        FDPE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     8.525    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.525    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             mmcm_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.049ns (16.066%)  route 0.256ns (83.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.110ns (routing 0.406ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.347ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.110     2.252    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/input_rst_mmcm_reg
    SLICE_X46Y103        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.301 r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, routed)           0.256     2.557    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div2
    SLICE_X47Y103        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.086     2.053    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/CLK
    SLICE_X47Y103        FDRE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/C
                         clock pessimism              0.222     2.274    
                         clock uncertainty            0.182     2.456    
    SLICE_X47Y103        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.512    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.485ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.577ns  (logic 0.117ns (20.277%)  route 0.460ns (79.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X15Y56         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.460     0.577    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X15Y56         FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X15Y56         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    12.062    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 11.485    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.173ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.887ns  (logic 0.114ns (12.852%)  route 0.773ns (87.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86                                       0.000     0.000 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, routed)           0.773     0.887    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/io_read_data_reg[31][0]
    SLICE_X1Y67          FDRE                                         r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y67          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                  4.173    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_0_s_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.549ns  (logic 0.303ns (19.561%)  route 1.246ns (80.439%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y212                                     0.000     0.000 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/C
    SLICE_X87Y212        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data_s_reg[2]/Q
                         net (fo=2, routed)           0.483     0.601    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/up_cfg_ilas_data[0][2]_1[25]
    SLICE_X88Y212        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.185     0.786 r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[122]_i_1/O
                         net (fo=4, routed)           0.763     1.549    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data[122]_i_1_n_0
    SLICE_X88Y211        FDSE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X88Y211        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084     7.916    i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_tx/core_ilas_config_data_reg[26]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  6.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_i
  To Clock:  clk125_i

Setup :            0  Failing Endpoints,  Worst Slack        6.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_i rise@8.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.308ns (26.257%)  route 0.865ns (73.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 7.061 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.252ns (routing 0.787ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.723ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.639     0.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.733    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.776 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.641    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.893    -3.252 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.815    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.732 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        2.252    -0.480    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X41Y184        FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y184        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.363 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.343    -0.020    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X43Y188        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     0.171 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.522     0.693    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X43Y189        FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      8.000     8.000 r  
    P26                                               0.000     8.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.273     8.273 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     8.332    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.364 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.142    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.538     4.604 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     4.976    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.051 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        2.010     7.061    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X43Y189        FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.342     7.404    
                         clock uncertainty           -0.062     7.342    
    SLICE_X43Y189        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     7.260    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clk125_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_i rise@0.000ns - clk125_i rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.078ns (21.253%)  route 0.289ns (78.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.487ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      0.973ns (routing 0.365ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.404ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.238 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.338    -1.695 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.528    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.501 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        0.973    -0.528    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X43Y188        FDRE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y188        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.480 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.040    -0.440    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X43Y188        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.030    -0.410 f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.249    -0.161    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/p_3_out
    SLICE_X43Y189        FDPE                                         f  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk125_i rise edge)
                                                      0.000     0.000 r  
    P26                                               0.000     0.000 r  phy_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/I
    HRIODIFFINBUF_X0Y36  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.600     0.600 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.643    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/OUT
    P26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.665 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_ibufg/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.122    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk625_in
    MMCME3_ADV_X1Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.001    -1.879 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.670    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_i
    BUFGCE_X1Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.639 r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/core_clocking_i/clk125_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=4472, routed)        1.152    -0.487    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X43Y189        FDPE                                         r  i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.013    -0.474    
    SLICE_X43Y189        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005    -0.469    i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst/pcs_pma_block_i/bd_55cd_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.375ns (19.737%)  route 1.525ns (80.263%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 37.867 - 33.000 ) 
    Source Clock Delay      (SCD):    5.982ns
    Clock Pessimism Removal (CPR):    0.972ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.335ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.309ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.980     3.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.919     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.426     6.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X33Y79         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     6.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.294     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y78         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.805     7.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X28Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.112    36.112    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.187 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         1.680    37.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.972    38.839    
                         clock uncertainty           -0.035    38.803    
    SLICE_X28Y61         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    38.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 30.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      0.764ns (routing 0.127ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.918ns (routing 0.142ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.040     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.764     2.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X25Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.143     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.771     2.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X0Y0 (CLOCK_ROOT)    net (fo=488, routed)         0.918     3.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X26Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.811     2.909    
    SLICE_X26Y48         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.914    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       15.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.755ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.757ns  (logic 0.155ns (20.476%)  route 0.602ns (79.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 35.977 - 33.333 ) 
    Source Clock Delay      (SCD):    3.166ns = ( 19.833 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.002ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.002ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.885    18.552    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    18.635 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.198    19.833    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X56Y104        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    19.947 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.318    20.265    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
    SLICE_X56Y106        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.041    20.306 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.284    20.590    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X56Y106        FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.491    34.824    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.899 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.078    35.977    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y106        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.485    36.462    
                         clock uncertainty           -0.035    36.426    
    SLICE_X56Y106        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    36.344    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.344    
                         arrival time                         -20.590    
  -------------------------------------------------------------------
                         slack                                 15.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.914ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.346ns  (logic 0.064ns (18.497%)  route 0.282ns (81.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.421ns = ( 18.088 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.505ns (routing 0.002ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.605ns (routing 0.002ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.889    17.556    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    17.583 f  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.505    18.087    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X56Y104        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    18.136 r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.151    18.287    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
    SLICE_X56Y106        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015    18.302 f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.131    18.433    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X56Y106        FDCE                                         f  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.230     1.230    i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31__0
    BUFGCE_X1Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.261 r  i_system_wrapper/system_i/sys_mb_debug/U0/Dbg_Update_31_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.605     1.866    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X56Y106        FDCE                                         r  i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.387     1.479    
                         clock uncertainty            0.035     1.514    
    SLICE_X56Y106        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     1.519    i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                          18.434    
  -------------------------------------------------------------------
                         slack                                 16.914    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s rise@8.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.114ns (5.537%)  route 1.945ns (94.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.344 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.944ns (routing 0.335ns, distribution 1.609ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.309ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           2.194     2.591    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.434     0.157 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.437     0.594    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.677 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        1.944     2.621    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X72Y185        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.735 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=381, routed)         1.945     4.680    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X83Y207        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.983    10.312    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.199     8.113 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.372     8.485    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.560 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        1.784    10.344    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X83Y207        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]/C
                         clock pessimism              0.208    10.552    
                         clock uncertainty           -0.053    10.499    
    SLICE_X83Y207        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    10.417    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[57]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                  5.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.049ns (18.561%)  route 0.215ns (81.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      0.819ns (routing 0.127ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.142ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           0.996     1.114    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.015     0.099 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.167     0.266    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.293 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        0.819     1.112    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X72Y185        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.161 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=381, routed)         0.215     1.376    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_rst
    SLICE_X70Y186        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/rx_out_clk_s
    BUFG_GT_X0Y104       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg/O
                         net (fo=1, routed)           1.153     1.318    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y3      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.152     0.166 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.209     0.375    i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y91         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.406 r  i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y3 (CLOCK_ROOT)    net (fo=3865, routed)        0.965     1.371    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X70Y186        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[2]/C
                         clock pessimism             -0.186     1.185    
    SLICE_X70Y186        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.190    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_1
  To Clock:  mmcm_clk_0_s_1

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_1 rise@8.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.114ns (5.213%)  route 2.073ns (94.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 10.331 - 8.000 ) 
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.172ns, distribution 1.756ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.077ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.466     2.863    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.463    -0.600 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.437    -0.163    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.080 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        2.928     2.848    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X70Y163        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.962 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=203, routed)         2.073     5.035    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_rst
    SLICE_X71Y175        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           2.239    10.568    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.318     7.250 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.372     7.622    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.697 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        2.634    10.331    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X71Y175        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/C
                         clock pessimism              0.394    10.725    
                         clock uncertainty           -0.053    10.671    
    SLICE_X71Y175        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    10.589    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                  5.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_1 rise@0.000ns - mmcm_clk_0_s_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.675%)  route 0.188ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      1.351ns (routing 0.574ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.637ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.179     1.297    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.696    -0.399 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.167    -0.232    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.205 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        1.351     1.146    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X70Y163        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.195 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=203, routed)         0.188     1.383    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_rst
    SLICE_X72Y163        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/rx_out_clk_s
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg/O
                         net (fo=1, routed)           1.358     1.523    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X0Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.769    -0.246 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.209    -0.037    i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X0Y118        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.006 r  i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=3031, routed)        1.572     1.566    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_clk
    SLICE_X72Y163        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.328     1.238    
    SLICE_X72Y163        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.243    i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s_2
  To Clock:  mmcm_clk_0_s_2

Setup :            0  Failing Endpoints,  Worst Slack        3.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[84]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_0_s_2 rise@8.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.114ns (2.621%)  route 4.235ns (97.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 9.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.565ns (routing 1.118ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.397ns (routing 1.026ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.832     2.229    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.241    -1.012 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.437    -0.575    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -0.492 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       2.565     2.073    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X72Y153        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.187 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         4.235     6.422    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X86Y119        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     8.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.046     8.046    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           1.655     9.984    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.078     6.906 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.372     7.278    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.353 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       2.397     9.750    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X86Y119        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[84]/C
                         clock pessimism              0.247     9.997    
                         clock uncertainty           -0.053     9.944    
    SLICE_X86Y119        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     9.862    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[84]
  -------------------------------------------------------------------
                         required time                          9.862    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  3.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s_2 rise@0.000ns - mmcm_clk_0_s_2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.049ns (13.499%)  route 0.314ns (86.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.105ns (routing 0.524ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.582ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           0.818     0.936    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.542    -0.606 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.167    -0.439    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.412 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       1.105     0.693    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X72Y153        FDRE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y153        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.742 f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         0.314     1.056    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_rst
    SLICE_X74Y158        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/tx_out_clk_s
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg/O
                         net (fo=1, routed)           0.957     1.122    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/clk
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -1.630    -0.508 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_mmcme3/CLKOUT0
                         net (fo=1, routed)           0.209    -0.299    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCE_X1Y109        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -0.268 r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=11250, routed)       1.286     1.018    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_clk
    SLICE_X74Y158        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.257     0.761    
    SLICE_X74Y158        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     0.766    i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/up_drp_status_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.996ns  (mmcm_clkout1 rise@9.996ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.197ns (4.668%)  route 4.023ns (95.332%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns = ( 14.535 - 9.996 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.481ns (routing 0.867ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.796ns, distribution 1.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.481     4.267    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.381 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=410, routed)         1.433     5.814    i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.897 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=11157, routed)       2.590     8.487    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/s_axi_aresetn
    SLICE_X51Y252        FDCE                                         f  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/up_drp_status_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      9.996     9.996 r  
    AK17                                              0.000     9.996 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     9.996    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    10.380 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.431    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.431 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    11.209    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    11.544 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    11.916    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.991 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.544    14.535    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/s_axi_aclk
    SLICE_X51Y252        FDCE                                         r  i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/up_drp_status_reg/C
                         clock pessimism             -0.139    14.397    
                         clock uncertainty           -0.062    14.335    
    SLICE_X51Y252        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    14.253    i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/up_drp_status_reg
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Net Delay (Source):      1.297ns (routing 0.406ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.449ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.297     2.439    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X61Y199        FDPE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.487 f  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.177     2.664    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y199        FDPE                                         f  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.512     2.479    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X62Y199        FDPE                                         r  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.043     2.522    
    SLICE_X62Y199        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     2.527    i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.302ns (9.957%)  route 2.731ns (90.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 8.962 - 4.998 ) 
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.481ns (routing 0.867ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.636ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       2.481     4.267    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.381 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=410, routed)         2.445     6.826    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/peripheral_aresetn[0]_bufg_place
    SLICE_X41Y169        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     7.014 f  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2/O
                         net (fo=1, routed)           0.286     7.300    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0
    SLICE_X41Y169        FDCE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     6.211    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.546 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.918    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.993 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.969     8.962    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/out
    SLICE_X41Y169        FDCE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/C
                         clock pessimism             -0.283     8.680    
                         clock uncertainty           -0.182     8.498    
    SLICE_X41Y169        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.416    i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  1.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.130ns (14.960%)  route 0.739ns (85.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.069ns (routing 0.406ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.347ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X1Y2 (CLOCK_ROOT)    net (fo=37348, routed)       1.069     2.211    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X24Y87         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y87         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.260 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=410, routed)         0.502     2.762    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/peripheral_aresetn[0]_bufg_place
    SLICE_X46Y101        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.081     2.843 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.fast_aresetn_r_i_1/O
                         net (fo=3, routed)           0.237     3.080    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.fast_aresetn_r_i_1_n_0
    SLICE_X46Y102        FDCE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.111     2.078    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/CLK
    SLICE_X46Y102        FDCE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/C
                         clock pessimism              0.222     2.299    
                         clock uncertainty            0.182     2.481    
    SLICE_X46Y102        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.486    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.594    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout3
  To Clock:  mmcm_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_dma_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.998ns  (mmcm_clkout3 rise@4.998ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.234ns (10.134%)  route 2.075ns (89.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.962ns = ( 8.960 - 4.998 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.488ns (routing 0.692ns, distribution 1.796ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.636ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        2.488     4.274    i_system_wrapper/system_i/sys_dma_rstgen/U0/slowest_sync_clk
    SLICE_X54Y120        FDRE                                         r  i_system_wrapper/system_i/sys_dma_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.388 r  i_system_wrapper/system_i/sys_dma_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.708     6.096    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0
    SLICE_X40Y172        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     6.216 f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2/O
                         net (fo=1, routed)           0.367     6.583    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_i_2_n_0
    SLICE_X38Y171        FDCE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      4.998     4.998 r  
    AK17                                              0.000     4.998 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.998    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.382 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.433    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.433 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778     6.211    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.335     6.546 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.372     6.918    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.993 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.967     8.960    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/out
    SLICE_X38Y171        FDCE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg/C
                         clock pessimism             -0.084     8.876    
                         clock uncertainty           -0.057     8.820    
    SLICE_X38Y171        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     8.738    i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/gen_clock_conv.gen_sync_conv.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  2.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Destination:            i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout3  {rise@0.000ns fall@2.499ns period=4.998ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout3 rise@0.000ns - mmcm_clkout3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      0.927ns (routing 0.312ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.347ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        0.927     2.069    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y104        FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.118 f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.200     2.318    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X45Y106        FDPE                                         f  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout3 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT3)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout3
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_3/O
    X1Y1 (CLOCK_ROOT)    net (fo=2064, routed)        1.097     2.064    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X45Y106        FDPE                                         r  i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.086     2.150    
    SLICE_X45Y106        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     2.155    i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.289ns (27.213%)  route 0.773ns (72.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 17.027 - 13.328 ) 
    Source Clock Delay      (SCD):    3.716ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.335ns, distribution 1.595ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.309ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.865     1.497    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.231     1.266 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.437     1.703    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.786 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.930     3.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.833 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X22Y45         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.167 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.611     4.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X19Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AK17                                              0.000    13.328 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    13.328    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    13.712 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    13.763    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.763 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.778    14.541    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.335    14.876 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.372    15.248    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    15.323 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         1.704    17.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.119    16.908    
                         clock uncertainty           -0.064    16.844    
    SLICE_X19Y48         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    16.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                          -4.778    
  -------------------------------------------------------------------
                         slack                                 11.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.102ns
  Clock Net Delay (Source):      0.825ns (routing 0.127ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.142ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.405     0.678    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                      0.270     0.948 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.167     1.115    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.142 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.825     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.144     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X23Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.457     0.934    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT5)
                                                     -0.207     0.727 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.209     0.936    i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.967 r  i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X0Y1 (CLOCK_ROOT)    net (fo=436, routed)         0.971     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.102     2.040    
    SLICE_X23Y46         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.115    





