#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ef640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17ef7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x17e7c80 .functor NOT 1, L_0x181fdd0, C4<0>, C4<0>, C4<0>;
L_0x181fb30 .functor XOR 1, L_0x181f9d0, L_0x181fa90, C4<0>, C4<0>;
L_0x181fcc0 .functor XOR 1, L_0x181fb30, L_0x181fbf0, C4<0>, C4<0>;
v0x181ce90_0 .net *"_ivl_10", 0 0, L_0x181fbf0;  1 drivers
v0x181cf90_0 .net *"_ivl_12", 0 0, L_0x181fcc0;  1 drivers
v0x181d070_0 .net *"_ivl_2", 0 0, L_0x181f930;  1 drivers
v0x181d130_0 .net *"_ivl_4", 0 0, L_0x181f9d0;  1 drivers
v0x181d210_0 .net *"_ivl_6", 0 0, L_0x181fa90;  1 drivers
v0x181d340_0 .net *"_ivl_8", 0 0, L_0x181fb30;  1 drivers
v0x181d420_0 .var "clk", 0 0;
v0x181d4c0_0 .net "f_dut", 0 0, L_0x181f620;  1 drivers
v0x181d560_0 .net "f_ref", 0 0, L_0x181e640;  1 drivers
v0x181d600_0 .var/2u "stats1", 159 0;
v0x181d6a0_0 .var/2u "strobe", 0 0;
v0x181d740_0 .net "tb_match", 0 0, L_0x181fdd0;  1 drivers
v0x181d800_0 .net "tb_mismatch", 0 0, L_0x17e7c80;  1 drivers
v0x181d8c0_0 .net "wavedrom_enable", 0 0, v0x181b450_0;  1 drivers
v0x181d960_0 .net "wavedrom_title", 511 0, v0x181b510_0;  1 drivers
v0x181da30_0 .net "x1", 0 0, v0x181b5d0_0;  1 drivers
v0x181dad0_0 .net "x2", 0 0, v0x181b670_0;  1 drivers
v0x181dc80_0 .net "x3", 0 0, v0x181b760_0;  1 drivers
L_0x181f930 .concat [ 1 0 0 0], L_0x181e640;
L_0x181f9d0 .concat [ 1 0 0 0], L_0x181e640;
L_0x181fa90 .concat [ 1 0 0 0], L_0x181f620;
L_0x181fbf0 .concat [ 1 0 0 0], L_0x181e640;
L_0x181fdd0 .cmp/eeq 1, L_0x181f930, L_0x181fcc0;
S_0x17ef960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x17ef7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x17dbe70 .functor NOT 1, v0x181b760_0, C4<0>, C4<0>, C4<0>;
L_0x17f0080 .functor AND 1, L_0x17dbe70, v0x181b670_0, C4<1>, C4<1>;
L_0x17e7cf0 .functor NOT 1, v0x181b5d0_0, C4<0>, C4<0>, C4<0>;
L_0x181df20 .functor AND 1, L_0x17f0080, L_0x17e7cf0, C4<1>, C4<1>;
L_0x181dff0 .functor NOT 1, v0x181b760_0, C4<0>, C4<0>, C4<0>;
L_0x181e060 .functor AND 1, L_0x181dff0, v0x181b670_0, C4<1>, C4<1>;
L_0x181e110 .functor AND 1, L_0x181e060, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181e1d0 .functor OR 1, L_0x181df20, L_0x181e110, C4<0>, C4<0>;
L_0x181e330 .functor NOT 1, v0x181b670_0, C4<0>, C4<0>, C4<0>;
L_0x181e3a0 .functor AND 1, v0x181b760_0, L_0x181e330, C4<1>, C4<1>;
L_0x181e4c0 .functor AND 1, L_0x181e3a0, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181e530 .functor OR 1, L_0x181e1d0, L_0x181e4c0, C4<0>, C4<0>;
L_0x181e6b0 .functor AND 1, v0x181b760_0, v0x181b670_0, C4<1>, C4<1>;
L_0x181e720 .functor AND 1, L_0x181e6b0, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181e640 .functor OR 1, L_0x181e530, L_0x181e720, C4<0>, C4<0>;
v0x17e7ef0_0 .net *"_ivl_0", 0 0, L_0x17dbe70;  1 drivers
v0x17e7f90_0 .net *"_ivl_10", 0 0, L_0x181e060;  1 drivers
v0x17dbee0_0 .net *"_ivl_12", 0 0, L_0x181e110;  1 drivers
v0x1819db0_0 .net *"_ivl_14", 0 0, L_0x181e1d0;  1 drivers
v0x1819e90_0 .net *"_ivl_16", 0 0, L_0x181e330;  1 drivers
v0x1819fc0_0 .net *"_ivl_18", 0 0, L_0x181e3a0;  1 drivers
v0x181a0a0_0 .net *"_ivl_2", 0 0, L_0x17f0080;  1 drivers
v0x181a180_0 .net *"_ivl_20", 0 0, L_0x181e4c0;  1 drivers
v0x181a260_0 .net *"_ivl_22", 0 0, L_0x181e530;  1 drivers
v0x181a3d0_0 .net *"_ivl_24", 0 0, L_0x181e6b0;  1 drivers
v0x181a4b0_0 .net *"_ivl_26", 0 0, L_0x181e720;  1 drivers
v0x181a590_0 .net *"_ivl_4", 0 0, L_0x17e7cf0;  1 drivers
v0x181a670_0 .net *"_ivl_6", 0 0, L_0x181df20;  1 drivers
v0x181a750_0 .net *"_ivl_8", 0 0, L_0x181dff0;  1 drivers
v0x181a830_0 .net "f", 0 0, L_0x181e640;  alias, 1 drivers
v0x181a8f0_0 .net "x1", 0 0, v0x181b5d0_0;  alias, 1 drivers
v0x181a9b0_0 .net "x2", 0 0, v0x181b670_0;  alias, 1 drivers
v0x181aa70_0 .net "x3", 0 0, v0x181b760_0;  alias, 1 drivers
S_0x181abb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x17ef7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x181b390_0 .net "clk", 0 0, v0x181d420_0;  1 drivers
v0x181b450_0 .var "wavedrom_enable", 0 0;
v0x181b510_0 .var "wavedrom_title", 511 0;
v0x181b5d0_0 .var "x1", 0 0;
v0x181b670_0 .var "x2", 0 0;
v0x181b760_0 .var "x3", 0 0;
E_0x17ea520/0 .event negedge, v0x181b390_0;
E_0x17ea520/1 .event posedge, v0x181b390_0;
E_0x17ea520 .event/or E_0x17ea520/0, E_0x17ea520/1;
E_0x17ea2b0 .event negedge, v0x181b390_0;
E_0x17d59f0 .event posedge, v0x181b390_0;
S_0x181ae90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x181abb0;
 .timescale -12 -12;
v0x181b090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x181b190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x181abb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x181b860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x17ef7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x181e950 .functor NOT 1, v0x181b760_0, C4<0>, C4<0>, C4<0>;
L_0x181ead0 .functor AND 1, L_0x181e950, v0x181b670_0, C4<1>, C4<1>;
L_0x181ecc0 .functor NOT 1, v0x181b5d0_0, C4<0>, C4<0>, C4<0>;
L_0x181ee40 .functor AND 1, L_0x181ead0, L_0x181ecc0, C4<1>, C4<1>;
L_0x181ef80 .functor NOT 1, v0x181b760_0, C4<0>, C4<0>, C4<0>;
L_0x181eff0 .functor AND 1, L_0x181ef80, v0x181b670_0, C4<1>, C4<1>;
L_0x181f0f0 .functor AND 1, L_0x181eff0, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181f1b0 .functor OR 1, L_0x181ee40, L_0x181f0f0, C4<0>, C4<0>;
L_0x181f310 .functor NOT 1, v0x181b670_0, C4<0>, C4<0>, C4<0>;
L_0x181f380 .functor AND 1, v0x181b760_0, L_0x181f310, C4<1>, C4<1>;
L_0x181f4a0 .functor AND 1, L_0x181f380, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181f510 .functor OR 1, L_0x181f1b0, L_0x181f4a0, C4<0>, C4<0>;
L_0x181f690 .functor AND 1, v0x181b760_0, v0x181b670_0, C4<1>, C4<1>;
L_0x181f700 .functor AND 1, L_0x181f690, v0x181b5d0_0, C4<1>, C4<1>;
L_0x181f620 .functor OR 1, L_0x181f510, L_0x181f700, C4<0>, C4<0>;
v0x181ba70_0 .net *"_ivl_0", 0 0, L_0x181e950;  1 drivers
v0x181bb50_0 .net *"_ivl_10", 0 0, L_0x181eff0;  1 drivers
v0x181bc30_0 .net *"_ivl_12", 0 0, L_0x181f0f0;  1 drivers
v0x181bd20_0 .net *"_ivl_14", 0 0, L_0x181f1b0;  1 drivers
v0x181be00_0 .net *"_ivl_16", 0 0, L_0x181f310;  1 drivers
v0x181bf30_0 .net *"_ivl_18", 0 0, L_0x181f380;  1 drivers
v0x181c010_0 .net *"_ivl_2", 0 0, L_0x181ead0;  1 drivers
v0x181c0f0_0 .net *"_ivl_20", 0 0, L_0x181f4a0;  1 drivers
v0x181c1d0_0 .net *"_ivl_22", 0 0, L_0x181f510;  1 drivers
v0x181c340_0 .net *"_ivl_24", 0 0, L_0x181f690;  1 drivers
v0x181c420_0 .net *"_ivl_26", 0 0, L_0x181f700;  1 drivers
v0x181c500_0 .net *"_ivl_4", 0 0, L_0x181ecc0;  1 drivers
v0x181c5e0_0 .net *"_ivl_6", 0 0, L_0x181ee40;  1 drivers
v0x181c6c0_0 .net *"_ivl_8", 0 0, L_0x181ef80;  1 drivers
v0x181c7a0_0 .net "f", 0 0, L_0x181f620;  alias, 1 drivers
v0x181c860_0 .net "x1", 0 0, v0x181b5d0_0;  alias, 1 drivers
v0x181c900_0 .net "x2", 0 0, v0x181b670_0;  alias, 1 drivers
v0x181cb00_0 .net "x3", 0 0, v0x181b760_0;  alias, 1 drivers
S_0x181cc70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x17ef7d0;
 .timescale -12 -12;
E_0x17ea770 .event anyedge, v0x181d6a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x181d6a0_0;
    %nor/r;
    %assign/vec4 v0x181d6a0_0, 0;
    %wait E_0x17ea770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181abb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b670_0, 0;
    %assign/vec4 v0x181b760_0, 0;
    %wait E_0x17ea2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d59f0;
    %load/vec4 v0x181b760_0;
    %load/vec4 v0x181b670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x181b5d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x181b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b670_0, 0;
    %assign/vec4 v0x181b760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17ea2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x181b190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ea520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x181b5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x181b670_0, 0;
    %assign/vec4 v0x181b760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17ef7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x181d6a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17ef7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x181d420_0;
    %inv;
    %store/vec4 v0x181d420_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17ef7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181b390_0, v0x181d800_0, v0x181dc80_0, v0x181dad0_0, v0x181da30_0, v0x181d560_0, v0x181d4c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17ef7d0;
T_7 ;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x181d600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17ef7d0;
T_8 ;
    %wait E_0x17ea520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181d600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181d600_0, 4, 32;
    %load/vec4 v0x181d740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181d600_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x181d600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181d600_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x181d560_0;
    %load/vec4 v0x181d560_0;
    %load/vec4 v0x181d4c0_0;
    %xor;
    %load/vec4 v0x181d560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181d600_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x181d600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x181d600_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response18/top_module.sv";
