module MUX(

	input wire[31:0] one,
	input wire[31:0] zero,
	input wire power
	output reg [31:0] out);
	
	always @ (posedge clock) begin
		if(power ==1'b1) begin
		out <= one;
		end else begin 
		out <= zero;
		end 
	end 
endmodule
	
	