vendor_name = ModelSim
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/Synchronizers.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/tristate.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/test_memory.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/SLC3_2.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/slc3.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/memory_contents.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/Mem2IO.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/lab6_toplevel.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/ISDU.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/provided/HexDriver.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/testbench.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/register.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/reg_file.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/pc.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/mdr.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/datapath.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/bus.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/alu.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/addr_alu.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/ben.sv
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/lab6_2.sdc
source_file = 1, C:/Users/chris/Documents/School/ECE385/Lab6/db/lab6_2.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \button_sync[2]|q~feeder , button_sync[2]|q~feeder, lab6_toplevel, 1
instance = comp, \button_sync[2]|q , button_sync[2]|q, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[11]~1 , my_slc|d0|ir_u|data_OUT[11]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[13] , my_slc|d0|ir_u|data_OUT[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~1 , my_slc|state_controller|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~41 , my_slc|state_controller|State~41, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~36 , my_slc|state_controller|State~36, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_1 , my_slc|state_controller|State.S_25_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~34 , my_slc|state_controller|State~34, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~2 , my_slc|state_controller|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~42 , my_slc|state_controller|State~42, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[13]~0 , my_slc|d0|mar_u|data_OUT[13]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~2 , my_slc|d0|main_bus|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|N_next~0 , my_slc|d0|ben|N_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|N , my_slc|d0|ben|N, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~7 , my_slc|state_controller|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~39 , my_slc|state_controller|State~39, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~0 , my_slc|d0|pc_u|Add0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr26 , my_slc|state_controller|WideOr26, lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~47 , my_slc|state_controller|State~47, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~37 , my_slc|state_controller|State~37, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr20~0 , my_slc|state_controller|WideOr20~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~38 , my_slc|state_controller|State~38, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_2 , my_slc|state_controller|State.S_16_2, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~38 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~25 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~26 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[1]~6 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[10] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[10], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr23 , my_slc|state_controller|WideOr23, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[4]~4 , my_slc|d0|addr|ADDR2[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|DR[2]~2 , my_slc|d0|rf|DR[2]~2, lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~21 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~22 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[8] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[8], lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~37 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~11 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~12 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[3] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[3], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~5 , my_slc|state_controller|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~45 , my_slc|state_controller|State~45, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr22~0 , my_slc|state_controller|WideOr22~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|SR1[2]~2 , my_slc|d0|rf|SR1[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][9]~30 , my_slc|d0|rf|REG_ARR[0][9]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][3] , my_slc|d0|rf|REG_ARR[0][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[3]~14 , my_slc|d0|rf|REG_IN[3]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][9]~31 , my_slc|d0|rf|REG_ARR[3][9]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][3] , my_slc|d0|rf|REG_ARR[3][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][3] , my_slc|d0|rf|REG_ARR[2][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[3]~15 , my_slc|d0|rf|REG_IN[3]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][5]~26 , my_slc|d0|rf|REG_ARR[4][5]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][3] , my_slc|d0|rf|REG_ARR[4][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][5]~25 , my_slc|d0|rf|REG_ARR[6][5]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][3] , my_slc|d0|rf|REG_ARR[6][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[3]~12 , my_slc|d0|rf|REG_IN[3]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][14]~27 , my_slc|d0|rf|REG_ARR[7][14]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][3] , my_slc|d0|rf|REG_ARR[7][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][5]~24 , my_slc|d0|rf|REG_ARR[5][5]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][3] , my_slc|d0|rf|REG_ARR[5][3], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[3]~13 , my_slc|d0|rf|REG_IN[3]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~36 , my_slc|d0|rf|REG_ARR~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~37 , my_slc|d0|rf|REG_ARR~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][10]~29 , my_slc|d0|rf|REG_ARR[1][10]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][3] , my_slc|d0|rf|REG_ARR[1][3], lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~17 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~18 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[6] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux9~1 , my_slc|d0|addr|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[5]~10 , my_slc|d0|pc_u|PC_PLUS[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[6]~12 , my_slc|d0|pc_u|PC_PLUS[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~1 , my_slc|d0|pc_u|Add0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~14 , my_slc|d0|pc_u|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~15 , my_slc|d0|pc_u|Add0~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[14]~1 , my_slc|d0|pc_u|pc_reg|data_OUT[14]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[6] , my_slc|d0|pc_u|pc_reg|data_OUT[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][6] , my_slc|d0|rf|REG_ARR[1][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][6] , my_slc|d0|rf|REG_ARR[0][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[6]~26 , my_slc|d0|rf|REG_IN[6]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][6] , my_slc|d0|rf|REG_ARR[3][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][6] , my_slc|d0|rf|REG_ARR[2][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[6]~27 , my_slc|d0|rf|REG_IN[6]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][6] , my_slc|d0|rf|REG_ARR[5][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][6] , my_slc|d0|rf|REG_ARR[7][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][6] , my_slc|d0|rf|REG_ARR[6][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[6]~24 , my_slc|d0|rf|REG_IN[6]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[6]~25 , my_slc|d0|rf|REG_IN[6]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~52 , my_slc|d0|rf|REG_ARR~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~41 , my_slc|d0|rf|REG_ARR~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][6]~feeder , my_slc|d0|rf|REG_ARR[4][6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][6] , my_slc|d0|rf|REG_ARR[4][6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux25~0 , my_slc|d0|rf|Mux25~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux25~1 , my_slc|d0|rf|Mux25~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux25~2 , my_slc|d0|rf|Mux25~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux25~3 , my_slc|d0|rf|Mux25~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux25~4 , my_slc|d0|rf|Mux25~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[6]~40 , my_slc|d0|addr|ADDR1[6]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][5] , my_slc|d0|rf|REG_ARR[7][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][5] , my_slc|d0|rf|REG_ARR[5][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][5] , my_slc|d0|rf|REG_ARR[6][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][5] , my_slc|d0|rf|REG_ARR[4][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[5]~20 , my_slc|d0|rf|REG_IN[5]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[5]~21 , my_slc|d0|rf|REG_IN[5]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][5] , my_slc|d0|rf|REG_ARR[1][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][5] , my_slc|d0|rf|REG_ARR[0][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[5]~22 , my_slc|d0|rf|REG_IN[5]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][5] , my_slc|d0|rf|REG_ARR[2][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[5]~23 , my_slc|d0|rf|REG_IN[5]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~51 , my_slc|d0|rf|REG_ARR~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~40 , my_slc|d0|rf|REG_ARR~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][5] , my_slc|d0|rf|REG_ARR[3][5], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux26~2 , my_slc|d0|rf|Mux26~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux26~3 , my_slc|d0|rf|Mux26~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux26~0 , my_slc|d0|rf|Mux26~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux26~1 , my_slc|d0|rf|Mux26~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux26~4 , my_slc|d0|rf|Mux26~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[5]~39 , my_slc|d0|addr|ADDR1[5]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[5]~5 , my_slc|d0|addr|ADDR2[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[3]~37 , my_slc|d0|addr|ADDR1[3]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][1] , my_slc|d0|rf|REG_ARR[3][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][1] , my_slc|d0|rf|REG_ARR[0][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][1]~feeder , my_slc|d0|rf|REG_ARR[1][1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][1] , my_slc|d0|rf|REG_ARR[1][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[1]~6 , my_slc|d0|rf|REG_IN[1]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][1] , my_slc|d0|rf|REG_ARR[2][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[1]~7 , my_slc|d0|rf|REG_IN[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][1] , my_slc|d0|rf|REG_ARR[6][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][1] , my_slc|d0|rf|REG_ARR[4][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[1]~4 , my_slc|d0|rf|REG_IN[1]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][1] , my_slc|d0|rf|REG_ARR[7][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[1]~5 , my_slc|d0|rf|REG_IN[1]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~32 , my_slc|d0|rf|REG_ARR~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~33 , my_slc|d0|rf|REG_ARR~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][1] , my_slc|d0|rf|REG_ARR[5][1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux30~0 , my_slc|d0|rf|Mux30~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux30~1 , my_slc|d0|rf|Mux30~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux30~2 , my_slc|d0|rf|Mux30~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux30~3 , my_slc|d0|rf|Mux30~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[0]~34 , my_slc|d0|addr|ADDR1[0]~34, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~0 , my_slc|d0|ir_u|data_OUT~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[0]~feeder , my_slc|d0|ir_u|data_OUT[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[0] , my_slc|d0|ir_u|data_OUT[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][0] , my_slc|d0|rf|REG_ARR[4][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~0 , my_slc|d0|alu|B[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][0] , my_slc|d0|rf|REG_ARR[7][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][0]~feeder , my_slc|d0|rf|REG_ARR[5][0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][0] , my_slc|d0|rf|REG_ARR[5][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~1 , my_slc|d0|alu|B[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][0] , my_slc|d0|rf|REG_ARR[3][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][0] , my_slc|d0|rf|REG_ARR[0][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][0] , my_slc|d0|rf|REG_ARR[1][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~2 , my_slc|d0|alu|B[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][0] , my_slc|d0|rf|REG_ARR[2][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~3 , my_slc|d0|alu|B[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~6 , my_slc|d0|alu|B[0]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~1 , my_slc|d0|main_bus|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux31~2 , my_slc|d0|rf|Mux31~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux31~3 , my_slc|d0|rf|Mux31~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux31~4 , my_slc|d0|rf|Mux31~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~4 , my_slc|d0|alu|B[0]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[0]~5 , my_slc|d0|alu|B[0]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~0 , my_slc|d0|alu|Add0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~0 , my_slc|d0|main_bus|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~2 , my_slc|d0|main_bus|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~3 , my_slc|d0|main_bus|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~4 , my_slc|d0|main_bus|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[0]~2 , my_slc|d0|rf|REG_IN[0]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[0]~3 , my_slc|d0|rf|REG_IN[0]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[0]~0 , my_slc|d0|rf|REG_IN[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[0]~1 , my_slc|d0|rf|REG_IN[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~22 , my_slc|d0|rf|REG_ARR~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~23 , my_slc|d0|rf|REG_ARR~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][0] , my_slc|d0|rf|REG_ARR[6][0], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux31~0 , my_slc|d0|rf|Mux31~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux31~1 , my_slc|d0|rf|Mux31~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[0]~32 , my_slc|d0|addr|ADDR1[0]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[0]~0 , my_slc|d0|addr|ADDR2[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[0]~0 , my_slc|d0|addr|ADDR_OUT[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[0]~0 , my_slc|d0|pc_u|PC_PLUS[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~2 , my_slc|d0|pc_u|Add0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~3 , my_slc|d0|pc_u|Add0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[0] , my_slc|d0|pc_u|pc_reg|data_OUT[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[1]~2 , my_slc|d0|pc_u|PC_PLUS[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~4 , my_slc|d0|pc_u|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~5 , my_slc|d0|pc_u|Add0~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[1] , my_slc|d0|pc_u|pc_reg|data_OUT[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[1]~35 , my_slc|d0|addr|ADDR1[1]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[1]~33 , my_slc|d0|addr|ADDR1[1]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[1]~1 , my_slc|d0|addr|ADDR2[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[1]~2 , my_slc|d0|addr|ADDR_OUT[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~9 , my_slc|d0|alu|B[1]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~10 , my_slc|d0|alu|B[1]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~7 , my_slc|d0|alu|B[1]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~8 , my_slc|d0|alu|B[1]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~11 , my_slc|d0|alu|B[1]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~4 , my_slc|d0|main_bus|Mux14~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux30~4 , my_slc|d0|rf|Mux30~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[1]~12 , my_slc|d0|alu|B[1]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~2 , my_slc|d0|alu|Add0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~3 , my_slc|d0|main_bus|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~5 , my_slc|d0|main_bus|Mux14~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~6 , my_slc|d0|main_bus|Mux14~6, lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~7 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~8 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[1] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~7 , my_slc|d0|main_bus|Mux14~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~2 , my_slc|d0|ir_u|data_OUT~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[1] , my_slc|d0|ir_u|data_OUT[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][2] , my_slc|d0|rf|REG_ARR[7][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][2] , my_slc|d0|rf|REG_ARR[4][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][2] , my_slc|d0|rf|REG_ARR[6][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[2]~8 , my_slc|d0|rf|REG_IN[2]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][2] , my_slc|d0|rf|REG_ARR[5][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[2]~9 , my_slc|d0|rf|REG_IN[2]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][2] , my_slc|d0|rf|REG_ARR[3][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][2] , my_slc|d0|rf|REG_ARR[0][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][2] , my_slc|d0|rf|REG_ARR[1][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[2]~10 , my_slc|d0|rf|REG_IN[2]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[2]~11 , my_slc|d0|rf|REG_IN[2]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~34 , my_slc|d0|rf|REG_ARR~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~35 , my_slc|d0|rf|REG_ARR~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][2] , my_slc|d0|rf|REG_ARR[2][2], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[2]~15 , my_slc|d0|alu|B[2]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[2]~16 , my_slc|d0|alu|B[2]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[2]~13 , my_slc|d0|alu|B[2]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[2]~14 , my_slc|d0|alu|B[2]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[2]~17 , my_slc|d0|alu|B[2]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux13~1 , my_slc|d0|main_bus|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux29~2 , my_slc|d0|rf|Mux29~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux29~3 , my_slc|d0|rf|Mux29~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux29~0 , my_slc|d0|rf|Mux29~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux29~1 , my_slc|d0|rf|Mux29~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux29~4 , my_slc|d0|rf|Mux29~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~4 , my_slc|d0|alu|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux13~2 , my_slc|d0|main_bus|Mux13~2, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~9 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~10 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[2] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux13~0 , my_slc|d0|main_bus|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux13~3 , my_slc|d0|main_bus|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~3 , my_slc|d0|ir_u|data_OUT~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[2] , my_slc|d0|ir_u|data_OUT[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[2]~2 , my_slc|d0|addr|ADDR2[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[2]~4 , my_slc|d0|addr|ADDR_OUT[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[2]~4 , my_slc|d0|pc_u|PC_PLUS[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~6 , my_slc|d0|pc_u|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~7 , my_slc|d0|pc_u|Add0~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[2] , my_slc|d0|pc_u|pc_reg|data_OUT[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[2]~36 , my_slc|d0|addr|ADDR1[2]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[3]~6 , my_slc|d0|addr|ADDR_OUT[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[4]~8 , my_slc|d0|addr|ADDR_OUT[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[5]~10 , my_slc|d0|addr|ADDR_OUT[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[6]~12 , my_slc|d0|addr|ADDR_OUT[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~36 , my_slc|d0|alu|B[6]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~37 , my_slc|d0|alu|B[6]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~38 , my_slc|d0|alu|B[6]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~39 , my_slc|d0|alu|B[6]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~40 , my_slc|d0|alu|B[6]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[6]~41 , my_slc|d0|alu|B[6]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~32 , my_slc|d0|alu|B[5]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~33 , my_slc|d0|alu|B[5]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~30 , my_slc|d0|alu|B[5]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~31 , my_slc|d0|alu|B[5]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~34 , my_slc|d0|alu|B[5]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[5]~35 , my_slc|d0|alu|B[5]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][4] , my_slc|d0|rf|REG_ARR[5][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][4] , my_slc|d0|rf|REG_ARR[4][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][4] , my_slc|d0|rf|REG_ARR[6][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~24 , my_slc|d0|alu|B[4]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][4] , my_slc|d0|rf|REG_ARR[7][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~25 , my_slc|d0|alu|B[4]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][4] , my_slc|d0|rf|REG_ARR[0][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][4] , my_slc|d0|rf|REG_ARR[1][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~26 , my_slc|d0|alu|B[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][4] , my_slc|d0|rf|REG_ARR[2][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~27 , my_slc|d0|alu|B[4]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~28 , my_slc|d0|alu|B[4]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[4]~29 , my_slc|d0|alu|B[4]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~18 , my_slc|d0|alu|B[3]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~19 , my_slc|d0|alu|B[3]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~20 , my_slc|d0|alu|B[3]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~21 , my_slc|d0|alu|B[3]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~22 , my_slc|d0|alu|B[3]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[3]~23 , my_slc|d0|alu|B[3]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~6 , my_slc|d0|alu|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~8 , my_slc|d0|alu|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~10 , my_slc|d0|alu|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~12 , my_slc|d0|alu|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux9~0 , my_slc|d0|main_bus|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux9~1 , my_slc|d0|main_bus|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux9~2 , my_slc|d0|main_bus|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux9~3 , my_slc|d0|main_bus|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux9~4 , my_slc|d0|main_bus|Mux9~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~7 , my_slc|d0|ir_u|data_OUT~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[6] , my_slc|d0|ir_u|data_OUT[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|SR1[0]~0 , my_slc|d0|rf|SR1[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux28~2 , my_slc|d0|rf|Mux28~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux28~3 , my_slc|d0|rf|Mux28~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux28~0 , my_slc|d0|rf|Mux28~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux28~1 , my_slc|d0|rf|Mux28~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux28~4 , my_slc|d0|rf|Mux28~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux12~0 , my_slc|d0|main_bus|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux12~1 , my_slc|d0|main_bus|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux12~2 , my_slc|d0|main_bus|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux12~3 , my_slc|d0|main_bus|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux12~4 , my_slc|d0|main_bus|Mux12~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~4 , my_slc|d0|ir_u|data_OUT~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[3]~feeder , my_slc|d0|ir_u|data_OUT[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[3] , my_slc|d0|ir_u|data_OUT[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR2[3]~3 , my_slc|d0|addr|ADDR2[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[3]~6 , my_slc|d0|pc_u|PC_PLUS[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~8 , my_slc|d0|pc_u|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~9 , my_slc|d0|pc_u|Add0~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[3] , my_slc|d0|pc_u|pc_reg|data_OUT[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[4]~8 , my_slc|d0|pc_u|PC_PLUS[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~10 , my_slc|d0|pc_u|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~11 , my_slc|d0|pc_u|Add0~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[4] , my_slc|d0|pc_u|pc_reg|data_OUT[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~12 , my_slc|d0|pc_u|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~13 , my_slc|d0|pc_u|Add0~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[5] , my_slc|d0|pc_u|pc_reg|data_OUT[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux10~0 , my_slc|d0|main_bus|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux10~1 , my_slc|d0|main_bus|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux10~2 , my_slc|d0|main_bus|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux10~3 , my_slc|d0|main_bus|Mux10~3, lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~15 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~16 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[5] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux10~4 , my_slc|d0|main_bus|Mux10~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~6 , my_slc|d0|ir_u|data_OUT~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[5] , my_slc|d0|ir_u|data_OUT[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux9~0 , my_slc|d0|addr|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux7~0 , my_slc|d0|addr|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[7]~14 , my_slc|d0|pc_u|PC_PLUS[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[8]~16 , my_slc|d0|pc_u|PC_PLUS[8]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~18 , my_slc|d0|pc_u|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~19 , my_slc|d0|pc_u|Add0~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[8] , my_slc|d0|pc_u|pc_reg|data_OUT[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][8] , my_slc|d0|rf|REG_ARR[5][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][8]~feeder , my_slc|d0|rf|REG_ARR[6][8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][8] , my_slc|d0|rf|REG_ARR[6][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][8] , my_slc|d0|rf|REG_ARR[4][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[8]~32 , my_slc|d0|rf|REG_IN[8]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][8] , my_slc|d0|rf|REG_ARR[7][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[8]~33 , my_slc|d0|rf|REG_IN[8]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][8] , my_slc|d0|rf|REG_ARR[3][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][8] , my_slc|d0|rf|REG_ARR[2][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][8] , my_slc|d0|rf|REG_ARR[1][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[8]~34 , my_slc|d0|rf|REG_IN[8]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[8]~35 , my_slc|d0|rf|REG_IN[8]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~54 , my_slc|d0|rf|REG_ARR~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~43 , my_slc|d0|rf|REG_ARR~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][8] , my_slc|d0|rf|REG_ARR[0][8], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux23~2 , my_slc|d0|rf|Mux23~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux23~3 , my_slc|d0|rf|Mux23~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux23~0 , my_slc|d0|rf|Mux23~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux23~1 , my_slc|d0|rf|Mux23~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux23~4 , my_slc|d0|rf|Mux23~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[8]~42 , my_slc|d0|addr|ADDR1[8]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux8~0 , my_slc|d0|addr|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[7]~14 , my_slc|d0|addr|ADDR_OUT[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[8]~16 , my_slc|d0|addr|ADDR_OUT[8]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~48 , my_slc|d0|alu|B[8]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~49 , my_slc|d0|alu|B[8]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~50 , my_slc|d0|alu|B[8]~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~51 , my_slc|d0|alu|B[8]~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~52 , my_slc|d0|alu|B[8]~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[8]~53 , my_slc|d0|alu|B[8]~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][7] , my_slc|d0|rf|REG_ARR[6][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][7] , my_slc|d0|rf|REG_ARR[4][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~42 , my_slc|d0|alu|B[7]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][7] , my_slc|d0|rf|REG_ARR[7][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][7] , my_slc|d0|rf|REG_ARR[5][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~43 , my_slc|d0|alu|B[7]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][7] , my_slc|d0|rf|REG_ARR[0][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][7] , my_slc|d0|rf|REG_ARR[1][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~44 , my_slc|d0|alu|B[7]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~45 , my_slc|d0|alu|B[7]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~46 , my_slc|d0|alu|B[7]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[7]~47 , my_slc|d0|alu|B[7]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~14 , my_slc|d0|alu|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~16 , my_slc|d0|alu|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux7~0 , my_slc|d0|main_bus|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux7~1 , my_slc|d0|main_bus|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux7~2 , my_slc|d0|main_bus|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux7~3 , my_slc|d0|main_bus|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux7~4 , my_slc|d0|main_bus|Mux7~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~9 , my_slc|d0|ir_u|data_OUT~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[8] , my_slc|d0|ir_u|data_OUT[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux6~0 , my_slc|d0|addr|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux6~1 , my_slc|d0|addr|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][9] , my_slc|d0|rf|REG_ARR[4][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[9]~36 , my_slc|d0|rf|REG_IN[9]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][9] , my_slc|d0|rf|REG_ARR[7][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][9] , my_slc|d0|rf|REG_ARR[5][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[9]~37 , my_slc|d0|rf|REG_IN[9]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][9] , my_slc|d0|rf|REG_ARR[1][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][9] , my_slc|d0|rf|REG_ARR[0][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[9]~38 , my_slc|d0|rf|REG_IN[9]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][9] , my_slc|d0|rf|REG_ARR[3][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][9] , my_slc|d0|rf|REG_ARR[2][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[9]~39 , my_slc|d0|rf|REG_IN[9]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~55 , my_slc|d0|rf|REG_ARR~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~44 , my_slc|d0|rf|REG_ARR~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][9] , my_slc|d0|rf|REG_ARR[6][9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux22~0 , my_slc|d0|rf|Mux22~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux22~1 , my_slc|d0|rf|Mux22~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux22~2 , my_slc|d0|rf|Mux22~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux22~3 , my_slc|d0|rf|Mux22~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux22~4 , my_slc|d0|rf|Mux22~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[9]~43 , my_slc|d0|addr|ADDR1[9]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[9]~18 , my_slc|d0|addr|ADDR_OUT[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[9]~18 , my_slc|d0|pc_u|PC_PLUS[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~20 , my_slc|d0|pc_u|Add0~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~21 , my_slc|d0|pc_u|Add0~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[9] , my_slc|d0|pc_u|pc_reg|data_OUT[9], lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~23 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~24 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[9] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~56 , my_slc|d0|alu|B[9]~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~57 , my_slc|d0|alu|B[9]~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~54 , my_slc|d0|alu|B[9]~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~55 , my_slc|d0|alu|B[9]~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~58 , my_slc|d0|alu|B[9]~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux6~0 , my_slc|d0|main_bus|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux6~1 , my_slc|d0|main_bus|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[9]~59 , my_slc|d0|alu|B[9]~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~18 , my_slc|d0|alu|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux6~2 , my_slc|d0|main_bus|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux6~3 , my_slc|d0|main_bus|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux6~4 , my_slc|d0|main_bus|Mux6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~10 , my_slc|d0|ir_u|data_OUT~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[9] , my_slc|d0|ir_u|data_OUT[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|DR[0]~0 , my_slc|d0|rf|DR[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[4]~16 , my_slc|d0|rf|REG_IN[4]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[4]~17 , my_slc|d0|rf|REG_IN[4]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[4]~18 , my_slc|d0|rf|REG_IN[4]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[4]~19 , my_slc|d0|rf|REG_IN[4]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~38 , my_slc|d0|rf|REG_ARR~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~39 , my_slc|d0|rf|REG_ARR~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][4] , my_slc|d0|rf|REG_ARR[3][4], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux27~2 , my_slc|d0|rf|Mux27~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux27~3 , my_slc|d0|rf|Mux27~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux27~0 , my_slc|d0|rf|Mux27~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux27~1 , my_slc|d0|rf|Mux27~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux27~4 , my_slc|d0|rf|Mux27~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[4]~38 , my_slc|d0|addr|ADDR1[4]~38, lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~13 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~14 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[4] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux11~1 , my_slc|d0|main_bus|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux11~0 , my_slc|d0|main_bus|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux11~2 , my_slc|d0|main_bus|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux11~3 , my_slc|d0|main_bus|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux11~4 , my_slc|d0|main_bus|Mux11~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~5 , my_slc|d0|ir_u|data_OUT~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[4] , my_slc|d0|ir_u|data_OUT[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][10] , my_slc|d0|rf|REG_ARR[3][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][10]~feeder , my_slc|d0|rf|REG_ARR[1][10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][10] , my_slc|d0|rf|REG_ARR[1][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][10] , my_slc|d0|rf|REG_ARR[0][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[10]~42 , my_slc|d0|rf|REG_IN[10]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[10]~43 , my_slc|d0|rf|REG_IN[10]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][10] , my_slc|d0|rf|REG_ARR[5][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][10] , my_slc|d0|rf|REG_ARR[4][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][10] , my_slc|d0|rf|REG_ARR[6][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[10]~40 , my_slc|d0|rf|REG_IN[10]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][10] , my_slc|d0|rf|REG_ARR[7][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[10]~41 , my_slc|d0|rf|REG_IN[10]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~56 , my_slc|d0|rf|REG_ARR~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~45 , my_slc|d0|rf|REG_ARR~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][10]~feeder , my_slc|d0|rf|REG_ARR[2][10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][10] , my_slc|d0|rf|REG_ARR[2][10], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~62 , my_slc|d0|alu|B[10]~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~63 , my_slc|d0|alu|B[10]~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~60 , my_slc|d0|alu|B[10]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~61 , my_slc|d0|alu|B[10]~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~64 , my_slc|d0|alu|B[10]~64, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[10]~65 , my_slc|d0|alu|B[10]~65, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~20 , my_slc|d0|alu|Add0~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux5~0 , my_slc|d0|main_bus|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux5~1 , my_slc|d0|main_bus|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux5~2 , my_slc|d0|main_bus|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux5~3 , my_slc|d0|main_bus|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux5~4 , my_slc|d0|main_bus|Mux5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~11 , my_slc|d0|ir_u|data_OUT~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[10] , my_slc|d0|ir_u|data_OUT[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|DR[1]~1 , my_slc|d0|rf|DR[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][9]~28 , my_slc|d0|rf|REG_ARR[2][9]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][7] , my_slc|d0|rf|REG_ARR[2][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[7]~30 , my_slc|d0|rf|REG_IN[7]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[7]~31 , my_slc|d0|rf|REG_IN[7]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[7]~28 , my_slc|d0|rf|REG_IN[7]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[7]~29 , my_slc|d0|rf|REG_IN[7]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~53 , my_slc|d0|rf|REG_ARR~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~42 , my_slc|d0|rf|REG_ARR~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][7] , my_slc|d0|rf|REG_ARR[3][7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux24~2 , my_slc|d0|rf|Mux24~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux24~3 , my_slc|d0|rf|Mux24~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux24~0 , my_slc|d0|rf|Mux24~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux24~1 , my_slc|d0|rf|Mux24~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux24~4 , my_slc|d0|rf|Mux24~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[7]~41 , my_slc|d0|addr|ADDR1[7]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~16 , my_slc|d0|pc_u|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~17 , my_slc|d0|pc_u|Add0~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[7] , my_slc|d0|pc_u|pc_reg|data_OUT[7], lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~19 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~20 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[7] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux8~0 , my_slc|d0|main_bus|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux8~1 , my_slc|d0|main_bus|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux8~2 , my_slc|d0|main_bus|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux8~3 , my_slc|d0|main_bus|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux8~4 , my_slc|d0|main_bus|Mux8~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~8 , my_slc|d0|ir_u|data_OUT~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[7]~feeder , my_slc|d0|ir_u|data_OUT[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[7] , my_slc|d0|ir_u|data_OUT[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|SR1[1]~1 , my_slc|d0|rf|SR1[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux21~2 , my_slc|d0|rf|Mux21~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux21~3 , my_slc|d0|rf|Mux21~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux21~0 , my_slc|d0|rf|Mux21~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux21~1 , my_slc|d0|rf|Mux21~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux21~4 , my_slc|d0|rf|Mux21~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[10]~44 , my_slc|d0|addr|ADDR1[10]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux0~0 , my_slc|d0|addr|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|Mux0~1 , my_slc|d0|addr|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[10]~20 , my_slc|d0|addr|ADDR_OUT[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[10]~20 , my_slc|d0|pc_u|PC_PLUS[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~22 , my_slc|d0|pc_u|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~23 , my_slc|d0|pc_u|Add0~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[10] , my_slc|d0|pc_u|pc_reg|data_OUT[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[11]~22 , my_slc|d0|pc_u|PC_PLUS[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~24 , my_slc|d0|pc_u|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~25 , my_slc|d0|pc_u|Add0~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[11] , my_slc|d0|pc_u|pc_reg|data_OUT[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][11] , my_slc|d0|rf|REG_ARR[0][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][11] , my_slc|d0|rf|REG_ARR[1][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[11]~46 , my_slc|d0|rf|REG_IN[11]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][11] , my_slc|d0|rf|REG_ARR[2][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][11]~feeder , my_slc|d0|rf|REG_ARR[3][11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][11] , my_slc|d0|rf|REG_ARR[3][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[11]~47 , my_slc|d0|rf|REG_IN[11]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][11] , my_slc|d0|rf|REG_ARR[6][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][11] , my_slc|d0|rf|REG_ARR[4][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[11]~44 , my_slc|d0|rf|REG_IN[11]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][11] , my_slc|d0|rf|REG_ARR[7][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[11]~45 , my_slc|d0|rf|REG_IN[11]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~57 , my_slc|d0|rf|REG_ARR~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~46 , my_slc|d0|rf|REG_ARR~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][11] , my_slc|d0|rf|REG_ARR[5][11], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux20~0 , my_slc|d0|rf|Mux20~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux20~1 , my_slc|d0|rf|Mux20~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux20~2 , my_slc|d0|rf|Mux20~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux20~3 , my_slc|d0|rf|Mux20~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux20~4 , my_slc|d0|rf|Mux20~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[11]~45 , my_slc|d0|addr|ADDR1[11]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[11]~22 , my_slc|d0|addr|ADDR_OUT[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~66 , my_slc|d0|alu|B[11]~66, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~67 , my_slc|d0|alu|B[11]~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~68 , my_slc|d0|alu|B[11]~68, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~69 , my_slc|d0|alu|B[11]~69, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~70 , my_slc|d0|alu|B[11]~70, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux4~0 , my_slc|d0|main_bus|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux4~1 , my_slc|d0|main_bus|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[11]~71 , my_slc|d0|alu|B[11]~71, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~22 , my_slc|d0|alu|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux4~2 , my_slc|d0|main_bus|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux4~3 , my_slc|d0|main_bus|Mux4~3, lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~27 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~28 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[11] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux4~4 , my_slc|d0|main_bus|Mux4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT~12 , my_slc|d0|ir_u|data_OUT~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[11] , my_slc|d0|ir_u|data_OUT[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Equal0~1 , my_slc|d0|ben|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Equal0~0 , my_slc|d0|ben|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Equal0~2 , my_slc|d0|ben|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Z~0 , my_slc|d0|ben|Z~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Equal0~3 , my_slc|d0|ben|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Z~1 , my_slc|d0|ben|Z~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|P~2 , my_slc|d0|ben|P~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Z , my_slc|d0|ben|Z, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|Add1~0 , my_slc|d0|ben|Add1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|P~0 , my_slc|d0|ben|P~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|P~1 , my_slc|d0|ben|P~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|P , my_slc|d0|ben|P, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|BEN_next~0 , my_slc|d0|ben|BEN_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|BEN_next~1 , my_slc|d0|ben|BEN_next~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|BEN , my_slc|d0|ben|BEN, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~8 , my_slc|state_controller|Decoder0~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~40 , my_slc|state_controller|State~40, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[14]~0 , my_slc|d0|pc_u|pc_reg|data_OUT[14]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][12] , my_slc|d0|rf|REG_ARR[3][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][12] , my_slc|d0|rf|REG_ARR[1][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][12] , my_slc|d0|rf|REG_ARR[0][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[12]~50 , my_slc|d0|rf|REG_IN[12]~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][12] , my_slc|d0|rf|REG_ARR[2][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[12]~51 , my_slc|d0|rf|REG_IN[12]~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][12] , my_slc|d0|rf|REG_ARR[6][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][12]~feeder , my_slc|d0|rf|REG_ARR[4][12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][12] , my_slc|d0|rf|REG_ARR[4][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[12]~48 , my_slc|d0|rf|REG_IN[12]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][12] , my_slc|d0|rf|REG_ARR[5][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[12]~49 , my_slc|d0|rf|REG_IN[12]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~58 , my_slc|d0|rf|REG_ARR~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~47 , my_slc|d0|rf|REG_ARR~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][12] , my_slc|d0|rf|REG_ARR[7][12], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux19~0 , my_slc|d0|rf|Mux19~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux19~1 , my_slc|d0|rf|Mux19~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux19~2 , my_slc|d0|rf|Mux19~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux19~3 , my_slc|d0|rf|Mux19~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux19~4 , my_slc|d0|rf|Mux19~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[12]~46 , my_slc|d0|addr|ADDR1[12]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[12]~24 , my_slc|d0|addr|ADDR_OUT[12]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[12]~24 , my_slc|d0|pc_u|PC_PLUS[12]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~26 , my_slc|d0|pc_u|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~27 , my_slc|d0|pc_u|Add0~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[12] , my_slc|d0|pc_u|pc_reg|data_OUT[12], lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~29 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~30 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[12] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux3~2 , my_slc|d0|main_bus|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~72 , my_slc|d0|alu|B[12]~72, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~73 , my_slc|d0|alu|B[12]~73, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~74 , my_slc|d0|alu|B[12]~74, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~75 , my_slc|d0|alu|B[12]~75, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~76 , my_slc|d0|alu|B[12]~76, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[12]~77 , my_slc|d0|alu|B[12]~77, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux3~0 , my_slc|d0|main_bus|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~24 , my_slc|d0|alu|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux3~1 , my_slc|d0|main_bus|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux3~3 , my_slc|d0|main_bus|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT~2 , my_slc|d0|mar_u|data_OUT~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[12] , my_slc|d0|ir_u|data_OUT[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~3 , my_slc|state_controller|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~43 , my_slc|state_controller|State~43, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr24 , my_slc|state_controller|WideOr24, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][15] , my_slc|d0|rf|REG_ARR[1][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][15] , my_slc|d0|rf|REG_ARR[0][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[15]~62 , my_slc|d0|rf|REG_IN[15]~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][15] , my_slc|d0|rf|REG_ARR[2][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[15]~63 , my_slc|d0|rf|REG_IN[15]~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][15] , my_slc|d0|rf|REG_ARR[5][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][15] , my_slc|d0|rf|REG_ARR[7][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][15] , my_slc|d0|rf|REG_ARR[6][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][15] , my_slc|d0|rf|REG_ARR[4][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[15]~60 , my_slc|d0|rf|REG_IN[15]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[15]~61 , my_slc|d0|rf|REG_IN[15]~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~61 , my_slc|d0|rf|REG_ARR~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~50 , my_slc|d0|rf|REG_ARR~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][15] , my_slc|d0|rf|REG_ARR[3][15], lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~92 , my_slc|d0|alu|B[15]~92, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~93 , my_slc|d0|alu|B[15]~93, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~90 , my_slc|d0|alu|B[15]~90, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~91 , my_slc|d0|alu|B[15]~91, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~94 , my_slc|d0|alu|B[15]~94, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[15]~95 , my_slc|d0|alu|B[15]~95, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux16~0 , my_slc|d0|rf|Mux16~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux16~1 , my_slc|d0|rf|Mux16~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux16~2 , my_slc|d0|rf|Mux16~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux16~3 , my_slc|d0|rf|Mux16~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux16~4 , my_slc|d0|rf|Mux16~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux0~0 , my_slc|d0|main_bus|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][14]~feeder , my_slc|d0|rf|REG_ARR[0][14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][14] , my_slc|d0|rf|REG_ARR[0][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][14] , my_slc|d0|rf|REG_ARR[1][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[14]~58 , my_slc|d0|rf|REG_IN[14]~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][14]~feeder , my_slc|d0|rf|REG_ARR[2][14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][14] , my_slc|d0|rf|REG_ARR[2][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[14]~59 , my_slc|d0|rf|REG_IN[14]~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][14] , my_slc|d0|rf|REG_ARR[7][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][14] , my_slc|d0|rf|REG_ARR[6][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][14] , my_slc|d0|rf|REG_ARR[4][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[14]~56 , my_slc|d0|rf|REG_IN[14]~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][14] , my_slc|d0|rf|REG_ARR[5][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[14]~57 , my_slc|d0|rf|REG_IN[14]~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~60 , my_slc|d0|rf|REG_ARR~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~49 , my_slc|d0|rf|REG_ARR~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][14]~feeder , my_slc|d0|rf|REG_ARR[3][14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][14] , my_slc|d0|rf|REG_ARR[3][14], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux17~2 , my_slc|d0|rf|Mux17~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux17~3 , my_slc|d0|rf|Mux17~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux17~0 , my_slc|d0|rf|Mux17~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux17~1 , my_slc|d0|rf|Mux17~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux17~4 , my_slc|d0|rf|Mux17~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~84 , my_slc|d0|alu|B[14]~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~85 , my_slc|d0|alu|B[14]~85, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~86 , my_slc|d0|alu|B[14]~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~87 , my_slc|d0|alu|B[14]~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~88 , my_slc|d0|alu|B[14]~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[14]~89 , my_slc|d0|alu|B[14]~89, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[2][13] , my_slc|d0|rf|REG_ARR[2][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[1][13] , my_slc|d0|rf|REG_ARR[1][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[0][13] , my_slc|d0|rf|REG_ARR[0][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[13]~54 , my_slc|d0|rf|REG_IN[13]~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[3][13] , my_slc|d0|rf|REG_ARR[3][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[13]~55 , my_slc|d0|rf|REG_IN[13]~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[4][13] , my_slc|d0|rf|REG_ARR[4][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[6][13] , my_slc|d0|rf|REG_ARR[6][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[13]~52 , my_slc|d0|rf|REG_IN[13]~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[7][13] , my_slc|d0|rf|REG_ARR[7][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_IN[13]~53 , my_slc|d0|rf|REG_IN[13]~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~59 , my_slc|d0|rf|REG_ARR~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR~48 , my_slc|d0|rf|REG_ARR~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|REG_ARR[5][13] , my_slc|d0|rf|REG_ARR[5][13], lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux18~0 , my_slc|d0|rf|Mux18~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux18~1 , my_slc|d0|rf|Mux18~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux18~2 , my_slc|d0|rf|Mux18~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux18~3 , my_slc|d0|rf|Mux18~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|rf|Mux18~4 , my_slc|d0|rf|Mux18~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~80 , my_slc|d0|alu|B[13]~80, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~81 , my_slc|d0|alu|B[13]~81, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~78 , my_slc|d0|alu|B[13]~78, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~79 , my_slc|d0|alu|B[13]~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~82 , my_slc|d0|alu|B[13]~82, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|B[13]~83 , my_slc|d0|alu|B[13]~83, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~26 , my_slc|d0|alu|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~28 , my_slc|d0|alu|Add0~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu|Add0~30 , my_slc|d0|alu|Add0~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux0~1 , my_slc|d0|main_bus|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[13]~47 , my_slc|d0|addr|ADDR1[13]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[13]~26 , my_slc|d0|addr|ADDR_OUT[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[13]~26 , my_slc|d0|pc_u|PC_PLUS[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~28 , my_slc|d0|pc_u|Add0~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~29 , my_slc|d0|pc_u|Add0~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[13] , my_slc|d0|pc_u|pc_reg|data_OUT[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[14]~28 , my_slc|d0|pc_u|PC_PLUS[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~30 , my_slc|d0|pc_u|Add0~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[14]~48 , my_slc|d0|addr|ADDR1[14]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[14]~28 , my_slc|d0|addr|ADDR_OUT[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~31 , my_slc|d0|pc_u|Add0~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[14] , my_slc|d0|pc_u|pc_reg|data_OUT[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|PC_PLUS[15]~30 , my_slc|d0|pc_u|PC_PLUS[15]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~32 , my_slc|d0|pc_u|Add0~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR1[15]~49 , my_slc|d0|addr|ADDR1[15]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr|ADDR_OUT[15]~30 , my_slc|d0|addr|ADDR_OUT[15]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|Add0~33 , my_slc|d0|pc_u|Add0~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|pc_u|pc_reg|data_OUT[15] , my_slc|d0|pc_u|pc_reg|data_OUT[15], lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~35 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~36 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[15] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux0~2 , my_slc|d0|main_bus|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux0~3 , my_slc|d0|main_bus|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT~5 , my_slc|d0|mar_u|data_OUT~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[15] , my_slc|d0|ir_u|data_OUT[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~4 , my_slc|state_controller|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~44 , my_slc|state_controller|State~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~0 , my_slc|d0|main_bus|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux14~1 , my_slc|d0|main_bus|Mux14~1, lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~33 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~34 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[14] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux1~2 , my_slc|d0|main_bus|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux1~0 , my_slc|d0|main_bus|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux1~1 , my_slc|d0|main_bus|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux1~3 , my_slc|d0|main_bus|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT~4 , my_slc|d0|mar_u|data_OUT~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|ir_u|data_OUT[14] , my_slc|d0|ir_u|data_OUT[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~0 , my_slc|state_controller|Selector2~0, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \button_sync[0]|q , button_sync[0]|q, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~0 , my_slc|state_controller|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~0 , my_slc|state_controller|Selector0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR1 , my_slc|state_controller|State.PauseIR1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~32 , my_slc|state_controller|State~32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR2 , my_slc|state_controller|State.PauseIR2, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \button_sync[1]|q , button_sync[1]|q, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~53 , my_slc|state_controller|State~53, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~1 , my_slc|state_controller|Selector2~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~2 , my_slc|state_controller|Selector2~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~3 , my_slc|state_controller|Selector2~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~35 , my_slc|state_controller|State~35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~33 , my_slc|state_controller|State~33, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~6 , my_slc|state_controller|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~46 , my_slc|state_controller|State~46, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux15~5 , my_slc|d0|main_bus|Mux15~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux2~0 , my_slc|d0|main_bus|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux2~1 , my_slc|d0|main_bus|Mux2~1, lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~31 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~32 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[13] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux2~2 , my_slc|d0|main_bus|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|main_bus|Mux2~3 , my_slc|d0|main_bus|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT~3 , my_slc|d0|mar_u|data_OUT~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[13]~feeder , my_slc|d0|mar_u|data_OUT[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[13]~1 , my_slc|d0|mar_u|data_OUT[13]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[13] , my_slc|d0|mar_u|data_OUT[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[14]~feeder , my_slc|d0|mar_u|data_OUT[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[14] , my_slc|d0|mar_u|data_OUT[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[15] , my_slc|d0|mar_u|data_OUT[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[12]~feeder , my_slc|d0|mar_u|data_OUT[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[12] , my_slc|d0|mar_u|data_OUT[12], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[9] , my_slc|d0|mar_u|data_OUT[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[10] , my_slc|d0|mar_u|data_OUT[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[11] , my_slc|d0|mar_u|data_OUT[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[8] , my_slc|d0|mar_u|data_OUT[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[5] , my_slc|d0|mar_u|data_OUT[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[7] , my_slc|d0|mar_u|data_OUT[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[4] , my_slc|d0|mar_u|data_OUT[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[6] , my_slc|d0|mar_u|data_OUT[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[3] , my_slc|d0|mar_u|data_OUT[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[1] , my_slc|d0|mar_u|data_OUT[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[2] , my_slc|d0|mar_u|data_OUT[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|mar_u|data_OUT[0] , my_slc|d0|mar_u|data_OUT[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~4 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~5 , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[0] , my_slc|d0|mdr_u|BUS_OUT_OUT|data_OUT[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Mem_WE~0 , my_slc|state_controller|Mem_WE~0, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3]~feeder , my_slc|tr0|Data_write_buffer[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10]~feeder , my_slc|tr0|Data_write_buffer[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12]~feeder , my_slc|tr0|Data_write_buffer[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13]~feeder , my_slc|tr0|Data_write_buffer[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15]~feeder , my_slc|tr0|Data_write_buffer[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|LED[0]~0 , my_slc|LED[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|LED[1]~1 , my_slc|LED[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|LED[2]~2 , my_slc|LED[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|LED[3]~3 , my_slc|LED[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|LED[4]~4 , my_slc|LED[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|LED[5]~5 , my_slc|LED[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|LED[6]~6 , my_slc|LED[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|LED[7]~7 , my_slc|LED[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|LED[8]~8 , my_slc|LED[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|LED[9]~9 , my_slc|LED[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|LED[10]~10 , my_slc|LED[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|LED[11]~11 , my_slc|LED[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8]~18 , my_slc|memory_subsystem|hex_data[8]~18, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~17 , my_slc|memory_subsystem|hex_data~17, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
