Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalproject_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/finalproject_soc/synthesis/submodules/finalproject_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at sramdriver.sv(5): object "Read" differs only in case from object "read" in the same scope File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/sramdriver.sv Line: 5
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(48): extended using "x" or "z" File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/hpi_io_intf.sv Line: 48
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/HexDriver.sv Line: 23
