Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e2f211611595408b9be533639482754c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot part2_b_test_behav xil_defaultlib.part2_b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.notgate
Compiling module xil_defaultlib.andgatethreeinput
Compiling module xil_defaultlib.d38
Compiling module xil_defaultlib.orgate
Compiling module xil_defaultlib.part2_b
Compiling module xil_defaultlib.part2_b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot part2_b_test_behav
