# 1 "arch/arm64/boot/dts/hisilicon/hi3798cv200-poplar.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/hisilicon/hi3798cv200-poplar.dts"







/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm64/boot/dts/hisilicon/hi3798cv200-poplar.dts" 2
# 1 "arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/histb-clock.h" 1
# 9 "arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 12 "arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/ti-syscon.h" 1
# 13 "arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi" 2

/ {
 compatible = "hisilicon,hi3798cv200";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0 0x0>;
   enable-method = "psci";
  };

  cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0 0x1>;
   enable-method = "psci";
  };

  cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0 0x2>;
   enable-method = "psci";
  };

  cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0 0x3>;
   enable-method = "psci";
  };
 };

 gic: interrupt-controller@f1001000 {
  compatible = "arm,gic-400";
  reg = <0x0 0xf1001000 0x0 0x1000>,
        <0x0 0xf1002000 0x0 0x100>;
  #address-cells = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) |
         8)>,
        <1 14 ((((1 << (4)) - 1) << 8) |
         8)>,
        <1 11 ((((1 << (4)) - 1) << 8) |
         8)>,
        <1 10 ((((1 << (4)) - 1) << 8) |
         8)>;
 };

 soc: soc@f0000000 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0xf0000000 0x10000000>;

  crg: clock-reset-controller@8a22000 {
   compatible = "hisilicon,hi3798cv200-crg", "syscon", "simple-mfd";
   reg = <0x8a22000 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <2>;

   gmacphyrst: reset-controller {
    compatible = "ti,syscon-reset";
    #reset-cells = <1>;
    ti,reset-bits = <
     0xcc 12 0xcc 12 0 0 ((0 << 3) | (1 << 4) | (1 << 2))
     0xcc 13 0xcc 13 0 0 ((0 << 3) | (1 << 4) | (1 << 2))
    >;
   };
  };

  sysctrl: system-controller@8000000 {
   compatible = "hisilicon,hi3798cv200-sysctrl", "syscon";
   reg = <0x8000000 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <2>;
  };

  perictrl: peripheral-controller@8a20000 {
   compatible = "hisilicon,hi3798cv200-perictrl", "syscon",
         "simple-mfd";
   reg = <0x8a20000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x8a20000 0x1000>;

   usb2_phy1: usb2_phy@120 {
    compatible = "hisilicon,hi3798cv200-usb2-phy";
    reg = <0x120 0x4>;
    clocks = <&crg 40>;
    resets = <&crg 0xbc 4>;
    #address-cells = <1>;
    #size-cells = <0>;

    usb2_phy1_port0: phy@0 {
     reg = <0>;
     #phy-cells = <0>;
     resets = <&crg 0xbc 8>;
    };

    usb2_phy1_port1: phy@1 {
     reg = <1>;
     #phy-cells = <0>;
     resets = <&crg 0xbc 9>;
    };
   };

   usb2_phy2: usb2_phy@124 {
    compatible = "hisilicon,hi3798cv200-usb2-phy";
    reg = <0x124 0x4>;
    clocks = <&crg 41>;
    resets = <&crg 0xbc 6>;
    #address-cells = <1>;
    #size-cells = <0>;

    usb2_phy2_port0: phy@0 {
     reg = <0>;
     #phy-cells = <0>;
     resets = <&crg 0xbc 10>;
    };
   };

   combphy0: phy@850 {
    compatible = "hisilicon,hi3798cv200-combphy";
    reg = <0x850 0x8>;
    #phy-cells = <1>;
    clocks = <&crg 42>;
    resets = <&crg 0x188 4>;
    assigned-clocks = <&crg 42>;
    assigned-clock-rates = <100000000>;
    hisilicon,fixed-mode = <4>;
   };

   combphy1: phy@858 {
    compatible = "hisilicon,hi3798cv200-combphy";
    reg = <0x858 0x8>;
    #phy-cells = <1>;
    clocks = <&crg 33>;
    resets = <&crg 0x188 12>;
    assigned-clocks = <&crg 33>;
    assigned-clock-rates = <100000000>;
    hisilicon,mode-select-bits = <0x0008 11 (0x3 << 11)>;
   };
  };

  pmx0: pinconf@8a21000 {
   compatible = "pinconf-single";
   reg = <0x8a21000 0x180>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <7>;
   pinctrl-single,gpio-range = <
    &range 0 8 2
    &range 8 1 0
    &range 9 4 2
    &range 13 1 0
    &range 14 1 1
    &range 15 1 0
    &range 16 5 0
    &range 21 3 1
    &range 24 4 1
    &range 28 2 2
    &range 86 1 1
    &range 87 1 0
    &range 30 4 2
    &range 34 3 0
    &range 37 1 2
    &range 38 3 2
    &range 41 5 0
    &range 46 8 1
    &range 54 8 1
    &range 64 7 1
    &range 71 1 0
    &range 72 6 1
    &range 78 1 0
    &range 79 1 1
    &range 80 6 1
    &range 70 2 1
    &range 88 8 0
   >;

   range: gpio-range {
    #pinctrl-single,gpio-range-cells = <3>;
   };
  };

  uart0: serial@8b00000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x8b00000 0x1000>;
   interrupts = <0 49 4>;
   clocks = <&sysctrl 5>, <&sysctrl 5>;
   clock-names = "uartclk", "apb_pclk";
   status = "disabled";
  };

  uart2: serial@8b02000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x8b02000 0x1000>;
   interrupts = <0 51 4>;
   clocks = <&crg 4>, <&crg 4>;
   clock-names = "uartclk", "apb_pclk";
   status = "disabled";
  };

  i2c0: i2c@8b10000 {
   compatible = "hisilicon,hix5hd2-i2c";
   reg = <0x8b10000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 38 4>;
   clock-frequency = <400000>;
   clocks = <&crg 6>;
   status = "disabled";
  };

  i2c1: i2c@8b11000 {
   compatible = "hisilicon,hix5hd2-i2c";
   reg = <0x8b11000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 39 4>;
   clock-frequency = <400000>;
   clocks = <&crg 7>;
   status = "disabled";
  };

  i2c2: i2c@8b12000 {
   compatible = "hisilicon,hix5hd2-i2c";
   reg = <0x8b12000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 40 4>;
   clock-frequency = <400000>;
   clocks = <&crg 8>;
   status = "disabled";
  };

  i2c3: i2c@8b13000 {
   compatible = "hisilicon,hix5hd2-i2c";
   reg = <0x8b13000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 41 4>;
   clock-frequency = <400000>;
   clocks = <&crg 9>;
   status = "disabled";
  };

  i2c4: i2c@8b14000 {
   compatible = "hisilicon,hix5hd2-i2c";
   reg = <0x8b14000 0x1000>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 42 4>;
   clock-frequency = <400000>;
   clocks = <&crg 10>;
   status = "disabled";
  };

  spi0: spi@8b1a000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x8b1a000 0x1000>;
   interrupts = <0 45 4>;
   num-cs = <1>;
   cs-gpios = <&gpio7 1 0>;
   clocks = <&crg 12>, <&crg 12>;
   clock-names = "sspclk", "apb_pclk";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sd0: mmc@9820000 {
   compatible = "snps,dw-mshc";
   reg = <0x9820000 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&crg 22>,
     <&crg 21>;
   clock-names = "biu", "ciu";
   resets = <&crg 0x9c 4>;
   reset-names = "reset";
   status = "disabled";
  };

  emmc: mmc@9830000 {
   compatible = "hisilicon,hi3798cv200-dw-mshc";
   reg = <0x9830000 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&crg 18>,
     <&crg 17>,
     <&crg 20>,
     <&crg 19>;
   clock-names = "ciu", "biu", "ciu-sample", "ciu-drive";
   resets = <&crg 0xa0 4>;
   reset-names = "reset";
   status = "disabled";
  };

  gpio0: gpio@8b20000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b20000 0x1000>;
   interrupts = <0 108 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 0 8>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio1: gpio@8b21000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b21000 0x1000>;
   interrupts = <0 109 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <
    &pmx0 0 8 1
    &pmx0 1 9 4
    &pmx0 5 13 1
    &pmx0 6 14 1
    &pmx0 7 15 1
   >;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio2: gpio@8b22000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b22000 0x1000>;
   interrupts = <0 110 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 16 5 &pmx0 5 21 3>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio3: gpio@8b23000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b23000 0x1000>;
   interrupts = <0 111 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <
    &pmx0 0 24 4
    &pmx0 4 28 2
    &pmx0 6 86 1
    &pmx0 7 87 1
   >;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio4: gpio@8b24000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b24000 0x1000>;
   interrupts = <0 112 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 30 4 &pmx0 4 34 3 &pmx0 7 37 1>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio5: gpio@8004000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8004000 0x1000>;
   interrupts = <0 113 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio6: gpio@8b26000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b26000 0x1000>;
   interrupts = <0 114 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 38 3 &pmx0 0 41 5>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio7: gpio@8b27000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b27000 0x1000>;
   interrupts = <0 115 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 46 8>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio8: gpio@8b28000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b28000 0x1000>;
   interrupts = <0 116 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 54 8>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio9: gpio@8b29000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b29000 0x1000>;
   interrupts = <0 117 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 64 7 &pmx0 71 1>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio10: gpio@8b2a000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b2a000 0x1000>;
   interrupts = <0 118 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 72 6 &pmx0 6 78 1 &pmx0 7 79 1>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio11: gpio@8b2b000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b2b000 0x1000>;
   interrupts = <0 119 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 80 6 &pmx0 6 70 2>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gpio12: gpio@8b2c000 {
   compatible = "arm,pl061", "arm,primecell";
   reg = <0x8b2c000 0x1000>;
   interrupts = <0 120 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&pmx0 0 88 8>;
   clocks = <&crg 1>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  gmac0: ethernet@9840000 {
   compatible = "hisilicon,hi3798cv200-gmac", "hisilicon,hisi-gmac-v2";
   reg = <0x9840000 0x1000>,
         <0x984300c 0x4>;
   interrupts = <0 71 4>;
   clocks = <&crg 29>,
     <&crg 30>;
   clock-names = "mac_core", "mac_ifc";
   resets = <&crg 0xcc 8>,
     <&crg 0xcc 10>,
     <&gmacphyrst 0>;
   reset-names = "mac_core", "mac_ifc", "phy";
   status = "disabled";
  };

  gmac1: ethernet@9841000 {
   compatible = "hisilicon,hi3798cv200-gmac", "hisilicon,hisi-gmac-v2";
   reg = <0x9841000 0x1000>,
         <0x9843010 0x4>;
   interrupts = <0 72 4>;
   clocks = <&crg 31>,
     <&crg 32>;
   clock-names = "mac_core", "mac_ifc";
   resets = <&crg 0xcc 9>,
     <&crg 0xcc 11>,
     <&gmacphyrst 1>;
   reset-names = "mac_core", "mac_ifc", "phy";
   status = "disabled";
  };

  ir: ir@8001000 {
   compatible = "hisilicon,hix5hd2-ir";
   reg = <0x8001000 0x1000>;
   interrupts = <0 47 4>;
   clocks = <&sysctrl 2>;
   status = "disabled";
  };

  pcie: pcie@9860000 {
   compatible = "hisilicon,hi3798cv200-pcie";
   reg = <0x9860000 0x1000>,
         <0x0 0x2000>,
         <0x2000000 0x01000000>;
   reg-names = "control", "rc-dbi", "config";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   ranges = <0x81000000 0x0 0x00000000 0x4f00000 0x0 0x100000>,
     <0x82000000 0x0 0x3000000 0x3000000 0x0 0x01f00000>;
   interrupts = <0 128 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0>;
   interrupt-map = <0 0 0 0 &gic 0 131 4>;
   clocks = <&crg 25>,
     <&crg 26>,
     <&crg 27>,
     <&crg 28>;
   clock-names = "aux", "pipe", "sys", "bus";
   resets = <&crg 0x18c 6>, <&crg 0x18c 5>, <&crg 0x18c 4>;
   reset-names = "soft", "sys", "bus";
   phys = <&combphy1 2>;
   phy-names = "phy";
   status = "disabled";
  };

  ohci: usb@9880000 {
   compatible = "generic-ohci";
   reg = <0x9880000 0x10000>;
   interrupts = <0 67 4>;
   clocks = <&crg 34>,
     <&crg 37>,
     <&crg 38>;
   clock-names = "bus", "clk12", "clk48";
   resets = <&crg 0xb8 12>;
   reset-names = "bus";
   phys = <&usb2_phy1_port0>;
   phy-names = "usb";
   status = "disabled";
  };

  ehci: usb@9890000 {
   compatible = "generic-ehci";
   reg = <0x9890000 0x10000>;
   interrupts = <0 66 4>;
   clocks = <&crg 34>,
     <&crg 35>,
     <&crg 36>;
   clock-names = "bus", "phy", "utmi";
   resets = <&crg 0xb8 12>,
     <&crg 0xb8 16>,
     <&crg 0xb8 13>;
   reset-names = "bus", "phy", "utmi";
   phys = <&usb2_phy1_port0>;
   phy-names = "usb";
   status = "disabled";
  };
 };
};
# 12 "arch/arm64/boot/dts/hisilicon/hi3798cv200-poplar.dts" 2
# 1 "arch/arm64/boot/dts/hisilicon/poplar-pinctrl.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/hisi.h" 1
# 9 "arch/arm64/boot/dts/hisilicon/poplar-pinctrl.dtsi" 2
# 18 "arch/arm64/boot/dts/hisilicon/poplar-pinctrl.dtsi"
&pmx0 {
 emmc_pins_1: emmc-pins-1 {
  pinctrl-single,pins = <
   0x000 2
   0x004 2
   0x008 2
   0x00c 2
   0x010 2
   0x014 2
   0x018 2
   0x01c 2
   0x024 2
  >;
  pinctrl-single,bias-pulldown = <
   (0 << 13) (1 << 13) (0 << 13) (1 << 13)
  >;
  pinctrl-single,bias-pullup = <
   (0 << 12) (1 << 12) (0 << 12) (1 << 12)
  >;
  pinctrl-single,slew-rate = <
   (1 << 8) (1 << 8)
  >;
  pinctrl-single,drive-strength = <
   (0xb << 4) (0xf << 4)
  >;
 };

 emmc_pins_2: emmc-pins-2 {
  pinctrl-single,pins = <
   0x028 2
  >;
  pinctrl-single,bias-pulldown = <
   (0 << 13) (1 << 13) (0 << 13) (1 << 13)
  >;
  pinctrl-single,bias-pullup = <
   (0 << 12) (1 << 12) (0 << 12) (1 << 12)
  >;
  pinctrl-single,slew-rate = <
   (1 << 8) (1 << 8)
  >;
  pinctrl-single,drive-strength = <
   (0x9 << 4) (0xf << 4)
  >;
 };

 emmc_pins_3: emmc-pins-3 {
  pinctrl-single,pins = <
   0x02c 2
  >;
  pinctrl-single,bias-pulldown = <
   (0 << 13) (1 << 13) (0 << 13) (1 << 13)
  >;
  pinctrl-single,bias-pullup = <
   (0 << 12) (1 << 12) (0 << 12) (1 << 12)
  >;
  pinctrl-single,slew-rate = <
   (1 << 8) (1 << 8)
  >;
  pinctrl-single,drive-strength = <
   (3 << 4) (3 << 4)
  >;
 };

 emmc_pins_4: emmc-pins-4 {
  pinctrl-single,pins = <
   0x030 2
  >;
  pinctrl-single,bias-pulldown = <
   (1 << 13) (1 << 13) (0 << 13) (1 << 13)
  >;
  pinctrl-single,bias-pullup = <
   (0 << 12) (1 << 12) (0 << 12) (1 << 12)
  >;
  pinctrl-single,slew-rate = <
   (1 << 8) (1 << 8)
  >;
  pinctrl-single,drive-strength = <
   (3 << 4) (3 << 4)
  >;
 };
};
# 13 "arch/arm64/boot/dts/hisilicon/hi3798cv200-poplar.dts" 2

/ {
 model = "HiSilicon Poplar Development Board";
 compatible = "hisilicon,hi3798cv200-poplar", "hisilicon,hi3798cv200";

 aliases {
  serial0 = &uart0;
  serial2 = &uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0 0x0 0x80000000>;
 };

 leds {
  compatible = "gpio-leds";

  user-led0 {
   label = "green:user1";
   gpios = <&gpio6 3 1>;
   linux,default-trigger = "heartbeat";
   default-state = "off";
  };

  user-led1 {
   label = "green:user2";
   gpios = <&gpio5 1 1>;
   linux,default-trigger = "mmc0";
   default-state = "off";
  };

  user-led2 {
   label = "green:user3";
   gpios = <&gpio5 2 1>;
   linux,default-trigger = "mmc1";
   default-state = "off";
  };

  user-led3 {
   label = "green:user4";
   gpios = <&gpio10 6 1>;
   linux,default-trigger = "none";
   panic-indicator;
   default-state = "off";
  };
 };

 reg_pcie: regulator-pcie {
  compatible = "regulator-fixed";
  regulator-name = "3V3_PCIE0";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio6 7 0>;
  enable-active-high;
 };
};

&ehci {
 status = "okay";
};

&emmc {
 pinctrl-names = "default";
 pinctrl-0 = <&emmc_pins_1 &emmc_pins_2
       &emmc_pins_3 &emmc_pins_4>;
 fifo-depth = <256>;
 clock-frequency = <200000000>;
 cap-mmc-highspeed;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 non-removable;
 bus-width = <8>;
 status = "okay";
};

&gmac1 {
 status = "okay";
 #address-cells = <1>;
 #size-cells = <0>;
 phy-handle = <&eth_phy1>;
 phy-mode = "rgmii";
 hisilicon,phy-reset-delays-us = <10000 10000 30000>;

 eth_phy1: phy@3 {
  reg = <3>;
 };
};

&gpio1 {
 status = "okay";
 gpio-line-names = "GPIO-E", "",
     "", "",
     "", "GPIO-F",
     "", "GPIO-J";
};

&gpio2 {
 status = "okay";
 gpio-line-names = "GPIO-H", "GPIO-I",
     "GPIO-L", "GPIO-G",
     "GPIO-K", "",
     "", "";
};

&gpio3 {
 status = "okay";
 gpio-line-names = "", "",
     "", "",
     "GPIO-C", "",
     "", "GPIO-B";
};

&gpio4 {
 status = "okay";
 gpio-line-names = "", "",
     "", "",
     "", "GPIO-D",
     "", "";
};

&gpio5 {
 status = "okay";
 gpio-line-names = "", "USER-LED-1",
     "USER-LED-2", "",
     "", "GPIO-A",
     "", "";
};

&gpio6 {
 status = "okay";
 gpio-line-names = "", "",
     "", "USER-LED-0",
     "", "",
     "", "";
};

&gpio10 {
 status = "okay";
 gpio-line-names = "", "",
     "", "",
     "", "",
     "USER-LED-3", "";
};

&i2c0 {
 status = "okay";
 label = "LS-I2C0";
};

&i2c2 {
 status = "okay";
 label = "LS-I2C1";
};

&ir {
 linux,rc-map-name = "rc-hisi-poplar";
 status = "okay";
};

&ohci {
 status = "okay";
};

&pcie {
 reset-gpios = <&gpio4 4 0>;
 vpcie-supply = <&reg_pcie>;
 status = "okay";
};

&sd0 {
 bus-width = <4>;
 cap-sd-highspeed;
 status = "okay";
};

&spi0 {
 status = "okay";
 label = "LS-SPI0";
};

&uart0 {
 status = "okay";
};

&uart2 {
 status = "okay";
 label = "LS-UART0";
};
