<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0036330167</prism:url><dc:identifier>SCOPUS_ID:0036330167</dc:identifier><eid>2-s2.0-0036330167</eid><dc:title>Parallel implementation of Viterbi algorithm Vzporedna izvedba viterbijevega algoritma</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Elektrotehniski Vestnik/Electrotechnical Review</prism:publicationName><source-id>16651</source-id><prism:issn>00135852</prism:issn><prism:volume>69</prism:volume><prism:issueIdentifier>2</prism:issueIdentifier><prism:startingPage>90</prism:startingPage><prism:endingPage>94</prism:endingPage><prism:pageRange>90-94</prism:pageRange><prism:coverDate>2002-01-01</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="6508254672"><ce:initials>D.</ce:initials><ce:indexed-name>Suligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šuligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6508254672</author-url></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>Viterbi algorithm is an optimal convolutional decoding algorithm with superpolynomial time complexity. Basic principles of Viterbi algorithm are shown in Figures 1, 2, and 3. In order to improve the algorithm throughput, one has to apply parallelism. This can be done at different levels, e.g., bit, word, or algorithm level. The paper discusses various approaches to the parallelisation of the decoding algorithm, some implemented in VLSI processing elements, and the other implemented by multiprocessor systems with general purpose processors. A Viterbi decoder basically consists of three main functional blocks shown in Figure 4. Branch Metrics block BM calculates in each time step all branch weights. Add-Compare-Select ACS unit calculates sums of weights and selects optimal survivor paths. Survivor Memory SM analyses partial results from BM and ACS and outputs decoded data within a time delay D. Note that data dependent loop is present in the ACS unit that limits the speed of the decoding procedure because actual branch weight has to be added to the accumulated weights of the survivor path at each time step. Performances of the Viterbi decoder can be improved on bit level by breaking the data dependant loop using carry-save addition and pipelining (see Figure 5). Further, several ACS units can be used in parallel on the word level. Finally, more independent decoders may work on different blocks of input data. After decoding procedure the final result can be obtained by the multiplexing of decoded segments. The mentioned principles can be implemented either in VLSI components connected into a ring topology or by several independent general purpose or DSP processors (see Figures 6 and 7). Theoretical speedup attainable by parallel processing is estimated to be S = pN M / E, where pN represents the number of processors, E the length of the decoded block and M ≤ E the length of the uniquely decoded data in a block. Considering the performance of contemporary processing elements, the achievable decoding speed using 16 processors will be in the range of 10 Mbits/sec.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0036330167" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0036330167&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0036330167&amp;origin=inward" rel="scopus-citedby"/></coredata><authors><author seq="1" auid="6508254672"><ce:initials>D.</ce:initials><ce:indexed-name>Suligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šuligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6508254672</author-url></author><author seq="2" auid="7004137414"><ce:initials>R.</ce:initials><ce:indexed-name>Trobec R.</ce:indexed-name><ce:surname>Trobec</ce:surname><ce:given-name>Roman</ce:given-name><preferred-name><ce:initials>R.</ce:initials><ce:indexed-name>Trobec R.</ce:indexed-name><ce:surname>Trobec</ce:surname><ce:given-name>Roman</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004137414</author-url></author><author seq="3" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url></author></authors><language xml:lang="slv"/><authkeywords><author-keyword>Convolutional decoding</author-keyword><author-keyword>Multiprocessor system</author-keyword><author-keyword>Parallel Viterbi algorithm</author-keyword><author-keyword>VLSI</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Add-compare-select unit</mainterm><mainterm weight="a" candidate="n">Branch metrics block</mainterm><mainterm weight="a" candidate="n">Convolutional decoding</mainterm><mainterm weight="a" candidate="n">Data dependent loop</mainterm><mainterm weight="a" candidate="n">Multiprocessor system</mainterm><mainterm weight="a" candidate="n">Survivor memory analyses</mainterm><mainterm weight="a" candidate="n">Viterbi algorithm</mainterm></idxterms><subject-areas><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2017" month="08" day="13" timestamp="2017-08-13T06:40:11.000011-04:00"/><ait:date-sort year="2002" month="01" day="01"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2004 Elsevier Science B.V., Amsterdam. All rights reserved.</copyright><itemidlist><itemid idtype="PUI">34835585</itemid><itemid idtype="CPX">2002337050945</itemid><itemid idtype="SCP">0036330167</itemid><itemid idtype="SGR">0036330167</itemid></itemidlist><history><date-created year="2002" month="08" day="13"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="slv" language="Slovenian"/><abstract-language xml:lang="eng" language="English"/><abstract-language xml:lang="slv" language="Slovenian"/><author-keywords><author-keyword>Convolutional decoding</author-keyword><author-keyword>Multiprocessor system</author-keyword><author-keyword>Parallel Viterbi algorithm</author-keyword><author-keyword>VLSI</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="n" language="English">Parallel implementation of Viterbi algorithm</titletext><titletext xml:lang="slv" original="y" language="Slovenian">Vzporedna izvedba viterbijevega algoritma</titletext></citation-title><author-group><author auid="6508254672" seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Suligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šuligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname><ce:given-name>Domen</ce:given-name></preferred-name></author><author auid="7004137414" seq="2"><ce:initials>R.</ce:initials><ce:indexed-name>Trobec R.</ce:indexed-name><ce:surname>Trobec</ce:surname><ce:given-name>Roman</ce:given-name><preferred-name><ce:initials>R.</ce:initials><ce:indexed-name>Trobec R.</ce:indexed-name><ce:surname>Trobec</ce:surname><ce:given-name>Roman</ce:given-name></preferred-name></author><author auid="55947972500" seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><affiliation country="svn"><address-part>Franca Kramarja 14</address-part><city-group>5290 Šempeter pri Novi Gorici</city-group><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>D.</ce:initials><ce:indexed-name>Suligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname></person><affiliation country="svn"><address-part>Franca Kramarja 14</address-part><city-group>5290 Šempeter pri Novi Gorici</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>Viterbi algorithm is an optimal convolutional decoding algorithm with superpolynomial time complexity. Basic principles of Viterbi algorithm are shown in Figures 1, 2, and 3. In order to improve the algorithm throughput, one has to apply parallelism. This can be done at different levels, e.g., bit, word, or algorithm level. The paper discusses various approaches to the parallelisation of the decoding algorithm, some implemented in VLSI processing elements, and the other implemented by multiprocessor systems with general purpose processors. A Viterbi decoder basically consists of three main functional blocks shown in Figure 4. Branch Metrics block BM calculates in each time step all branch weights. Add-Compare-Select ACS unit calculates sums of weights and selects optimal survivor paths. Survivor Memory SM analyses partial results from BM and ACS and outputs decoded data within a time delay D. Note that data dependent loop is present in the ACS unit that limits the speed of the decoding procedure because actual branch weight has to be added to the accumulated weights of the survivor path at each time step. Performances of the Viterbi decoder can be improved on bit level by breaking the data dependant loop using carry-save addition and pipelining (see Figure 5). Further, several ACS units can be used in parallel on the word level. Finally, more independent decoders may work on different blocks of input data. After decoding procedure the final result can be obtained by the multiplexing of decoded segments. The mentioned principles can be implemented either in VLSI components connected into a ring topology or by several independent general purpose or DSP processors (see Figures 6 and 7). Theoretical speedup attainable by parallel processing is estimated to be S = pN M / E, where pN represents the number of processors, E the length of the decoded block and M ≤ E the length of the uniquely decoded data in a block. Considering the performance of contemporary processing elements, the achievable decoding speed using 16 processors will be in the range of 10 Mbits/sec.</ce:para></abstract></abstracts><source srcid="16651" type="j" country="svn"><sourcetitle>Elektrotehniski Vestnik/Electrotechnical Review</sourcetitle><sourcetitle-abbrev>Elektroteh Vestn Electrotech Rev</sourcetitle-abbrev><issn>00135852</issn><codencode>ELVEA</codencode><volisspag><voliss volume="69" issue="2"/><pagerange first="90" last="94"/></volisspag><publicationyear first="2002"/><publicationdate><year>2002</year><date-text xfab-added="true">2002</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>714.2</classification><classification>722.4</classification><classification>723.1</classification><classification>723.2</classification><classification>921.6</classification></classifications><classifications type="SUBJECT"><classification>Engineering and Technology</classification></classifications><classifications type="ASJC"><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="14"><reference id="39486664"><ref-info><ref-title><ref-titletext>Error bounds for convolutional codes and an asymptotically optimum decoding algorithm</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84935113569</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.J.</ce:initials><ce:indexed-name>Viterbi A.J.</ce:indexed-name><ce:surname>Viterbi</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Inform. Theory</ref-sourcetitle><ref-publicationyear first="1967"/><ref-volisspag><voliss volume="IT-13"/><pagerange first="206" last="269"/></ref-volisspag><ref-text>April</ref-text></ref-info></reference><reference id="39486665"><ref-info><refd-itemidlist><itemid idtype="SGR">0003929032</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Sklar B.</ce:indexed-name><ce:surname>Sklar</ce:surname></author></ref-authors><ref-sourcetitle>Digital Communications, Fundamentals and Applications</ref-sourcetitle><ref-publicationyear first="1988"/><ref-text>Prentice-Hall</ref-text></ref-info></reference><reference id="39486666"><ref-info><ref-title><ref-titletext>The Viterbi algorithm</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0015600423</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Jr.</ce:initials><ce:indexed-name>Forney G.D. Jr.</ce:indexed-name><ce:surname>Forney G.D.</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of the IEEE, March 1973</ref-sourcetitle></ref-info></reference><reference id="39486667"><ref-info><ref-title><ref-titletext>S. Tomažič, Sekvenčno dekodiranje konvolucijskih kod</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009829610</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Bertok J.</ce:indexed-name><ce:surname>Bertok</ce:surname></author></ref-authors><ref-sourcetitle>ELVEA2</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><voliss volume="58"/><pagerange first="5"/></ref-volisspag></ref-info></reference><reference id="39486668"><ref-info><refd-itemidlist><itemid idtype="SGR">0009824910</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Suligoj D.</ce:indexed-name><ce:surname>Šuligoj</ce:surname></author></ref-authors><ref-sourcetitle>Paralelizacije Viterbijevega Algoritma</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Diplomsko delo, FRI</ref-text></ref-info></reference><reference id="39486669"><ref-info><ref-title><ref-titletext>High-speed parallel Viterbi decoding: Algorithm and VLSI-architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026153976</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Fettweis G.</ce:indexed-name><ce:surname>Fettweis</ce:surname></author><author seq="2"><ce:initials>H.</ce:initials><ce:indexed-name>Meyr H.</ce:indexed-name><ce:surname>Meyr</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Communications Magazine</ref-sourcetitle><ref-publicationyear first="1991"/><ref-text>May</ref-text></ref-info></reference><reference id="39486670"><ref-info><ref-title><ref-titletext>Feedforward architectures for parallel Viterbi decoding, parallel processing on VLSI arrays</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009847046</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Fettweis G.</ce:indexed-name><ce:surname>Fettweis</ce:surname></author><author seq="2"><ce:initials>H.</ce:initials><ce:indexed-name>Meyr H.</ce:indexed-name><ce:surname>Meyr</ce:surname></author></ref-authors><ref-publicationyear first="1991"/><ref-text>Kluwer Academic Publishers</ref-text></ref-info></reference><reference id="39486671"><ref-info><refd-itemidlist><itemid idtype="SGR">0003819663</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.T.</ce:initials><ce:indexed-name>Leighton F.T.</ce:indexed-name><ce:surname>Leighton</ce:surname></author></ref-authors><ref-sourcetitle>Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes</ref-sourcetitle><ref-publicationyear first="1992"/><ref-text>Morgan Kaufmann</ref-text></ref-info></reference><reference id="39486672"><ref-info><ref-title><ref-titletext>Algorithm transformations for unlimited parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0025405025</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Thiele L.</ce:indexed-name><ce:surname>Thiele</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Fettweis G.</ce:indexed-name><ce:surname>Fettweis</ce:surname></author></ref-authors><ref-sourcetitle>Elect. and Commun. (AEU)</ref-sourcetitle><ref-publicationyear first="1990"/><ref-volisspag><pagerange first="83" last="91"/></ref-volisspag><ref-text>April</ref-text></ref-info></reference><reference id="39486673"><ref-info><ref-title><ref-titletext>Locally connected VLSI architectures for the Viterbi algorithm</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023995238</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.G.</ce:initials><ce:indexed-name>Gulak P.G.</ce:indexed-name><ce:surname>Gulak</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Kailath T.</ce:indexed-name><ce:surname>Kailath</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Journal on Selected Areas in Communications</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><voliss volume="6" issue="3"/></ref-volisspag><ref-text>April</ref-text></ref-info></reference><reference id="39486674"><ref-info><ref-title><ref-titletext>A multiprocessor architecture for Viterbi decoders with linear speedup</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027665962</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Feygin G.</ce:indexed-name><ce:surname>Feygin</ce:surname></author><author seq="2"><ce:initials>P.G.</ce:initials><ce:indexed-name>Gulak P.G.</ce:indexed-name><ce:surname>Gulak</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Chow P.</ce:indexed-name><ce:surname>Chow</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Signal Processing</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="41" issue="9"/></ref-volisspag><ref-text>September</ref-text></ref-info></reference><reference id="39486675"><ref-info><ref-title><ref-titletext>An F8 microprocessor-based breadboard for the simulation of communication links using rate 1/2 convolutional codes and Viterbi decoding</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0020705009</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Conan J.</ce:indexed-name><ce:surname>Conan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Communications</ref-sourcetitle><ref-publicationyear first="1983"/><ref-volisspag><voliss volume="Com-31" issue="2"/></ref-volisspag><ref-text>February</ref-text></ref-info></reference><reference id="39486676"><ref-info><ref-title><ref-titletext>Realtime implementation of the Viterbi decoding algorithm on a high-performance microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0022492937</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.M.</ce:initials><ce:indexed-name>Said S.M.</ce:indexed-name><ce:surname>Said</ce:surname></author><author seq="2"><ce:initials>K.R.</ce:initials><ce:indexed-name>Dimond K.R.</ce:indexed-name><ce:surname>Dimond</ce:surname></author></ref-authors><ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle><ref-publicationyear first="1986"/><ref-volisspag><voliss volume="10" issue="1"/></ref-volisspag><ref-text>January/February</ref-text></ref-info></reference><reference id="39486677"><ref-info><ref-title><ref-titletext>Parallel Viterbi decoding implementation by multi-microprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0027612161</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Zhato H.</ce:indexed-name><ce:surname>Zhato</ce:surname></author><author seq="2"><ce:initials>X.</ce:initials><ce:indexed-name>Yuan X.</ce:indexed-name><ce:surname>Yuan</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Sato T.</ce:indexed-name><ce:surname>Sato</ce:surname></author><author seq="4"><ce:initials>I.</ce:initials><ce:indexed-name>Kimura I.</ce:indexed-name><ce:surname>Kimura</ce:surname></author></ref-authors><ref-sourcetitle>IEICE Transactions on Communications</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="E76-B" issue="6"/></ref-volisspag><ref-text>June</ref-text></ref-info></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>