{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698793973835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698793973838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:12:53 2023 " "Processing started: Tue Oct 31 17:12:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698793973838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793973838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793973838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698793974860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698793974860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfsm.v 3 3 " "Found 3 design units, including 3 entities, in source file datapathfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapathFSM " "Found entity 1: datapathFSM" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985901 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985901 ""} { "Info" "ISGN_ENTITY_NAME" "3 hexTo7Seg " "Found entity 3: hexTo7Seg" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985938 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985938 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985938 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985938 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698793985960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793985960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_address2 datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"mem_address2\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698793985960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bdata datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"bdata\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698793985960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wren_b datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"wren_b\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698793985960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_b datapathFSM.v(41) " "Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for \"data_b\"" {  } { { "datapathFSM.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapathFSM.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698793985960 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(13) " "Verilog HDL Parameter Declaration warning at controller.v(13): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(14) " "Verilog HDL Parameter Declaration warning at controller.v(14): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(15) " "Verilog HDL Parameter Declaration warning at controller.v(15): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(16) " "Verilog HDL Parameter Declaration warning at controller.v(16): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(19) " "Verilog HDL Parameter Declaration warning at controller.v(19): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(20) " "Verilog HDL Parameter Declaration warning at controller.v(20): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(21) " "Verilog HDL Parameter Declaration warning at controller.v(21): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(22) " "Verilog HDL Parameter Declaration warning at controller.v(22): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(23) " "Verilog HDL Parameter Declaration warning at controller.v(23): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(24) " "Verilog HDL Parameter Declaration warning at controller.v(24): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(25) " "Verilog HDL Parameter Declaration warning at controller.v(25): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(26) " "Verilog HDL Parameter Declaration warning at controller.v(26): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(27) " "Verilog HDL Parameter Declaration warning at controller.v(27): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(28) " "Verilog HDL Parameter Declaration warning at controller.v(28): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(29) " "Verilog HDL Parameter Declaration warning at controller.v(29): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(30) " "Verilog HDL Parameter Declaration warning at controller.v(30): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(31) " "Verilog HDL Parameter Declaration warning at controller.v(31): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(32) " "Verilog HDL Parameter Declaration warning at controller.v(32): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(33) " "Verilog HDL Parameter Declaration warning at controller.v(33): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(35) " "Verilog HDL Parameter Declaration warning at controller.v(35): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller controller.v(36) " "Verilog HDL Parameter Declaration warning at controller.v(36): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698793985962 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk_50MHz Bananachine_tb.v(17) " "Verilog HDL error at Bananachine_tb.v(17): object \"clk_50MHz\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698793985963 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk_50MHz Bananachine_tb.v(18) " "Verilog HDL error at Bananachine_tb.v(18): object \"clk_50MHz\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1698793985963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698793986031 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 17:13:06 2023 " "Processing ended: Tue Oct 31 17:13:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698793986031 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698793986031 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698793986031 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793986031 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698793986592 ""}
