Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar  5 13:42:58 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   10          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: B0/x_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.571        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.571        0.000                      0                   55        0.261        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.896%)  route 3.230ns (82.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.139     9.089    B0/x
    SLICE_X1Y18          FDRE                                         r  B0/aux_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B0/x_reg_0
    SLICE_X1Y18          FDRE                                         r  B0/aux_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B0/aux_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.896%)  route 3.230ns (82.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.139     9.089    B0/x
    SLICE_X1Y18          FDRE                                         r  B0/aux_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509    14.850    B0/x_reg_0
    SLICE_X1Y18          FDRE                                         r  B0/aux_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDRE (Setup_fdre_C_R)       -0.429    14.660    B0/aux_reg[26]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.704ns (18.549%)  route 3.091ns (81.451%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.001     8.951    B0/x
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    B0/aux_reg[21]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.704ns (18.549%)  route 3.091ns (81.451%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.001     8.951    B0/x
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    B0/aux_reg[22]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.704ns (18.549%)  route 3.091ns (81.451%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.001     8.951    B0/x
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    B0/aux_reg[23]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.704ns (18.549%)  route 3.091ns (81.451%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          1.001     8.951    B0/x
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    B0/aux_reg[24]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.704ns (19.303%)  route 2.943ns (80.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          0.852     8.802    B0/x
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    B0/aux_reg[17]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.704ns (19.303%)  route 2.943ns (80.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          0.852     8.802    B0/x
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    B0/aux_reg[18]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.704ns (19.303%)  route 2.943ns (80.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          0.852     8.802    B0/x
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    B0/aux_reg[19]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 B0/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.704ns (19.303%)  route 2.943ns (80.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    B0/x_reg_0
    SLICE_X0Y12          FDRE                                         r  B0/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  B0/aux_reg[0]/Q
                         net (fo=3, routed)           1.426     7.038    B0/aux[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  B0/aux[26]_i_2/O
                         net (fo=2, routed)           0.664     7.826    B0/aux[26]_i_2_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.124     7.950 r  B0/aux[26]_i_1/O
                         net (fo=27, routed)          0.852     8.802    B0/x
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    B0/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B0/aux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B0/x_reg_0
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B0/aux_reg[12]/Q
                         net (fo=2, routed)           0.117     1.732    B0/aux[12]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  B0/aux0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    B0/p_1_in[12]
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B0/x_reg_0
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    B0/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B0/aux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B0/aux_reg[20]/Q
                         net (fo=2, routed)           0.117     1.731    B0/aux[20]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  B0/aux0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.839    B0/p_1_in[20]
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[20]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B0/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B0/aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B0/x_reg_0
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B0/aux_reg[8]/Q
                         net (fo=2, routed)           0.117     1.732    B0/aux[8]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  B0/aux0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.840    B0/p_1_in[8]
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B0/x_reg_0
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    B0/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 B0/aux_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B0/aux_reg[24]/Q
                         net (fo=2, routed)           0.117     1.730    B0/aux[24]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  B0/aux0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.838    B0/p_1_in[24]
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[24]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    B0/aux_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B0/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    B0/x_reg_0
    SLICE_X1Y12          FDRE                                         r  B0/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  B0/aux_reg[4]/Q
                         net (fo=2, routed)           0.120     1.736    B0/aux[4]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  B0/aux0_carry/O[3]
                         net (fo=1, routed)           0.000     1.844    B0/p_1_in[4]
    SLICE_X1Y12          FDRE                                         r  B0/aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    B0/x_reg_0
    SLICE_X1Y12          FDRE                                         r  B0/aux_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    B0/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B0/aux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B0/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B0/aux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B0/aux_reg[16]/Q
                         net (fo=2, routed)           0.120     1.735    B0/aux[16]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  B0/aux0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    B0/p_1_in[16]
    SLICE_X1Y15          FDRE                                         r  B0/aux_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    B0/x_reg_0
    SLICE_X1Y15          FDRE                                         r  B0/aux_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    B0/aux_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B0/aux_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  B0/aux_reg[17]/Q
                         net (fo=2, routed)           0.116     1.730    B0/aux[17]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  B0/aux0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.845    B0/p_1_in[17]
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    B0/x_reg_0
    SLICE_X1Y16          FDRE                                         r  B0/aux_reg[17]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    B0/aux_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B0/aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B0/x_reg_0
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B0/aux_reg[5]/Q
                         net (fo=2, routed)           0.116     1.731    B0/aux[5]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  B0/aux0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.846    B0/p_1_in[5]
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B0/x_reg_0
    SLICE_X1Y13          FDRE                                         r  B0/aux_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    B0/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B0/aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    B0/x_reg_0
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  B0/aux_reg[9]/Q
                         net (fo=2, routed)           0.116     1.731    B0/aux[9]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  B0/aux0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    B0/p_1_in[9]
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    B0/x_reg_0
    SLICE_X1Y14          FDRE                                         r  B0/aux_reg[9]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    B0/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B0/aux_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/aux_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  B0/aux_reg[21]/Q
                         net (fo=2, routed)           0.116     1.729    B0/aux[21]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  B0/aux0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.844    B0/p_1_in[21]
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    B0/x_reg_0
    SLICE_X1Y17          FDRE                                         r  B0/aux_reg[21]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    B0/aux_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLKin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    B0/aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    B0/aux_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    B0/aux_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    B0/aux_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B0/aux_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B0/aux_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B0/aux_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    B0/aux_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    B0/aux_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    B0/aux_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    B0/aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B0/aux_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B0/aux_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    B0/aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    B0/aux_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    B0/aux_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B0/aux_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    B0/aux_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Wout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.735ns  (logic 4.163ns (38.784%)  route 6.571ns (61.216%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[9]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B1/FSM_onehot_actual_reg[9]/Q
                         net (fo=4, routed)           0.960     1.478    B1/FSM_onehot_actual_reg_n_0_[9]
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.602 r  B1/Wout_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.611     7.213    Wout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.735 r  Wout_OBUF_inst/O
                         net (fo=0)                   0.000    10.735    Wout
    L1                                                                r  Wout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Rout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 4.147ns (58.944%)  route 2.888ns (41.056%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[9]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  B1/FSM_onehot_actual_reg[9]/Q
                         net (fo=4, routed)           0.817     1.335    B1/FSM_onehot_actual_reg_n_0_[9]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.459 r  B1/Rout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.071     3.530    Rout_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.035 r  Rout_OBUF_inst/O
                         net (fo=0)                   0.000     7.035    Rout
    U16                                                               r  Rout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.419ns  (logic 1.935ns (43.794%)  route 2.484ns (56.206%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.497     4.419    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X2Y15          FDPE                                         r  B1/FSM_onehot_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.419ns  (logic 1.935ns (43.794%)  route 2.484ns (56.206%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.497     4.419    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  B1/FSM_onehot_actual_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.935ns (44.342%)  route 2.429ns (55.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.442     4.364    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.935ns (44.342%)  route 2.429ns (55.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.442     4.364    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.935ns (44.342%)  route 2.429ns (55.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.442     4.364    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.325ns  (logic 1.935ns (44.741%)  route 2.390ns (55.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.403     4.325    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.325ns  (logic 1.935ns (44.741%)  route 2.390ns (55.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.403     4.325    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            B1/FSM_onehot_actual_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.325ns  (logic 1.935ns (44.741%)  route 2.390ns (55.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Z_IBUF_inst/O
                         net (fo=11, routed)          1.555     3.006    B1/Z_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.153     3.159 r  B1/FSM_onehot_actual[9]_i_4/O
                         net (fo=1, routed)           0.432     3.591    B1/FSM_onehot_actual[9]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.331     3.922 r  B1/FSM_onehot_actual[9]_i_1/O
                         net (fo=10, routed)          0.403     4.325    B1/FSM_onehot_actual[9]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[5]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[5]/Q
                         net (fo=3, routed)           0.072     0.236    B1/FSM_onehot_actual_reg_n_0_[5]
    SLICE_X3Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  B1/FSM_onehot_actual[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    B1/FSM_onehot_actual[6]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[7]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/FSM_onehot_actual_reg[7]/Q
                         net (fo=3, routed)           0.125     0.266    B1/FSM_onehot_actual_reg_n_0_[7]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.311 r  B1/FSM_onehot_actual[7]_i_1/O
                         net (fo=1, routed)           0.000     0.311    B1/FSM_onehot_actual[7]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[8]/C
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/FSM_onehot_actual_reg[8]/Q
                         net (fo=5, routed)           0.134     0.275    B1/FSM_onehot_actual_reg_n_0_[8]
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  B1/FSM_onehot_actual[8]_i_1/O
                         net (fo=1, routed)           0.000     0.320    B1/FSM_onehot_actual[8]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[9]/C
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[9]/Q
                         net (fo=4, routed)           0.175     0.339    B1/FSM_onehot_actual_reg_n_0_[9]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.045     0.384 r  B1/FSM_onehot_actual[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    B1/FSM_onehot_actual[0]_i_1_n_0
    SLICE_X2Y15          FDPE                                         r  B1/FSM_onehot_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            B1/FSM_onehot_actual_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.082%)  route 0.177ns (45.918%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDPE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[0]/C
    SLICE_X2Y15          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[0]/Q
                         net (fo=4, routed)           0.177     0.341    B1/FSM_onehot_actual_reg_n_0_[0]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.386 r  B1/FSM_onehot_actual[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    B1/FSM_onehot_actual[5]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[3]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[3]/Q
                         net (fo=4, routed)           0.186     0.350    B1/FSM_onehot_actual_reg_n_0_[3]
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.045     0.395 r  B1/FSM_onehot_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     0.395    B1/FSM_onehot_actual[3]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  B1/FSM_onehot_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[3]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[3]/Q
                         net (fo=4, routed)           0.186     0.350    B1/FSM_onehot_actual_reg_n_0_[3]
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.395 r  B1/FSM_onehot_actual[4]_i_1/O
                         net (fo=1, routed)           0.000     0.395    B1/FSM_onehot_actual[4]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  B1/FSM_onehot_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.439%)  route 0.197ns (48.561%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[2]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[2]/Q
                         net (fo=4, routed)           0.197     0.361    B1/FSM_onehot_actual_reg_n_0_[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.045     0.406 r  B1/FSM_onehot_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    B1/FSM_onehot_actual[2]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.209ns (48.307%)  route 0.224ns (51.693%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[4]/C
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[4]/Q
                         net (fo=4, routed)           0.224     0.388    B1/FSM_onehot_actual_reg_n_0_[4]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.045     0.433 r  B1/FSM_onehot_actual[9]_i_2/O
                         net (fo=1, routed)           0.000     0.433    B1/FSM_onehot_actual[9]_i_2_n_0
    SLICE_X2Y15          FDCE                                         r  B1/FSM_onehot_actual_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/FSM_onehot_actual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.209ns (45.120%)  route 0.254ns (54.880%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE                         0.000     0.000 r  B1/FSM_onehot_actual_reg[1]/C
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  B1/FSM_onehot_actual_reg[1]/Q
                         net (fo=4, routed)           0.254     0.418    B1/FSM_onehot_actual_reg_n_0_[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.045     0.463 r  B1/FSM_onehot_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     0.463    B1/FSM_onehot_actual[1]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  B1/FSM_onehot_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------





