$comment
	File created using the following command:
		vcd file CombDigitalDevices.msim.vcd -direction
$end
$date
	Tue Apr 09 18:17:42 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Main_vlg_vec_tst $end
$var reg 1 ! DMX_inData $end
$var reg 8 " MUX_inData [7:0] $end
$var reg 3 # addr [2:0] $end
$var wire 1 $ DMX_outData [7] $end
$var wire 1 % DMX_outData [6] $end
$var wire 1 & DMX_outData [5] $end
$var wire 1 ' DMX_outData [4] $end
$var wire 1 ( DMX_outData [3] $end
$var wire 1 ) DMX_outData [2] $end
$var wire 1 * DMX_outData [1] $end
$var wire 1 + DMX_outData [0] $end
$var wire 1 , MUX_outData $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 5 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 6 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 7 MUX_outData~output_o $end
$var wire 1 8 DMX_outData[0]~output_o $end
$var wire 1 9 DMX_outData[1]~output_o $end
$var wire 1 : DMX_outData[2]~output_o $end
$var wire 1 ; DMX_outData[3]~output_o $end
$var wire 1 < DMX_outData[4]~output_o $end
$var wire 1 = DMX_outData[5]~output_o $end
$var wire 1 > DMX_outData[6]~output_o $end
$var wire 1 ? DMX_outData[7]~output_o $end
$var wire 1 @ MUX_inData[2]~input_o $end
$var wire 1 A MUX_inData[0]~input_o $end
$var wire 1 B MUX_inData[1]~input_o $end
$var wire 1 C addr[1]~input_o $end
$var wire 1 D addr[0]~input_o $end
$var wire 1 E mux|Mux0~2_combout $end
$var wire 1 F MUX_inData[3]~input_o $end
$var wire 1 G mux|Mux0~3_combout $end
$var wire 1 H addr[2]~input_o $end
$var wire 1 I MUX_inData[4]~input_o $end
$var wire 1 J MUX_inData[6]~input_o $end
$var wire 1 K mux|Mux0~0_combout $end
$var wire 1 L MUX_inData[7]~input_o $end
$var wire 1 M MUX_inData[5]~input_o $end
$var wire 1 N mux|Mux0~1_combout $end
$var wire 1 O mux|Mux0~4_combout $end
$var wire 1 P DMX_inData~input_o $end
$var wire 1 Q dmx|outData[0]~0_combout $end
$var wire 1 R dmx|outData[1]~1_combout $end
$var wire 1 S dmx|outData[2]~2_combout $end
$var wire 1 T dmx|outData[3]~3_combout $end
$var wire 1 U dmx|outData[4]~4_combout $end
$var wire 1 V dmx|outData[5]~5_combout $end
$var wire 1 W dmx|outData[6]~6_combout $end
$var wire 1 X dmx|outData[7]~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b11010 "
b11 #
0+
0*
0)
1(
0'
0&
0%
0$
1,
0-
1.
x/
10
11
12
03
z4
z5
z6
17
08
09
0:
1;
0<
0=
0>
0?
0@
0A
1B
1C
1D
1E
1F
1G
0H
1I
0J
1K
0L
0M
0N
1O
1P
0Q
0R
0S
1T
0U
0V
0W
0X
$end
#80000
b1 #
b0 #
0C
0D
0E
1N
0T
1Q
18
0;
0G
0(
1+
0O
07
0,
#135000
b10011010 "
b10010010 "
b10010110 "
b10010100 "
b10010101 "
1L
0F
1@
0B
1A
1E
1G
1O
17
1,
#200000
0!
0P
0Q
08
0+
#240000
b100 #
b101 #
1H
1D
0K
0E
0N
0G
0O
07
0,
#270000
b11010101 "
b11000101 "
b1000101 "
b1000001 "
b1000011 "
0L
1J
0I
0@
1B
1E
1G
#320000
b1 #
b0 #
0H
0D
1O
17
1,
#400000
1!
b100 #
b101 #
1H
1D
1P
1V
0O
07
1=
1&
0,
#540000
b1100011 "
1M
1N
1O
17
1,
#560000
b100 #
0D
0N
0V
1U
1<
0=
0&
1'
0O
07
0,
#675000
b1000011 "
0M
#720000
b101 #
1D
1V
0U
0<
1=
1&
0'
#800000
b100 #
0D
0V
1U
1<
0=
0&
1'
#810000
b1000010 "
b11000010 "
b11000110 "
b11000100 "
b11100100 "
1L
1M
1@
0B
0A
0E
0G
#880000
b0 #
b1 #
0H
1D
1N
0U
1R
19
0<
0'
1*
#945000
b11101100 "
b11111100 "
b11111101 "
b1111101 "
b1111001 "
0L
1I
1F
0@
1A
#960000
b11 #
b10 #
1C
0D
1K
0N
1S
0R
09
1:
1N
1)
0*
#1000000
