

================================================================
== Vitis HLS Report for 'finalize'
================================================================
* Date:           Fri May  3 00:23:07 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      706|      706|  2.353 us|  2.353 us|  535|  535|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 4 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %result"   --->   Operation 5 'read' 'result_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result_c = alloca i64 1"   --->   Operation 6 'alloca' 'result_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%call_ln0 = call void @entry_proc78, i64 %result_read, i64 %result_c"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [2/2] (1.76ns)   --->   "%call_ret = call i1600 @global_mean_pooling, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i32 %num_of_nodes_read" [example-4/src/finalize.cc:27]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ret = call i1600 @global_mean_pooling, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i32 %num_of_nodes_read" [example-4/src/finalize.cc:27]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%h_graph_V_0 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 10 'extractvalue' 'h_graph_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%h_graph_V_1 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 11 'extractvalue' 'h_graph_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%h_graph_V_2 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 12 'extractvalue' 'h_graph_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%h_graph_V_3 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 13 'extractvalue' 'h_graph_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%h_graph_V_4 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 14 'extractvalue' 'h_graph_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%h_graph_V_5 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 15 'extractvalue' 'h_graph_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%h_graph_V_6 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 16 'extractvalue' 'h_graph_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%h_graph_V_7 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 17 'extractvalue' 'h_graph_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%h_graph_V_8 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 18 'extractvalue' 'h_graph_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%h_graph_V_9 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 19 'extractvalue' 'h_graph_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h_graph_V_10 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 20 'extractvalue' 'h_graph_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%h_graph_V_11 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 21 'extractvalue' 'h_graph_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h_graph_V_12 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 22 'extractvalue' 'h_graph_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%h_graph_V_13 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 23 'extractvalue' 'h_graph_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%h_graph_V_14 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 24 'extractvalue' 'h_graph_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%h_graph_V_15 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 25 'extractvalue' 'h_graph_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%h_graph_V_16 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 26 'extractvalue' 'h_graph_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%h_graph_V_17 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 27 'extractvalue' 'h_graph_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%h_graph_V_18 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 28 'extractvalue' 'h_graph_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h_graph_V_19 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 29 'extractvalue' 'h_graph_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%h_graph_V_20 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 30 'extractvalue' 'h_graph_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%h_graph_V_21 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 31 'extractvalue' 'h_graph_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%h_graph_V_22 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 32 'extractvalue' 'h_graph_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%h_graph_V_23 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 33 'extractvalue' 'h_graph_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%h_graph_V_24 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 34 'extractvalue' 'h_graph_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%h_graph_V_25 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 35 'extractvalue' 'h_graph_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%h_graph_V_26 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 36 'extractvalue' 'h_graph_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_graph_V_27 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 37 'extractvalue' 'h_graph_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%h_graph_V_28 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 38 'extractvalue' 'h_graph_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%h_graph_V_29 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 39 'extractvalue' 'h_graph_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%h_graph_V_30 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 40 'extractvalue' 'h_graph_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%h_graph_V_31 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 41 'extractvalue' 'h_graph_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%h_graph_V_32 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 42 'extractvalue' 'h_graph_V_32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%h_graph_V_33 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 43 'extractvalue' 'h_graph_V_33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%h_graph_V_34 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 44 'extractvalue' 'h_graph_V_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%h_graph_V_35 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 45 'extractvalue' 'h_graph_V_35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%h_graph_V_36 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 46 'extractvalue' 'h_graph_V_36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%h_graph_V_37 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 47 'extractvalue' 'h_graph_V_37' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%h_graph_V_38 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 48 'extractvalue' 'h_graph_V_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_graph_V_39 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 49 'extractvalue' 'h_graph_V_39' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_graph_V_40 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 50 'extractvalue' 'h_graph_V_40' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%h_graph_V_41 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 51 'extractvalue' 'h_graph_V_41' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%h_graph_V_42 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 52 'extractvalue' 'h_graph_V_42' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%h_graph_V_43 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 53 'extractvalue' 'h_graph_V_43' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_graph_V_44 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 54 'extractvalue' 'h_graph_V_44' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_graph_V_45 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 55 'extractvalue' 'h_graph_V_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%h_graph_V_46 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 56 'extractvalue' 'h_graph_V_46' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%h_graph_V_47 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 57 'extractvalue' 'h_graph_V_47' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%h_graph_V_48 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 58 'extractvalue' 'h_graph_V_48' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%h_graph_V_49 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 59 'extractvalue' 'h_graph_V_49' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%h_graph_V_50 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 60 'extractvalue' 'h_graph_V_50' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%h_graph_V_51 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 61 'extractvalue' 'h_graph_V_51' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%h_graph_V_52 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 62 'extractvalue' 'h_graph_V_52' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%h_graph_V_53 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 63 'extractvalue' 'h_graph_V_53' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%h_graph_V_54 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 64 'extractvalue' 'h_graph_V_54' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%h_graph_V_55 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 65 'extractvalue' 'h_graph_V_55' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h_graph_V_56 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 66 'extractvalue' 'h_graph_V_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%h_graph_V_57 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 67 'extractvalue' 'h_graph_V_57' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_graph_V_58 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 68 'extractvalue' 'h_graph_V_58' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%h_graph_V_59 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 69 'extractvalue' 'h_graph_V_59' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%h_graph_V_60 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 70 'extractvalue' 'h_graph_V_60' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%h_graph_V_61 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 71 'extractvalue' 'h_graph_V_61' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%h_graph_V_62 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 72 'extractvalue' 'h_graph_V_62' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%h_graph_V_63 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 73 'extractvalue' 'h_graph_V_63' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%h_graph_V_64 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 74 'extractvalue' 'h_graph_V_64' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%h_graph_V_65 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 75 'extractvalue' 'h_graph_V_65' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%h_graph_V_66 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 76 'extractvalue' 'h_graph_V_66' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%h_graph_V_67 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 77 'extractvalue' 'h_graph_V_67' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%h_graph_V_68 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 78 'extractvalue' 'h_graph_V_68' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%h_graph_V_69 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 79 'extractvalue' 'h_graph_V_69' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%h_graph_V_70 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 80 'extractvalue' 'h_graph_V_70' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%h_graph_V_71 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 81 'extractvalue' 'h_graph_V_71' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%h_graph_V_72 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 82 'extractvalue' 'h_graph_V_72' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%h_graph_V_73 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 83 'extractvalue' 'h_graph_V_73' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%h_graph_V_74 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 84 'extractvalue' 'h_graph_V_74' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%h_graph_V_75 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 85 'extractvalue' 'h_graph_V_75' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%h_graph_V_76 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 86 'extractvalue' 'h_graph_V_76' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%h_graph_V_77 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 87 'extractvalue' 'h_graph_V_77' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%h_graph_V_78 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 88 'extractvalue' 'h_graph_V_78' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%h_graph_V_79 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 89 'extractvalue' 'h_graph_V_79' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%h_graph_V_80 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 90 'extractvalue' 'h_graph_V_80' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%h_graph_V_81 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 91 'extractvalue' 'h_graph_V_81' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%h_graph_V_82 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 92 'extractvalue' 'h_graph_V_82' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%h_graph_V_83 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 93 'extractvalue' 'h_graph_V_83' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%h_graph_V_84 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 94 'extractvalue' 'h_graph_V_84' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%h_graph_V_85 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 95 'extractvalue' 'h_graph_V_85' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%h_graph_V_86 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 96 'extractvalue' 'h_graph_V_86' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%h_graph_V_87 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 97 'extractvalue' 'h_graph_V_87' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%h_graph_V_88 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 98 'extractvalue' 'h_graph_V_88' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%h_graph_V_89 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 99 'extractvalue' 'h_graph_V_89' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%h_graph_V_90 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 100 'extractvalue' 'h_graph_V_90' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%h_graph_V_91 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 101 'extractvalue' 'h_graph_V_91' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%h_graph_V_92 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 102 'extractvalue' 'h_graph_V_92' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%h_graph_V_93 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 103 'extractvalue' 'h_graph_V_93' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%h_graph_V_94 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 104 'extractvalue' 'h_graph_V_94' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%h_graph_V_95 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 105 'extractvalue' 'h_graph_V_95' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%h_graph_V_96 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 106 'extractvalue' 'h_graph_V_96' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%h_graph_V_97 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 107 'extractvalue' 'h_graph_V_97' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%h_graph_V_98 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 108 'extractvalue' 'h_graph_V_98' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%h_graph_V_99 = extractvalue i1600 %call_ret" [example-4/src/finalize.cc:27]   --->   Operation 109 'extractvalue' 'h_graph_V_99' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 110 [2/2] (0.99ns)   --->   "%call_ln28 = call void @linear<100, 1, 1, false>, i16 %h_graph_V_0, i16 %h_graph_V_1, i16 %h_graph_V_2, i16 %h_graph_V_3, i16 %h_graph_V_4, i16 %h_graph_V_5, i16 %h_graph_V_6, i16 %h_graph_V_7, i16 %h_graph_V_8, i16 %h_graph_V_9, i16 %h_graph_V_10, i16 %h_graph_V_11, i16 %h_graph_V_12, i16 %h_graph_V_13, i16 %h_graph_V_14, i16 %h_graph_V_15, i16 %h_graph_V_16, i16 %h_graph_V_17, i16 %h_graph_V_18, i16 %h_graph_V_19, i16 %h_graph_V_20, i16 %h_graph_V_21, i16 %h_graph_V_22, i16 %h_graph_V_23, i16 %h_graph_V_24, i16 %h_graph_V_25, i16 %h_graph_V_26, i16 %h_graph_V_27, i16 %h_graph_V_28, i16 %h_graph_V_29, i16 %h_graph_V_30, i16 %h_graph_V_31, i16 %h_graph_V_32, i16 %h_graph_V_33, i16 %h_graph_V_34, i16 %h_graph_V_35, i16 %h_graph_V_36, i16 %h_graph_V_37, i16 %h_graph_V_38, i16 %h_graph_V_39, i16 %h_graph_V_40, i16 %h_graph_V_41, i16 %h_graph_V_42, i16 %h_graph_V_43, i16 %h_graph_V_44, i16 %h_graph_V_45, i16 %h_graph_V_46, i16 %h_graph_V_47, i16 %h_graph_V_48, i16 %h_graph_V_49, i16 %h_graph_V_50, i16 %h_graph_V_51, i16 %h_graph_V_52, i16 %h_graph_V_53, i16 %h_graph_V_54, i16 %h_graph_V_55, i16 %h_graph_V_56, i16 %h_graph_V_57, i16 %h_graph_V_58, i16 %h_graph_V_59, i16 %h_graph_V_60, i16 %h_graph_V_61, i16 %h_graph_V_62, i16 %h_graph_V_63, i16 %h_graph_V_64, i16 %h_graph_V_65, i16 %h_graph_V_66, i16 %h_graph_V_67, i16 %h_graph_V_68, i16 %h_graph_V_69, i16 %h_graph_V_70, i16 %h_graph_V_71, i16 %h_graph_V_72, i16 %h_graph_V_73, i16 %h_graph_V_74, i16 %h_graph_V_75, i16 %h_graph_V_76, i16 %h_graph_V_77, i16 %h_graph_V_78, i16 %h_graph_V_79, i16 %h_graph_V_80, i16 %h_graph_V_81, i16 %h_graph_V_82, i16 %h_graph_V_83, i16 %h_graph_V_84, i16 %h_graph_V_85, i16 %h_graph_V_86, i16 %h_graph_V_87, i16 %h_graph_V_88, i16 %h_graph_V_89, i16 %h_graph_V_90, i16 %h_graph_V_91, i16 %h_graph_V_92, i16 %h_graph_V_93, i16 %h_graph_V_94, i16 %h_graph_V_95, i16 %h_graph_V_96, i16 %h_graph_V_97, i16 %h_graph_V_98, i16 %h_graph_V_99, i1024 %mem, i64 %result_c, i16 %graph_pred_bias_V_0, i16 %graph_pred_weights_V_0_0, i16 %graph_pred_weights_V_0_1, i16 %graph_pred_weights_V_0_2, i16 %graph_pred_weights_V_0_3, i16 %graph_pred_weights_V_0_4, i16 %graph_pred_weights_V_0_5, i16 %graph_pred_weights_V_0_6, i16 %graph_pred_weights_V_0_7, i16 %graph_pred_weights_V_0_8, i16 %graph_pred_weights_V_0_9, i16 %graph_pred_weights_V_0_10, i16 %graph_pred_weights_V_0_11, i16 %graph_pred_weights_V_0_12, i16 %graph_pred_weights_V_0_13, i16 %graph_pred_weights_V_0_14, i16 %graph_pred_weights_V_0_15, i16 %graph_pred_weights_V_0_16, i16 %graph_pred_weights_V_0_17, i16 %graph_pred_weights_V_0_18, i16 %graph_pred_weights_V_0_19, i16 %graph_pred_weights_V_0_20, i16 %graph_pred_weights_V_0_21, i16 %graph_pred_weights_V_0_22, i16 %graph_pred_weights_V_0_23, i16 %graph_pred_weights_V_0_24, i16 %graph_pred_weights_V_0_25, i16 %graph_pred_weights_V_0_26, i16 %graph_pred_weights_V_0_27, i16 %graph_pred_weights_V_0_28, i16 %graph_pred_weights_V_0_29, i16 %graph_pred_weights_V_0_30, i16 %graph_pred_weights_V_0_31, i16 %graph_pred_weights_V_0_32, i16 %graph_pred_weights_V_0_33, i16 %graph_pred_weights_V_0_34, i16 %graph_pred_weights_V_0_35, i16 %graph_pred_weights_V_0_36, i16 %graph_pred_weights_V_0_37, i16 %graph_pred_weights_V_0_38, i16 %graph_pred_weights_V_0_39, i16 %graph_pred_weights_V_0_40, i16 %graph_pred_weights_V_0_41, i16 %graph_pred_weights_V_0_42, i16 %graph_pred_weights_V_0_43, i16 %graph_pred_weights_V_0_44, i16 %graph_pred_weights_V_0_45, i16 %graph_pred_weights_V_0_46, i16 %graph_pred_weights_V_0_47, i16 %graph_pred_weights_V_0_48, i16 %graph_pred_weights_V_0_49, i16 %graph_pred_weights_V_0_50, i16 %graph_pred_weights_V_0_51, i16 %graph_pred_weights_V_0_52, i16 %graph_pred_weights_V_0_53, i16 %graph_pred_weights_V_0_54, i16 %graph_pred_weights_V_0_55, i16 %graph_pred_weights_V_0_56, i16 %graph_pred_weights_V_0_57, i16 %graph_pred_weights_V_0_58, i16 %graph_pred_weights_V_0_59, i16 %graph_pred_weights_V_0_60, i16 %graph_pred_weights_V_0_61, i16 %graph_pred_weights_V_0_62, i16 %graph_pred_weights_V_0_63, i16 %graph_pred_weights_V_0_64, i16 %graph_pred_weights_V_0_65, i16 %graph_pred_weights_V_0_66, i16 %graph_pred_weights_V_0_67, i16 %graph_pred_weights_V_0_68, i16 %graph_pred_weights_V_0_69, i16 %graph_pred_weights_V_0_70, i16 %graph_pred_weights_V_0_71, i16 %graph_pred_weights_V_0_72, i16 %graph_pred_weights_V_0_73, i16 %graph_pred_weights_V_0_74, i16 %graph_pred_weights_V_0_75, i16 %graph_pred_weights_V_0_76, i16 %graph_pred_weights_V_0_77, i16 %graph_pred_weights_V_0_78, i16 %graph_pred_weights_V_0_79, i16 %graph_pred_weights_V_0_80, i16 %graph_pred_weights_V_0_81, i16 %graph_pred_weights_V_0_82, i16 %graph_pred_weights_V_0_83, i16 %graph_pred_weights_V_0_84, i16 %graph_pred_weights_V_0_85, i16 %graph_pred_weights_V_0_86, i16 %graph_pred_weights_V_0_87, i16 %graph_pred_weights_V_0_88, i16 %graph_pred_weights_V_0_89, i16 %graph_pred_weights_V_0_90, i16 %graph_pred_weights_V_0_91, i16 %graph_pred_weights_V_0_92, i16 %graph_pred_weights_V_0_93, i16 %graph_pred_weights_V_0_94, i16 %graph_pred_weights_V_0_95, i16 %graph_pred_weights_V_0_96, i16 %graph_pred_weights_V_0_97, i16 %graph_pred_weights_V_0_98, i16 %graph_pred_weights_V_0_99" [example-4/src/finalize.cc:28]   --->   Operation 110 'call' 'call_ln28' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @result_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %result_c, i64 %result_c"   --->   Operation 111 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 117 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln28 = call void @linear<100, 1, 1, false>, i16 %h_graph_V_0, i16 %h_graph_V_1, i16 %h_graph_V_2, i16 %h_graph_V_3, i16 %h_graph_V_4, i16 %h_graph_V_5, i16 %h_graph_V_6, i16 %h_graph_V_7, i16 %h_graph_V_8, i16 %h_graph_V_9, i16 %h_graph_V_10, i16 %h_graph_V_11, i16 %h_graph_V_12, i16 %h_graph_V_13, i16 %h_graph_V_14, i16 %h_graph_V_15, i16 %h_graph_V_16, i16 %h_graph_V_17, i16 %h_graph_V_18, i16 %h_graph_V_19, i16 %h_graph_V_20, i16 %h_graph_V_21, i16 %h_graph_V_22, i16 %h_graph_V_23, i16 %h_graph_V_24, i16 %h_graph_V_25, i16 %h_graph_V_26, i16 %h_graph_V_27, i16 %h_graph_V_28, i16 %h_graph_V_29, i16 %h_graph_V_30, i16 %h_graph_V_31, i16 %h_graph_V_32, i16 %h_graph_V_33, i16 %h_graph_V_34, i16 %h_graph_V_35, i16 %h_graph_V_36, i16 %h_graph_V_37, i16 %h_graph_V_38, i16 %h_graph_V_39, i16 %h_graph_V_40, i16 %h_graph_V_41, i16 %h_graph_V_42, i16 %h_graph_V_43, i16 %h_graph_V_44, i16 %h_graph_V_45, i16 %h_graph_V_46, i16 %h_graph_V_47, i16 %h_graph_V_48, i16 %h_graph_V_49, i16 %h_graph_V_50, i16 %h_graph_V_51, i16 %h_graph_V_52, i16 %h_graph_V_53, i16 %h_graph_V_54, i16 %h_graph_V_55, i16 %h_graph_V_56, i16 %h_graph_V_57, i16 %h_graph_V_58, i16 %h_graph_V_59, i16 %h_graph_V_60, i16 %h_graph_V_61, i16 %h_graph_V_62, i16 %h_graph_V_63, i16 %h_graph_V_64, i16 %h_graph_V_65, i16 %h_graph_V_66, i16 %h_graph_V_67, i16 %h_graph_V_68, i16 %h_graph_V_69, i16 %h_graph_V_70, i16 %h_graph_V_71, i16 %h_graph_V_72, i16 %h_graph_V_73, i16 %h_graph_V_74, i16 %h_graph_V_75, i16 %h_graph_V_76, i16 %h_graph_V_77, i16 %h_graph_V_78, i16 %h_graph_V_79, i16 %h_graph_V_80, i16 %h_graph_V_81, i16 %h_graph_V_82, i16 %h_graph_V_83, i16 %h_graph_V_84, i16 %h_graph_V_85, i16 %h_graph_V_86, i16 %h_graph_V_87, i16 %h_graph_V_88, i16 %h_graph_V_89, i16 %h_graph_V_90, i16 %h_graph_V_91, i16 %h_graph_V_92, i16 %h_graph_V_93, i16 %h_graph_V_94, i16 %h_graph_V_95, i16 %h_graph_V_96, i16 %h_graph_V_97, i16 %h_graph_V_98, i16 %h_graph_V_99, i1024 %mem, i64 %result_c, i16 %graph_pred_bias_V_0, i16 %graph_pred_weights_V_0_0, i16 %graph_pred_weights_V_0_1, i16 %graph_pred_weights_V_0_2, i16 %graph_pred_weights_V_0_3, i16 %graph_pred_weights_V_0_4, i16 %graph_pred_weights_V_0_5, i16 %graph_pred_weights_V_0_6, i16 %graph_pred_weights_V_0_7, i16 %graph_pred_weights_V_0_8, i16 %graph_pred_weights_V_0_9, i16 %graph_pred_weights_V_0_10, i16 %graph_pred_weights_V_0_11, i16 %graph_pred_weights_V_0_12, i16 %graph_pred_weights_V_0_13, i16 %graph_pred_weights_V_0_14, i16 %graph_pred_weights_V_0_15, i16 %graph_pred_weights_V_0_16, i16 %graph_pred_weights_V_0_17, i16 %graph_pred_weights_V_0_18, i16 %graph_pred_weights_V_0_19, i16 %graph_pred_weights_V_0_20, i16 %graph_pred_weights_V_0_21, i16 %graph_pred_weights_V_0_22, i16 %graph_pred_weights_V_0_23, i16 %graph_pred_weights_V_0_24, i16 %graph_pred_weights_V_0_25, i16 %graph_pred_weights_V_0_26, i16 %graph_pred_weights_V_0_27, i16 %graph_pred_weights_V_0_28, i16 %graph_pred_weights_V_0_29, i16 %graph_pred_weights_V_0_30, i16 %graph_pred_weights_V_0_31, i16 %graph_pred_weights_V_0_32, i16 %graph_pred_weights_V_0_33, i16 %graph_pred_weights_V_0_34, i16 %graph_pred_weights_V_0_35, i16 %graph_pred_weights_V_0_36, i16 %graph_pred_weights_V_0_37, i16 %graph_pred_weights_V_0_38, i16 %graph_pred_weights_V_0_39, i16 %graph_pred_weights_V_0_40, i16 %graph_pred_weights_V_0_41, i16 %graph_pred_weights_V_0_42, i16 %graph_pred_weights_V_0_43, i16 %graph_pred_weights_V_0_44, i16 %graph_pred_weights_V_0_45, i16 %graph_pred_weights_V_0_46, i16 %graph_pred_weights_V_0_47, i16 %graph_pred_weights_V_0_48, i16 %graph_pred_weights_V_0_49, i16 %graph_pred_weights_V_0_50, i16 %graph_pred_weights_V_0_51, i16 %graph_pred_weights_V_0_52, i16 %graph_pred_weights_V_0_53, i16 %graph_pred_weights_V_0_54, i16 %graph_pred_weights_V_0_55, i16 %graph_pred_weights_V_0_56, i16 %graph_pred_weights_V_0_57, i16 %graph_pred_weights_V_0_58, i16 %graph_pred_weights_V_0_59, i16 %graph_pred_weights_V_0_60, i16 %graph_pred_weights_V_0_61, i16 %graph_pred_weights_V_0_62, i16 %graph_pred_weights_V_0_63, i16 %graph_pred_weights_V_0_64, i16 %graph_pred_weights_V_0_65, i16 %graph_pred_weights_V_0_66, i16 %graph_pred_weights_V_0_67, i16 %graph_pred_weights_V_0_68, i16 %graph_pred_weights_V_0_69, i16 %graph_pred_weights_V_0_70, i16 %graph_pred_weights_V_0_71, i16 %graph_pred_weights_V_0_72, i16 %graph_pred_weights_V_0_73, i16 %graph_pred_weights_V_0_74, i16 %graph_pred_weights_V_0_75, i16 %graph_pred_weights_V_0_76, i16 %graph_pred_weights_V_0_77, i16 %graph_pred_weights_V_0_78, i16 %graph_pred_weights_V_0_79, i16 %graph_pred_weights_V_0_80, i16 %graph_pred_weights_V_0_81, i16 %graph_pred_weights_V_0_82, i16 %graph_pred_weights_V_0_83, i16 %graph_pred_weights_V_0_84, i16 %graph_pred_weights_V_0_85, i16 %graph_pred_weights_V_0_86, i16 %graph_pred_weights_V_0_87, i16 %graph_pred_weights_V_0_88, i16 %graph_pred_weights_V_0_89, i16 %graph_pred_weights_V_0_90, i16 %graph_pred_weights_V_0_91, i16 %graph_pred_weights_V_0_92, i16 %graph_pred_weights_V_0_93, i16 %graph_pred_weights_V_0_94, i16 %graph_pred_weights_V_0_95, i16 %graph_pred_weights_V_0_96, i16 %graph_pred_weights_V_0_97, i16 %graph_pred_weights_V_0_98, i16 %graph_pred_weights_V_0_99" [example-4/src/finalize.cc:28]   --->   Operation 119 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [example-4/src/finalize.cc:34]   --->   Operation 120 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	wire read operation ('num_of_nodes_read') on port 'num_of_nodes' [109]  (0 ns)
	'call' operation ('call_ret', example-4/src/finalize.cc:27) to 'global_mean_pooling' [121]  (1.76 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'call' operation ('call_ret', example-4/src/finalize.cc:27) to 'global_mean_pooling' [121]  (0 ns)
	'call' operation ('call_ln28', example-4/src/finalize.cc:28) to 'linear<100, 1, 1, false>' [222]  (0.996 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
