<stg><name>ld_weights1</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln179 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln179, label %2, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="3">
<![CDATA[
.preheader1.preheader:0  %zext_ln182 = zext i3 %i_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1.preheader:1  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
.preheader1.preheader:2  %zext_ln182_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln182_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1.preheader:3  %add_ln182 = add i6 %zext_ln182, %zext_ln182_1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln180 = icmp eq i3 %j_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln180, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln182_2 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln182_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1  %add_ln182_1 = add i6 %zext_ln182_2, %add_ln182

]]></Node>
<StgValue><ssdm name="add_ln182_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %zext_ln182_3 = zext i6 %add_ln182_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln182_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader:3  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln182_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:4  %zext_ln182_4 = zext i8 %tmp_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln182_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:5  %add_ln182_2 = add i9 %zext_ln182_4, %zext_ln182_3

]]></Node>
<StgValue><ssdm name="add_ln182_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i3 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln181 = icmp eq i3 %k_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln181, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="3">
<![CDATA[
:0  %zext_ln182_5 = zext i3 %k_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln182_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln182_3 = add i9 %add_ln182_2, %zext_ln182_5

]]></Node>
<StgValue><ssdm name="add_ln182_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln182_6 = zext i9 %add_ln182_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln182_6"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weights1_addr = getelementptr [150 x float]* %weights1, i64 0, i64 %zext_ln182_6

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
:5  %weights1_load = load float* %weights1_addr, align 4

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weights1_buf_0_addr = getelementptr [150 x float]* %weights1_buf_0, i64 0, i64 %zext_ln182_6

]]></Node>
<StgValue><ssdm name="weights1_buf_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
:5  %weights1_load = load float* %weights1_addr, align 4

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store float %weights1_load, float* %weights1_buf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="54" name="weights1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="weights1_buf_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights1_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="StgValue_56" to="i_0" fromId="56" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="br_ln179" to="i_0" fromId="6" toId="7">
</dataflow>
<dataflow id="59" from="i" to="i_0" fromId="10" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="br_ln0" to="i_0" fromId="30" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="61" from="i_0" to="icmp_ln179" fromId="7" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln179" fromId="62" toId="8">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="9">
</dataflow>
<dataflow id="70" from="i_0" to="i" fromId="7" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="icmp_ln179" to="br_ln179" fromId="8" toId="11">
</dataflow>
<dataflow id="74" from="i_0" to="zext_ln182" fromId="7" toId="12">
</dataflow>
<dataflow id="76" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="i_0" to="tmp" fromId="7" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="tmp" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="tmp" to="zext_ln182_1" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="zext_ln182" to="add_ln182" fromId="12" toId="15">
</dataflow>
<dataflow id="82" from="zext_ln182_1" to="add_ln182" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_56" to="j_0" fromId="56" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="br_ln180" to="j_0" fromId="16" toId="18">
</dataflow>
<dataflow id="85" from="j" to="j_0" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln0" to="j_0" fromId="41" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="87" from="j_0" to="icmp_ln180" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln180" fromId="88" toId="19">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty_24" fromId="64" toId="20">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty_24" fromId="91" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty_24" fromId="91" toId="20">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty_24" fromId="91" toId="20">
</dataflow>
<dataflow id="95" from="j_0" to="j" fromId="18" toId="21">
</dataflow>
<dataflow id="96" from="StgValue_71" to="j" fromId="71" toId="21">
</dataflow>
<dataflow id="97" from="icmp_ln180" to="br_ln180" fromId="19" toId="22">
</dataflow>
<dataflow id="98" from="j_0" to="zext_ln182_2" fromId="18" toId="23">
</dataflow>
<dataflow id="99" from="zext_ln182_2" to="add_ln182_1" fromId="23" toId="24">
</dataflow>
<dataflow id="100" from="add_ln182" to="add_ln182_1" fromId="15" toId="24">
</dataflow>
<dataflow id="101" from="add_ln182_1" to="zext_ln182_3" fromId="24" toId="25">
</dataflow>
<dataflow id="103" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="tmp_3" fromId="102" toId="26">
</dataflow>
<dataflow id="104" from="add_ln182_1" to="tmp_3" fromId="24" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_78" to="tmp_3" fromId="78" toId="26">
</dataflow>
<dataflow id="106" from="tmp_3" to="zext_ln182_4" fromId="26" toId="27">
</dataflow>
<dataflow id="107" from="zext_ln182_4" to="add_ln182_2" fromId="27" toId="28">
</dataflow>
<dataflow id="108" from="zext_ln182_3" to="add_ln182_2" fromId="25" toId="28">
</dataflow>
<dataflow id="109" from="k" to="k_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln181" to="k_0" fromId="45" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="111" from="StgValue_56" to="k_0" fromId="56" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="br_ln181" to="k_0" fromId="29" toId="31">
</dataflow>
<dataflow id="113" from="k_0" to="icmp_ln181" fromId="31" toId="32">
</dataflow>
<dataflow id="114" from="StgValue_88" to="icmp_ln181" fromId="88" toId="32">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="64" toId="33">
</dataflow>
<dataflow id="116" from="StgValue_91" to="empty_25" fromId="91" toId="33">
</dataflow>
<dataflow id="117" from="StgValue_91" to="empty_25" fromId="91" toId="33">
</dataflow>
<dataflow id="118" from="StgValue_91" to="empty_25" fromId="91" toId="33">
</dataflow>
<dataflow id="119" from="k_0" to="k" fromId="31" toId="34">
</dataflow>
<dataflow id="120" from="StgValue_71" to="k" fromId="71" toId="34">
</dataflow>
<dataflow id="121" from="icmp_ln181" to="br_ln181" fromId="32" toId="35">
</dataflow>
<dataflow id="122" from="k_0" to="zext_ln182_5" fromId="31" toId="36">
</dataflow>
<dataflow id="123" from="add_ln182_2" to="add_ln182_3" fromId="28" toId="37">
</dataflow>
<dataflow id="124" from="zext_ln182_5" to="add_ln182_3" fromId="36" toId="37">
</dataflow>
<dataflow id="125" from="add_ln182_3" to="zext_ln182_6" fromId="37" toId="38">
</dataflow>
<dataflow id="126" from="weights1" to="weights1_addr" fromId="54" toId="39">
</dataflow>
<dataflow id="128" from="StgValue_127" to="weights1_addr" fromId="127" toId="39">
</dataflow>
<dataflow id="129" from="zext_ln182_6" to="weights1_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="130" from="weights1_addr" to="weights1_load" fromId="39" toId="40">
</dataflow>
<dataflow id="131" from="weights1_buf_0" to="weights1_buf_0_addr" fromId="55" toId="42">
</dataflow>
<dataflow id="132" from="StgValue_127" to="weights1_buf_0_addr" fromId="127" toId="42">
</dataflow>
<dataflow id="133" from="zext_ln182_6" to="weights1_buf_0_addr" fromId="38" toId="42">
</dataflow>
<dataflow id="134" from="weights1_addr" to="weights1_load" fromId="39" toId="43">
</dataflow>
<dataflow id="135" from="weights1_load" to="store_ln182" fromId="43" toId="44">
</dataflow>
<dataflow id="136" from="weights1_buf_0_addr" to="store_ln182" fromId="42" toId="44">
</dataflow>
<dataflow id="137" from="icmp_ln179" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="138" from="icmp_ln180" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="139" from="icmp_ln181" to="StgValue_4" fromId="32" toId="4">
</dataflow>
</dataflows>


</stg>
