// Seed: 1363623699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 ? id_1 : 1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    output tri0 id_4
);
  tri0 id_6;
  wand id_7;
  nand (id_4, id_6, id_0, id_2, id_10, id_8);
  reg id_8, id_9, id_10;
  always @(posedge id_6 or posedge 1 - id_7) begin
    disable id_11;
    id_9 <= 1;
  end
  module_0(
      id_7, id_6, id_6, id_7
  );
endmodule
