lbl_80A17924:
/* 80A17924  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80A17928  7C 08 02 A6 */	mflr r0
/* 80A1792C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80A17930  38 60 02 35 */	li r3, 0x235
/* 80A17934  4B 73 51 78 */	b daNpcT_chkEvtBit__FUl
/* 80A17938  2C 03 00 00 */	cmpwi r3, 0
/* 80A1793C  41 82 00 1C */	beq lbl_80A17958
/* 80A17940  38 60 02 24 */	li r3, 0x224
/* 80A17944  4B 73 51 68 */	b daNpcT_chkEvtBit__FUl
/* 80A17948  2C 03 00 00 */	cmpwi r3, 0
/* 80A1794C  41 82 00 24 */	beq lbl_80A17970
/* 80A17950  38 60 00 01 */	li r3, 1
/* 80A17954  48 00 00 20 */	b lbl_80A17974
lbl_80A17958:
/* 80A17958  38 60 00 8A */	li r3, 0x8a
/* 80A1795C  4B 73 51 50 */	b daNpcT_chkEvtBit__FUl
/* 80A17960  2C 03 00 00 */	cmpwi r3, 0
/* 80A17964  41 82 00 0C */	beq lbl_80A17970
/* 80A17968  38 60 00 01 */	li r3, 1
/* 80A1796C  48 00 00 08 */	b lbl_80A17974
lbl_80A17970:
/* 80A17970  38 60 00 00 */	li r3, 0
lbl_80A17974:
/* 80A17974  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80A17978  7C 08 03 A6 */	mtlr r0
/* 80A1797C  38 21 00 10 */	addi r1, r1, 0x10
/* 80A17980  4E 80 00 20 */	blr 
