`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/07/02 17:18:09
// Design Name: 
// Module Name: my_cpu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// cpuæ¨¡å—ï¼Œé›†æˆå–æŒ‡ã?è¯‘ç ã?è®¿å­˜ã?æ‰§è¡Œã?æ§åˆ¶å™¨äº”ä¸ªæ¨¡å—ï¼Œå¹¶å®Œæˆæ•°æ®çº¿çš„è¿æ¥
// Dependencies: 
// controlerï¼Œinstruction_fetch,instruction_deocder,execute,mem
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module my_cpu(
    input         sysclk_i,           // æ™¶æŒ¯æ—¶é’Ÿè¾“å…¥
    input         reset_i,
    output [31:0] rD19_o
    // input  [31:0] inst_i,
    // output [31:0] pc_o,
    // output        mem_we_o,
    // output [13:0] adr_o,
    // output [31:0] outer_inputdata_o,
    // input  [31:0] outer_outputdata_i,
    // output        rf_we_o,
    // output [31:0] rf_wd_o,
    // output [4:0]  rf_wr_o,
    // output [31:0] npc_o
    );
    // æ•°æ®ä¿¡å·
    wire cpu_clk;             // cpuæ—¶é’Ÿä¿¡å·
    wire [31:0] ext;          // ç»è¿‡æ‹“å±•å¤„ç†çš„ç«‹å³æ•°
    wire [31:0] rD1;          // Regfileè¯»å‡ºçš„reg1
    wire [31:0] rD2;          // Regfileè¯»å‡ºçš„reg2
    wire [31:0] return_pc;    // ç”¨äºjalä¸jalrï¼Œå°†pc+4å­˜å‚¨åˆ°rd
    wire [31:0] current_pc;   // ç”¨äºBå‹æŒ‡ä»¤ï¼Œå°†å½“å‰pcå€¼é?å…¥ALU
    wire [31:0] inst;         // ä»imemè¯»å‡ºçš„æŒ‡ä»?
    (* DONT_TOUCH = "1" *) wire [31:0] alu_result;   // aluè¿ç®—ç»“æœè¾“å‡º
    wire [31:0] mem_rd;       // dmemè¯»å‡ºæ•°æ®
    // æ§åˆ¶ä¿¡å·
    wire [1:0] wd_sel;        // é€‰æ‹©å†™å…¥regfileçš„æ•°æ®æ§åˆ¶çº¿
    wire [1:0] pc_sel;        // pcé€‰æ‹©æ§åˆ¶çº?
    wire branch_controler;    // branchæ§åˆ¶çº?
    wire branch_exe;          // aluè¿ç®—ç»“æœbranch
    wire branch;
    wire [2:0] imm_sel;             // å¯¹ç«‹å³æ•°æ‹“å±•å•å…ƒçš„æ§åˆ¶çº¿ï¼Œé?‰æ‹©å‡ºåˆé€‚çš„ç«‹å³æ•?
    wire regfile_we;          // Regfileå†™ä½¿èƒ½æ§åˆ?
    wire mem_we;              // dmemå†™ä½¿èƒ½æ§åˆ?
    wire op_A_sel;            // ALUè¾“å…¥é€‰æ‹©ä¿¡å·
    wire op_B_sel;            // ALUè¾“å…¥é€‰æ‹©ä¿¡å·
    wire [4:0] alu_opcode;    // ALUæ“ä½œç ?
    // // test
    // reg [31:0] pc_tmp;
    wire [1:0] mem_data_sel;
    assign pc_o = current_pc;
    
    // assign adr_o = alu_result[15:2];
    // // assign adr_o = alu_result[14:1];
    // assign mem_we_o = mem_we;
    // assign outer_inputdata_o = rD2;
    assign branch = branch_controler & branch_exe;

    cpuclk u_cpuclk(
        .clk_in1    (sysclk_i),
        .clk_out1   (cpu_clk)
    );

    controler u_controler(
        .reset_i     (reset_i),
        .opcode_i    (inst[6:0]),
        .function7_i (inst[31:25]),
        .function3_i (inst[14:12]),
        .wd_sel_o    (wd_sel),   
        .pc_sel_o    (pc_sel),   
        .branch_o    (branch_controler),     
        .imm_sel_o   (imm_sel),    
        .regfile_we_o(regfile_we), 
        .mem_we_o    (mem_we),     
        .op_A_sel_o  (op_A_sel),   
        .op_B_sel_o  (op_B_sel),   
        .alu_opcode_o(alu_opcode),
        .mem_data_sel_o(mem_data_sel)
    );

    instruction_fetch u_instruction_fetch(
        .clk_i       (cpu_clk),
        .reset_i     (reset_i),
        .pc_sel_i    (pc_sel),
        .offset_i    (ext),
        .rD1_i       (rD1),
        .branch_i    (branch),
        .inst_o      (inst),
        .return_pc_o (return_pc),
        .current_pc_o(current_pc)     // ç”¨äºauipc
        // .pc_o        (pc_o)       // æµ‹è¯•
    );
    instruction_decoder u_instruction_decoder(
        .clk_i       (cpu_clk),
        .reset_i     (reset_i),
        .return_pc_i (return_pc),
        .ALU_result_i(alu_result),
        .mem_data_i  (mem_rd),        
        .wd_sel_i    (wd_sel),
        .we_i        (regfile_we),
        .inst_i      (inst),
        .imm_sel_i   (imm_sel),
        .ext_o       (ext),
        .rD1_o       (rD1),
        .rD2_o       (rD2),
        // .we_o        (rf_we_o),
        // .wD_o        (rf_wd_o),
        // .wR_o        (rf_wr_o),
        .rD19_o      (rD19_o)
    );
    execute u_execute(
        .op_A_sel_i  (op_A_sel),
        .op_B_sel_i  (op_B_sel),
        .current_pc_i(current_pc),
        .rD1_i       (rD1),
        .rD2_i       (rD2),
        .ext_i       (ext),
        .alu_result_o(alu_result),
        .alu_opcode_i(alu_opcode),
        .alu_branch_o    (branch_exe)
    );
    mem u_mem(
        .clk_i               (cpu_clk),
        .reset_i             (reset_i),
        .mem_data_sel_i      (mem_data_sel),
        .we_i                (mem_we),
        .adr_i               (alu_result),
        .wd_i                (rD2),      // å†™å…¥ä¿¡æ¯æ’ä¸ºrD2
        .mem_data_o          (mem_rd)
        // .test_outerram_data_o(outer_inputdata_o),
        // .test_outerram_data_i(outer_outputdata_i) // Test
    );
endmodule
