; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; ModuleID = './riscv-esp32p4-vext.c'
; Test ASM generation (Intrinsic -> ASM)
; RUN: llc -O2 -mattr=xespv2p1 -mtriple=riscv32 %s -o - | FileCheck %s --check-prefix=ASM

define dso_local void @test_vext_s8_a(ptr noundef %src, ptr noundef %dst1, ptr noundef %dst2) local_unnamed_addr #0 {
; ASM-LABEL: test_vext_s8_a:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vext.s8 q0, q1, q0
; ASM-NEXT:    esp.vst.128.ip q0, a1, 16
; ASM-NEXT:    esp.vst.128.ip q1, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = tail call { <8 x i16>, <8 x i16> } @llvm.riscv.esp.vext.s8.m(<16 x i8> %1)
  %3 = extractvalue { <8 x i16>, <8 x i16> } %2, 0
  %4 = extractvalue { <8 x i16>, <8 x i16> } %2, 1
  %5 = bitcast <8 x i16> %3 to <16 x i8>
  %6 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %5, ptr %dst1, i32 16)
  %7 = bitcast <8 x i16> %4 to <16 x i8>
  %8 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %7, ptr %dst2, i32 16)
  ret void
}

declare { <8 x i16>, <8 x i16> } @llvm.riscv.esp.vext.s8.m(<16 x i8>) #1

define dso_local void @test_vext_s16_a(ptr noundef %src, ptr noundef %dst1, ptr noundef %dst2) local_unnamed_addr #0 {
; ASM-LABEL: test_vext_s16_a:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vext.s16 q0, q1, q0
; ASM-NEXT:    esp.vst.128.ip q0, a1, 16
; ASM-NEXT:    esp.vst.128.ip q1, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = bitcast <16 x i8> %1 to <8 x i16>
  %3 = tail call { <4 x i32>, <4 x i32> } @llvm.riscv.esp.vext.s16.m(<8 x i16> %2)
  %4 = extractvalue { <4 x i32>, <4 x i32> } %3, 0
  %5 = extractvalue { <4 x i32>, <4 x i32> } %3, 1
  %6 = bitcast <4 x i32> %4 to <16 x i8>
  %7 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %6, ptr %dst1, i32 16)
  %8 = bitcast <4 x i32> %5 to <16 x i8>
  %9 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %8, ptr %dst2, i32 16)
  ret void
}

declare { <4 x i32>, <4 x i32> } @llvm.riscv.esp.vext.s16.m(<8 x i16>) #1

define dso_local void @test_vext_u8_a(ptr noundef %src, ptr noundef %dst1, ptr noundef %dst2) local_unnamed_addr #0 {
; ASM-LABEL: test_vext_u8_a:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vext.u8 q0, q1, q0
; ASM-NEXT:    esp.vst.128.ip q0, a1, 16
; ASM-NEXT:    esp.vst.128.ip q1, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = tail call { <8 x i16>, <8 x i16> } @llvm.riscv.esp.vext.u8.m(<16 x i8> %1)
  %3 = extractvalue { <8 x i16>, <8 x i16> } %2, 0
  %4 = extractvalue { <8 x i16>, <8 x i16> } %2, 1
  %5 = bitcast <8 x i16> %3 to <16 x i8>
  %6 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %5, ptr %dst1, i32 16)
  %7 = bitcast <8 x i16> %4 to <16 x i8>
  %8 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %7, ptr %dst2, i32 16)
  ret void
}

declare { <8 x i16>, <8 x i16> } @llvm.riscv.esp.vext.u8.m(<16 x i8>) #1

define dso_local void @test_vext_u16_a(ptr noundef %src, ptr noundef %dst1, ptr noundef %dst2) local_unnamed_addr #0 {
; ASM-LABEL: test_vext_u16_a:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vext.u16 q0, q1, q0
; ASM-NEXT:    esp.vst.128.ip q0, a1, 16
; ASM-NEXT:    esp.vst.128.ip q1, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = bitcast <16 x i8> %1 to <8 x i16>
  %3 = tail call { <4 x i32>, <4 x i32> } @llvm.riscv.esp.vext.u16.m(<8 x i16> %2)
  %4 = extractvalue { <4 x i32>, <4 x i32> } %3, 0
  %5 = extractvalue { <4 x i32>, <4 x i32> } %3, 1
  %6 = bitcast <4 x i32> %4 to <16 x i8>
  %7 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %6, ptr %dst1, i32 16)
  %8 = bitcast <4 x i32> %5 to <16 x i8>
  %9 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %8, ptr %dst2, i32 16)
  ret void
}

declare { <4 x i32>, <4 x i32> } @llvm.riscv.esp.vext.u16.m(<8 x i16>) #1

declare { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr, i32) #2

declare ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8>, ptr, i32) #3

attributes #0 = { "target-features"="+32bit,+xespv" }
attributes #1 = { nounwind }
attributes #2 = { nounwind }
attributes #3 = { nounwind }


