============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 23 2023  01:29:50 pm
  Module:                 cv32e40s_core
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                       0  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                          0    0.00                      0.00  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                                0    0.00                      0.00  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                             0    0.00                         -  
 Total Ungated Flip-flops                        2623  100.00                         -  
 Enable not found                                2622   99.96                         -  
 Driven by a timing_model/Unresolved instance       1    0.04                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                2623  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
4-bit     0          0        0 (0.00%)    0 (0.00%)   
2-bit     0          0        0 (0.00%)    0 (0.00%)   
1-bit     2623       2623     0 (0.00%)    2623 (100.00%) 
----------------------------------------------------------


