Warning (10273): Verilog HDL warning at testbench.sv(40): extended using "x" or "z" File: C:/Users/ralia/Desktop/git/csa-2022/lab02/lab02_01/testbench.sv Line: 40
