Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun  4 16:47:53 2019
| Host         : pietro-laptop running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file des_cracker.timing.rpt
| Design       : des_cracker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.363       -5.742                     74                34270        0.024        0.000                      0                34270        1.520        0.000                       0                 17126  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.363       -5.742                     74                34270        0.024        0.000                      0                34270        1.520        0.000                       0                 17126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           74  Failing Endpoints,  Worst Slack       -0.363ns,  Total Violation       -5.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.363ns  (required time - arrival time)
  Source:                 des_cracker/U0/c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.384ns (46.511%)  route 2.742ns (53.489%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17126, routed)       1.674     2.982    des_cracker/U0/aclk
    SLICE_X16Y46         FDRE                                         r  des_cracker/U0/c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.478     3.460 r  des_cracker/U0/c_reg[13]/Q
                         net (fo=12, routed)          1.041     4.501    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].reg_des_ciph_i/eq0_carry__4[13]
    SLICE_X22Y47         LUT6 (Prop_lut6_I4_O)        0.298     4.799 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].reg_des_ciph_i/eq0_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     4.799    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__1_0[0]
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.331 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.331    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__0_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.445 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.445    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__1_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.559 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.560    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__2_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.674 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.674    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__3_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.831 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq0_carry__4/CO[1]
                         net (fo=1, routed)           0.957     6.788    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/eq4_out
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.329     7.117 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/FSM_sequential_c_state[1]_i_4/O
                         net (fo=1, routed)           0.264     7.381    des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/FSM_sequential_c_state[1]_i_4_n_0
    SLICE_X19Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.505 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[5].comparator_i/FSM_sequential_c_state[1]_i_3/O
                         net (fo=2, routed)           0.478     7.984    des_cracker/U0/des_ctrl_0/counter_0/FSM_sequential_c_state_reg[1]_1
    SLICE_X18Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.108 r  des_cracker/U0/des_ctrl_0/counter_0/FSM_sequential_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.108    des_cracker/U0/des_ctrl_0/counter_0_n_0
    SLICE_X18Y50         FDRE                                         r  des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17126, routed)       1.491     7.683    des_cracker/U0/des_ctrl_0/aclk
    SLICE_X18Y50         FDRE                                         r  des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[1]/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.083     7.716    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.029     7.745    des_cracker/U0/des_ctrl_0/FSM_sequential_c_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 -0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[13].reg_d_i/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.954%)  route 0.221ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17126, routed)       0.553     0.894    des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[13].reg_d_i/aclk
    SLICE_X22Y66         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[13].reg_d_i/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[13].reg_d_i/q_reg[6]/Q
                         net (fo=2, routed)           0.221     1.256    des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/D[4]
    SLICE_X21Y63         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17126, routed)       0.824     1.194    des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/aclk
    SLICE_X21Y63         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/q_reg[8]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y63         FDRE (Hold_fdre_C_D)         0.072     1.232    des_cracker/U0/des_ctrl_0/des_wrap_gen[9].des_wrap_i/des_0/key_gen_0/gen_key_round[14].reg_d_i/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y44    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y41    des_cracker/U0/des_ctrl_0/des_wrap_gen[10].des_wrap_i/des_0/key_gen_0/gen_key_round[16].reg_c_i/q_reg[10]_srl2___U0_des_ctrl_0_des_wrap_gen_r_0/CLK



