	Command being timed: "mill -i xiangshan.runMain top.TopMain --target-dir build/rtl --config DefaultConfig --issue B --firtool-opt --repl-seq-mem --repl-seq-mem-file=XSTop.sv.conf --num-cores 1 --dump-fir --target systemverilog --split-verilog --firtool-opt -O=release --disable-annotation-unknown --lowering-options=explicitBitcast,disallowLocalVariables,disallowPortDeclSharing,locationInfoStyle=none --fpga-platform --disable-all --remove-assert --reset-gen --disable-always-basic-diff"
	User time (seconds): 951.48
	System time (seconds): 21.77
	Percent of CPU this job got: 415%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 3:54.23
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 20755764
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 103
	Minor (reclaiming a frame) page faults: 9672366
	Voluntary context switches: 5505391
	Involuntary context switches: 170193
	Swaps: 0
	File system inputs: 346680
	File system outputs: 2803976
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
