// Seed: 2274374441
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6
);
  logic id_8 = id_8 == id_5;
  parameter id_9 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_6 = 32'd98,
    parameter id_8 = 32'd49
) (
    input tri id_0,
    input supply0 id_1,
    input tri1 _id_2,
    output supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    input uwire _id_6,
    output supply0 id_7,
    input supply0 _id_8
);
  supply1 [1  |  id_6  -  1 'd0 : id_8  &&  id_2] id_10;
  wire [-1 : 1 'b0] id_11;
  supply1 id_12;
  assign id_12 = 1;
  assign id_10 = 1;
  always @(negedge "") begin : LABEL_0
    assign id_3 = 1;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_7,
      id_4,
      id_1,
      id_4
  );
endmodule
