/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [2:0] _06_;
  wire [16:0] _07_;
  wire [2:0] _08_;
  wire [9:0] _09_;
  wire [23:0] _10_;
  reg [6:0] _11_;
  wire [27:0] _12_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [20:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [29:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_7z);
  assign celloutsig_1_2z = ~(in_data[178] | in_data[185]);
  assign celloutsig_0_6z = ~in_data[89];
  assign celloutsig_0_11z = ~celloutsig_0_3z;
  assign celloutsig_0_32z = ~((celloutsig_0_6z | celloutsig_0_20z) & celloutsig_0_7z);
  assign celloutsig_0_45z = ~((_00_ | celloutsig_0_28z) & celloutsig_0_1z[4]);
  assign celloutsig_0_58z = ~((celloutsig_0_45z | celloutsig_0_7z) & celloutsig_0_53z);
  assign celloutsig_0_71z = ~((celloutsig_0_38z[1] | celloutsig_0_18z) & celloutsig_0_45z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[183]) & celloutsig_1_0z[10]);
  assign celloutsig_1_4z = ~((_02_ | _02_) & celloutsig_1_3z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_12z) & _02_);
  assign celloutsig_0_18z = ~((celloutsig_0_10z | _03_) & celloutsig_0_8z);
  assign celloutsig_0_22z = ~((celloutsig_0_6z | celloutsig_0_11z) & celloutsig_0_8z);
  assign celloutsig_0_31z = ~((celloutsig_0_20z | celloutsig_0_12z) & celloutsig_0_13z[0]);
  assign celloutsig_0_93z = ~((celloutsig_0_58z | celloutsig_0_80z) & (celloutsig_0_23z | celloutsig_0_71z));
  assign celloutsig_0_27z = ~((_04_ | celloutsig_0_6z) & (celloutsig_0_1z[2] | celloutsig_0_15z[5]));
  assign celloutsig_0_33z = { _05_[2:1], _03_ } + { _06_[2:1], celloutsig_0_23z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z } + { _08_[2:1], celloutsig_1_6z };
  assign celloutsig_1_16z = { in_data[123:112], celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z } + { celloutsig_1_9z[13:3], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[94:91], celloutsig_0_0z } + in_data[49:40];
  assign celloutsig_0_29z = { _09_[9:1], celloutsig_0_2z } + { celloutsig_0_0z[5:2], celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_9z };
  reg [7:0] _34_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 8'h00;
    else _34_ <= in_data[70:63];
  assign { _05_[2:1], _03_, _07_[12], _06_[2:1], _00_, _07_[8] } = _34_;
  reg [23:0] _35_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _35_ <= 24'h000000;
    else _35_ <= { in_data[170:160], celloutsig_1_0z };
  assign { _10_[23:22], _08_[2:1], _10_[19:8], _02_, _10_[6:0] } = _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 7'h00;
    else _11_ <= { in_data[129], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  reg [27:0] _37_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _37_ <= 28'h0000000;
    else _37_ <= { in_data[73:47], celloutsig_0_21z };
  assign { _12_[27:24], _09_[9:1], _12_[14], _01_, _12_[12:9], _04_, _12_[7:0] } = _37_;
  assign celloutsig_0_0z = in_data[32:27] & in_data[30:25];
  assign celloutsig_0_15z = { _05_[1], _03_, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z } & { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_24z = celloutsig_0_17z[7:1] & { in_data[34:32], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_23z };
  assign celloutsig_0_40z = { celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_36z[7:5], celloutsig_0_11z };
  assign celloutsig_0_48z = { celloutsig_0_38z[1:0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_42z, celloutsig_0_41z } / { 1'h1, _05_[1], _03_, _07_[12], _06_[2:1], _00_, _07_[8], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_0z[4:1], celloutsig_0_5z } == celloutsig_0_1z[5:1];
  assign celloutsig_1_15z = { _10_[10:8], _02_, _10_[6:3] } == { _11_[4:2], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_10z = in_data[130:127] && { _10_[17:16], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:6] && celloutsig_0_1z[9:7];
  assign celloutsig_1_12z = { _10_[22], _08_[2:1], _10_[19:14], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z } || { in_data[189:165], celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_15z[6:1] || { celloutsig_0_1z[6:2], celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_17z[1:0], celloutsig_0_12z } || { celloutsig_0_29z[6:5], celloutsig_0_28z };
  assign celloutsig_0_5z = { celloutsig_0_1z[9:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } < { in_data[51:50], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_9z = { _05_[2:1], _03_, celloutsig_0_3z } < { _06_[2:1], _00_, _07_[8] };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z } < { in_data[45], celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_23z = celloutsig_0_15z[3:1] < { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_28z = { _12_[1:0], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_18z } < { celloutsig_0_1z[9:2], celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_36z = { celloutsig_0_29z[8:1], celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_10z } % { 1'h1, _12_[12:9], _04_, _12_[7:3] };
  assign celloutsig_0_38z = { celloutsig_0_36z[9], celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_31z } % { 1'h1, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_0_49z = { celloutsig_0_48z[1:0], celloutsig_0_10z } % { 1'h1, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_1_19z = { _11_, celloutsig_1_10z, celloutsig_1_9z } % { 1'h1, in_data[111:101], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_9z = { in_data[159:152], _11_, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z } * in_data[128:107];
  assign celloutsig_0_13z = celloutsig_0_1z[3:0] * celloutsig_0_0z[4:1];
  assign celloutsig_0_62z = { _06_[2:1], _00_ } != celloutsig_0_34z;
  assign celloutsig_0_19z = celloutsig_0_13z != { _06_[1], _00_, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_42z = celloutsig_0_1z[9:3] !== { celloutsig_0_40z[2:0], celloutsig_0_38z };
  assign celloutsig_0_53z = celloutsig_0_51z[3] & celloutsig_0_27z;
  assign celloutsig_1_5z = celloutsig_1_0z[12] & celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_0z[5] & celloutsig_0_7z;
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[39:35] };
  assign celloutsig_0_41z = | { celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_1_6z = | celloutsig_1_0z[11:7];
  assign celloutsig_0_16z = | celloutsig_0_13z;
  assign celloutsig_0_25z = | { celloutsig_0_13z[2:0], celloutsig_0_6z };
  assign celloutsig_0_92z = ~^ celloutsig_0_15z;
  assign celloutsig_1_14z = ~^ { celloutsig_1_7z[2], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_16z[8:6], celloutsig_1_2z };
  assign celloutsig_0_12z = ~^ { _03_, _07_[12], _06_[2:1], _00_, _07_[8] };
  assign celloutsig_1_0z = in_data[162:150] >> in_data[188:176];
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_14z } >> { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_24z[4:3], celloutsig_0_5z } ^ { celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_30z };
  assign celloutsig_0_51z = { celloutsig_0_33z, celloutsig_0_25z } ^ { celloutsig_0_0z[2], celloutsig_0_49z };
  assign celloutsig_0_35z = ~((celloutsig_0_7z & celloutsig_0_30z) | celloutsig_0_3z);
  assign celloutsig_0_80z = ~((celloutsig_0_48z[7] & celloutsig_0_62z) | celloutsig_0_14z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[0] & celloutsig_0_5z) | celloutsig_0_8z);
  assign _05_[0] = _03_;
  assign _06_[0] = celloutsig_0_23z;
  assign { _07_[15:13], _07_[11:9], _07_[7:1] } = { _05_[2:1], _03_, _06_[2:1], _00_, celloutsig_0_24z };
  assign _08_[0] = celloutsig_1_6z;
  assign _09_[0] = celloutsig_0_2z;
  assign { _10_[21:20], _10_[7] } = { _08_[2:1], _02_ };
  assign { _12_[23:15], _12_[13], _12_[8] } = { _09_[9:1], _01_, _04_ };
  assign { out_data[128], out_data[125:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
