

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_output'
================================================================
* Date:           Tue Oct 12 03:34:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- output  |        4|        4|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_AXIS_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%buffer_1_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_2_1_reload"   --->   Operation 7 'read' 'buffer_1_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buffer_1_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_1_1_reload"   --->   Operation 8 'read' 'buffer_1_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buffer_1_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_0_1_reload"   --->   Operation 9 'read' 'buffer_1_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [main.cpp:175]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.51ns)   --->   "%icmp_ln175 = icmp_eq  i2 %i_2, i2 3" [main.cpp:175]   --->   Operation 13 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%add_ln175 = add i2 %i_2, i2 1" [main.cpp:175]   --->   Operation 14 'add' 'add_ln175' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %.split9, void %.loopexit61.loopexit.exitStub" [main.cpp:175]   --->   Operation 15 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln175 = store i2 %add_ln175, i2 %i" [main.cpp:175]   --->   Operation 16 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.84>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = phi i1 %or_ln177, void %.split9, i1 0, void %newFuncRoot" [main.cpp:177]   --->   Operation 17 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 19 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [main.cpp:175]   --->   Operation 20 'specloopname' 'specloopname_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %buffer_1_0_1_reload_read, i32 %buffer_1_1_1_reload_read, i32 %buffer_1_2_1_reload_read, i2 %i_2" [main.cpp:176]   --->   Operation 21 'mux' 'tmp_s' <Predicate = (!icmp_ln175)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.51ns)   --->   "%icmp_ln177 = icmp_eq  i2 %i_2, i2 2" [main.cpp:177]   --->   Operation 22 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln175)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.33ns)   --->   "%or_ln177 = or i1 %icmp_ln177, i1 %empty" [main.cpp:177]   --->   Operation 23 'or' 'or_ln177' <Predicate = (!icmp_ln175)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_s" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %or_ln177, i32 %bitcast_ln174" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %tmp_9" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'zext' 'zext_ln174' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %M_AXIS_V, i64 %zext_ln174" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = (!icmp_ln175)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_1_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_1_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_1_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_AXIS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
buffer_1_2_1_reload_read (read             ) [ 011]
buffer_1_1_1_reload_read (read             ) [ 011]
buffer_1_0_1_reload_read (read             ) [ 011]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 011]
i_2                      (load             ) [ 011]
icmp_ln175               (icmp             ) [ 011]
add_ln175                (add              ) [ 000]
br_ln175                 (br               ) [ 000]
store_ln175              (store            ) [ 000]
empty                    (phi              ) [ 011]
specpipeline_ln0         (specpipeline     ) [ 000]
empty_19                 (speclooptripcount) [ 000]
specloopname_ln175       (specloopname     ) [ 000]
tmp_s                    (mux              ) [ 000]
icmp_ln177               (icmp             ) [ 000]
or_ln177                 (or               ) [ 011]
bitcast_ln174            (bitcast          ) [ 000]
tmp_9                    (bitconcatenate   ) [ 000]
zext_ln174               (zext             ) [ 000]
write_ln174              (write            ) [ 000]
br_ln0                   (br               ) [ 011]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_1_0_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer_1_1_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_1_2_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_AXIS_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buffer_1_2_1_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buffer_1_1_1_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_1_0_1_reload_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_1_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="33" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="empty_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="empty_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_2_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln175_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln175_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln175_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="0" index="3" bw="32" slack="1"/>
<pin id="122" dir="0" index="4" bw="2" slack="1"/>
<pin id="123" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln177_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="1"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="or_ln177_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln177/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bitcast_ln174_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln174_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="33" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="buffer_1_2_1_reload_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_2_1_reload_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="buffer_1_1_1_reload_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_1_1_reload_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="buffer_1_0_1_reload_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1_0_1_reload_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln175_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="185" class="1005" name="or_ln177_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln177 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="85" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="117" pin="5"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="130" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="156"><net_src comp="52" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="163"><net_src comp="56" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="168"><net_src comp="62" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="173"><net_src comp="68" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="178"><net_src comp="97" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="130" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V | {2 }
 - Input state : 
	Port: mlp_dance3_Pipeline_output : buffer_1_0_1_reload | {1 }
	Port: mlp_dance3_Pipeline_output : buffer_1_1_1_reload | {1 }
	Port: mlp_dance3_Pipeline_output : buffer_1_2_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln175 : 2
		add_ln175 : 2
		br_ln175 : 3
		store_ln175 : 3
	State 2
		or_ln177 : 1
		bitcast_ln174 : 1
		tmp_9 : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln175_fu_100          |    0    |    8    |
|          |          icmp_ln177_fu_125          |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|    mux   |             tmp_s_fu_117            |    0    |    14   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln175_fu_106          |    0    |    9    |
|----------|-------------------------------------|---------|---------|
|    or    |           or_ln177_fu_130           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          | buffer_1_2_1_reload_read_read_fu_56 |    0    |    0    |
|   read   | buffer_1_1_1_reload_read_read_fu_62 |    0    |    0    |
|          | buffer_1_0_1_reload_read_read_fu_68 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_74       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|             tmp_9_fu_140            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |          zext_ln174_fu_148          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    41   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|buffer_1_0_1_reload_read_reg_170|   32   |
|buffer_1_1_1_reload_read_reg_165|   32   |
|buffer_1_2_1_reload_read_reg_160|   32   |
|          empty_reg_81          |    1   |
|           i_2_reg_175          |    2   |
|            i_reg_153           |    2   |
|       icmp_ln175_reg_181       |    1   |
|        or_ln177_reg_185        |    1   |
+--------------------------------+--------+
|              Total             |   103  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   103  |    -   |
+-----------+--------+--------+
|   Total   |   103  |   41   |
+-----------+--------+--------+
