Blair, G. M. 1992. PLA design for single-clock CMOS. IEEE J. Solid-State Circ. 27, 1211--1213.
Cadence. 1999. Virtuoso---Layout Editor. http://www.cadence.com/.
Dhong, Y. B. and Tsang, C. P. 1992. High speed CMOS POS PLA using predischarged OR array and charge sharing AND array. IEEE Trans. Circ. Syst. II: Analog and Digital Signal Processing 39, 557--564.
Chunjie Duan , Sunil P. Khatri, Exploiting Crosstalk to Speed up On-Chip Buses, Proceedings of the conference on Design, automation and test in Europe, p.20778, February 16-20, 2004
Harris, D. and Grutkowski, T. 2004. Advanced domino circuit design. In Tutorial Note of the Design Automation and Test in Europe Conference. ACM Press, Paris, France.
I. H.-R. Jiang , Yao-Wen Chang , Jing-Yang Jou, Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.999-1010, November 2006[doi>10.1109/43.863640]
Sunil P. Khatri , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Khatri, S. P., Brayton, R. K., and Sangiovanni-Vincentelli, A. 2001. Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics. Springer, New York.
Sunil P. Khatri , Amit Mehrotra , Robert K. Brayton , Ralf H. J. M. Otten , Alberto Sangiovanni-Vincentelli, A novel VLSI layout fabric for deep sub-micron applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.491-496, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309985]
Ki-Wook Kim , Unni Narayanan , Sung-Mo Kang, Domino logic synthesis minimizing crosstalk, Proceedings of the 37th Annual Design Automation Conference, p.280-285, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337419]
Sang-Hoon Lee , Dae Hwan Kim , Kyung Rok Kim , Jong Duk Lee , Byung-Gook Park , Young-Jin Gu , Gi-Young Yang , Jeong-Taek Kong, A practical SPICE model based on the physics and characteristics of realistic single-electron transistors, IEEE Transactions on Nanotechnology, v.1 n.4, p.226-232, December 2002[doi>10.1109/TNANO.2002.807394]
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Fan Mo , Robert K. Brayton, River PLAs: a regular circuit structure, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513970]
D. LaPotin , H. Ngo , I. Vo, Design Methodology for a 1.0 GHz Microprocessor, Proceedings of the International Conference on Computer Design, p.17, October 05-05, 1998
Sakurai, T. and Tamaru, K. 1983. Simple formulas for two and three dimensional capacitance. IEEE Trans. Electron Devices ED-30, 183--185.
Sellers, F. F., Hsiao, M. Y., and Bearnson, L. W. 1968. Analyzing errors with the Boolean difference. IEEE Trans. Comput. C-17, 7 (July), 676--683.
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep., Univ. of California Berkeley. May. Memorandum No. UCB/ERL M92/41.
Kenneth L. Shepard , Vinod Narayanan, Noise in deep submicron digital design, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.524-531, November 10-14, 1996, San Jose, California, USA
Synopsis. 2001. Star-Hspice. http://www.synopsis.com/.
Tzyy-Kuen Tien , Chih-Shen Tsai , Shih-Chieh Chang , Chingwei Yeh, Power minimization for dynamic PLAs, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120779]
Tzyy-Kuen Tien , Shih-Chieh Chang , Tong-Kai Tsai, Crosstalk alleviation for dynamic PLAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.12, p.1416-1424, November 2006[doi>10.1109/TCAD.2002.804384]
Hsiao-Ping Tseng , Louis Scheffer , Carl Sechen, Timing and crosstalk driven area routing, Proceedings of the 35th annual Design Automation Conference, p.378-381, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277148]
UCB Device Group. 2002. Berkeley Predictive Technology Model. http://www-device.eecs.berkeley.edu/~ptm/.
A. Vittal , M. Marek-Sadowska, Crosstalk reduction for VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.290-298, November 2006[doi>10.1109/43.594834]
Wang, C. C., Wu, C. F., Hwang, R. T., and Kao, C. H. 1999. A low-power and high-speed dynamic PLA circuit configuration for single-clock CMOS. IEEE Trans. Circ. Syst. I: Fundamental Theory and Applications 46, 857--861.
Wang, J. S., Chang, C. R., and Yeh, C. 2001. Analysis and design of high-speed and low-power CMOS PLAs. IEEE J. Solid-State Circ. 36, 1250--1262.
Hai Zhou , D. F. Wong, Global routing with crosstalk constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.11, p.1683-1688, November 2006[doi>10.1109/43.806813]
