Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Newmeyer, L., Wilde, D., Nelson, B., Wirthlin, M.","Efficient processing of phased array radar in sense and avoid application using heterogeneous computing",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577322,"","",,,10.1109/FPL.2016.7577322,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994890272&doi=10.1109%2fFPL.2016.7577322&partnerID=40&md5=9d4065204a520f4ea3d49eb4cd01b41d",Conference Paper,Scopus,2-s2.0-84994890272
"Townsend, T., Nelson, B., Wirthlin, M.","An XDL alternative for interfacing RapidSmith and Vivado",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577385,"","",,,10.1109/FPL.2016.7577385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994803115&doi=10.1109%2fFPL.2016.7577385&partnerID=40&md5=46005b342f79c00024f0189b50a08e00",Conference Paper,Scopus,2-s2.0-84994803115
"Haroldsen, T., Nelson, B., Hutchings, B.","RapidSmith 2: A framework for BEL-level CAD exploration on Xilinx FPGAs",2015,"FPGA 2015 - 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"66","69",,3,10.1145/2684746.2689085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962850880&doi=10.1145%2f2684746.2689085&partnerID=40&md5=3b75ee986dda69bbaddbd016dd2e322c",Conference Paper,Scopus,2-s2.0-84962850880
"White, B., Nelson, B.","TINCR-A custom CAD tool framework for Vivado",2014,"2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014",,, 7032560,"","",,4,10.1109/ReConFig.2014.7032560,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946693060&doi=10.1109%2fReConFig.2014.7032560&partnerID=40&md5=d91f7c34e78d894fa0df050d97656cc0",Conference Paper,Scopus,2-s2.0-84946693060
"Harding, A., Ellsworth, K., Nelson, B., Wirthlin, M.","Characterization and mitigation of the MGT-based aurora protocol in a radiation environment",2013,"IEEE Radiation Effects Data Workshop",,, 6658186,"","",,1,10.1109/REDW.2013.6658186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892185111&doi=10.1109%2fREDW.2013.6658186&partnerID=40&md5=d09604f252a0609f0d158e093ca1ffa5",Conference Paper,Scopus,2-s2.0-84892185111
"Lavin, C., Nelson, B., Hutchings, B.","Improving clock-rate of hard-macro designs",2013,"FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",,, 6718361,"246","253",,2,10.1109/FPT.2013.6718361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894148319&doi=10.1109%2fFPT.2013.6718361&partnerID=40&md5=e39b6999df660a24a700ac4929e4e9eb",Conference Paper,Scopus,2-s2.0-84894148319
"Monreal, R., Swift, G., Wang, Y.C., Wirthlin, M., Nelson, B.","Single event effect rate analysis and upset characterization of FPGA digital signal processors",2013,"IEEE Radiation Effects Data Workshop",,, 6658210,"","",,1,10.1109/REDW.2013.6658210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892182451&doi=10.1109%2fREDW.2013.6658210&partnerID=40&md5=d24ee934bcaf3df8b3363bd25ed02936",Conference Paper,Scopus,2-s2.0-84892182451
"Li, Y., Nelson, B., Wirthlin, M.","Reliability Models for SEC/DED Memory with Scrubbing in FPGA-Based Designs",2013,"IEEE Transactions on Nuclear Science","60","4", 6495513,"2720","2727",,9,10.1109/TNS.2013.2251902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882868095&doi=10.1109%2fTNS.2013.2251902&partnerID=40&md5=f0da0d83493c76a90f0758f039d7c0e0",Article,Scopus,2-s2.0-84882868095
"Lavin, C., Nelson, B., Hutchings, B.","Impact of hard macro size on FPGA clock rate and place/route time",2013,"2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",,, 6645510,"","",,6,10.1109/FPL.2013.6645510,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898627415&doi=10.1109%2fFPL.2013.6645510&partnerID=40&md5=79557029c740b5e6ba2da92d3daff9fb",Conference Paper,Scopus,2-s2.0-84898627415
"Haroldsen, T., Nelson, B., White, B.","Rapid FPGA design prototyping through preservation of system logic: A case study",2013,"2013 23rd International Conference on Field Programmable Logic and Applications, FPL 2013 - Proceedings",,, 6645539,"","",,2,10.1109/FPL.2013.6645539,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898627408&doi=10.1109%2fFPL.2013.6645539&partnerID=40&md5=df55c92127e19225156616b03658e4a7",Conference Paper,Scopus,2-s2.0-84898627408
"Warnick, G.M., Magleby, S.P., Nelson, B.E.","Developing a pervasive, college-wide approach to integrating achievement of global competence into the curriculum",2012,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",13,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865024700&partnerID=40&md5=09509450d81c9de3ea05aaf2ffd1fbfa",Conference Paper,Scopus,2-s2.0-84865024700
"Ghosh, S., Nelson, B.","XDL-based module generators for rapid FPGA design implementation",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044786,"64","69",,3,10.1109/FPL.2011.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455168468&doi=10.1109%2fFPL.2011.22&partnerID=40&md5=b4ee1273a0b15cf25e306558b399a221",Conference Paper,Scopus,2-s2.0-80455168468
"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B.","RapidSmith: Do-it-yourself CAD tools for Xilinx FPGAs",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044842,"349","355",,59,10.1109/FPL.2011.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455168410&doi=10.1109%2fFPL.2011.69&partnerID=40&md5=3c3218601497d87938c180235e983187",Conference Paper,Scopus,2-s2.0-80455168410
"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B.","HMFlow: Accelerating FPGA compilation with hard macros for rapid prototyping",2011,"Proceedings - IEEE International Symposium on Field-Programmable Custom Computing Machines, FCCM 2011",,, 5771262,"117","124",,41,10.1109/FCCM.2011.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79958734459&doi=10.1109%2fFCCM.2011.17&partnerID=40&md5=5d49a0ffd0fdeeb659d9ddbe03917d2a",Conference Paper,Scopus,2-s2.0-79958734459
"Ellsworth, K., Haroldsen, T., Nelson, B., Wirthlin, M.","Dual channel architecture for reliable FPGA high speed serial links",2011,"IEEE Aerospace Conference Proceedings",,, 5747458,"","",,2,10.1109/AERO.2011.5747458,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955781689&doi=10.1109%2fAERO.2011.5747458&partnerID=40&md5=c25555ec6704bc1bc5cd269209992cc0",Conference Paper,Scopus,2-s2.0-79955781689
"Fomin, S., Debrunner, J., Mazurenko, A., Nelson, B.","Steady state visco-elastic rimming flow",2011,"Applied Mathematical Modelling","35","4",,"1846","1860",,4,10.1016/j.apm.2010.10.014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650282707&doi=10.1016%2fj.apm.2010.10.014&partnerID=40&md5=b170b288ce96cc91c1645fdc5efd49cc",Article,Scopus,2-s2.0-78650282707
"Li, Y., Nelson, B., Wirthlin, M.","Synchronization techniques for crossing multiple clock domains in FPGA-based TMR circuits",2010,"IEEE Transactions on Nuclear Science","57","6 PART 1", 5658028,"3506","3514",,7,10.1109/TNS.2010.2086075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650366600&doi=10.1109%2fTNS.2010.2086075&partnerID=40&md5=37c2dad49d80bdf6570ab511bef0b47e",Conference Paper,Scopus,2-s2.0-78650366600
"Rice, M., Nelson, B., Padilla, M., Havican, J.","On the use of rapid prototyping for designing PCM/FM demodulators in FPGAS",2010,"Proceedings of the International Telemetering Conference","46",,,"","",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877951074&partnerID=40&md5=550a086f85176eeb2174d12e29e7bf53",Conference Paper,Scopus,2-s2.0-84877951074
"Lavin, C., Padilla, M., Lundrigan, P., Nelson, B., Hutchings, B.","Rapid prototyping tools for FPGA designs: RapidSmith",2010,"Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10",,, 5681429,"353","356",,29,10.1109/FPT.2010.5681429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551549324&doi=10.1109%2fFPT.2010.5681429&partnerID=40&md5=adb91191b4dec5cc50fe4290ca813abb",Conference Paper,Scopus,2-s2.0-79551549324
"Lavin, C., Padilla, M., Ghosh, S., Nelson, B., Hutchings, B., Wirthlin, M.","Using hard macros to reduce FPGA compilation time",2010,"Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010",,, 5694290,"438","441",,7,10.1109/FPL.2010.90,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951740392&doi=10.1109%2fFPL.2010.90&partnerID=40&md5=6774192dd4cfd190e0009673aee2b1e8",Conference Paper,Scopus,2-s2.0-79951740392
"Arnesen, A., Ellsworth, K., Gibelyou, D., Haroldsen, T., Havican, J., Padilla, M., Nelson, B., Rice, M., Wirthlin, M.","Increasing design productivity through core reuse, meta-data encapsulation, and synthesis",2010,"Proceedings - 2010 International Conference on Field Programmable Logic and Applications, FPL 2010",,, 5694307,"538","543",,6,10.1109/FPL.2010.106,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951766080&doi=10.1109%2fFPL.2010.106&partnerID=40&md5=126dc4646cc557ebb8ab51caba3bed91",Conference Paper,Scopus,2-s2.0-79951766080
"Wei, Z., Lee, D.-J., Nelson, B.E., Archibald, J.K.","Hardware-friendly vision algorithms for embedded obstacle detection applications",2010,"IEEE Transactions on Circuits and Systems for Video Technology","20","11", 5604285,"1577","1589",,4,10.1109/TCSVT.2010.2087451,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149315332&doi=10.1109%2fTCSVT.2010.2087451&partnerID=40&md5=dcf625a2fd2b6ccf83b6ca73887c8e34",Article,Scopus,2-s2.0-78149315332
"Todd, R., Lewis, R., Nelson, J., Nelson, B., Miles, M.","A preliminary report on uniform outcomes assessment of a college-wide set of international programs",2010,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",17,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955938146&partnerID=40&md5=300fc60204a575ad97580553453c2870",Conference Paper,Scopus,2-s2.0-77955938146
"Anderson, J.-P., Nelson, B., Wirthlin, M.","Using statistical models with duplication and compare for reduced cost FPGA reliability",2010,"IEEE Aerospace Conference Proceedings",,, 5446660,"","",,3,10.1109/AERO.2010.5446660,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952857708&doi=10.1109%2fAERO.2010.5446660&partnerID=40&md5=4b2926ec93b4d366e351dfef60e4fda7",Conference Paper,Scopus,2-s2.0-77952857708
"Bodily, J., Nelson, B., Wei, Z., Lee, D.-J., Chase, J.","A comparison study on implementing optical flow and digital communications on FPGAs and GPUs",2010,"ACM Transactions on Reconfigurable Technology and Systems","3","2", 6,"","",,11,10.1145/1754386.1754387,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860871558&doi=10.1145%2f1754386.1754387&partnerID=40&md5=df80725e466d24c1f4651a28f6e33d18",Article,Scopus,2-s2.0-84860871558
"Lee, D.-J., Merrell, P., Wei, Z., Nelson, B.E.","Two-frame structure from motion using optical flow probability distributions for unmanned air vehicle obstacle avoidance",2010,"Machine Vision and Applications","21","3",,"229","240",,8,10.1007/s00138-008-0148-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953362201&doi=10.1007%2fs00138-008-0148-9&partnerID=40&md5=2761341021e7a6bc5094f27224884477",Article,Scopus,2-s2.0-77953362201
"Hutchings, B., Nelson, B., West, S., Curtis, R.","Optical flow on the Ambric Massively Parallel Processor Array (MPPA)",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290939,"141","148",,5,10.1109/FCCM.2009.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349121710&doi=10.1109%2fFCCM.2009.21&partnerID=40&md5=734d903698af1b7687d704d3941c305c",Conference Paper,Scopus,2-s2.0-74349121710
"Rice, M., Padilla, M., Nelson, B.","On FM demodulators in software defined radios using FPGAs",2009,"Proceedings - IEEE Military Communications Conference MILCOM",,, 5379759,"","",,7,10.1109/MILCOM.2009.5379759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951496096&doi=10.1109%2fMILCOM.2009.5379759&partnerID=40&md5=f992134b4eb13fe232ac8c10a197828d",Conference Paper,Scopus,2-s2.0-77951496096
"Hutchings, B., Nelson, B., West, S., Curtis, R.","Comparing fine-grained performance On the ambric MPPA against an FPGA",2009,"FPL 09: 19th International Conference on Field Programmable Logic and Applications",,, 5272505,"174","179",,6,10.1109/FPL.2009.5272505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449894120&doi=10.1109%2fFPL.2009.5272505&partnerID=40&md5=8f9ea797bac1153f3b582b89d5c32727",Conference Paper,Scopus,2-s2.0-70449894120
"Lee, D.J., Merrell, P.C., Nelson, B.E., Wei, Z.","Multi-frame structure from motion using optical flow probability distributions",2009,"Neurocomputing","72","4-6",,"1032","1041",,4,10.1016/j.neucom.2008.04.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58149477900&doi=10.1016%2fj.neucom.2008.04.013&partnerID=40&md5=31f1db6938932c88532d593e507f9567",Article,Scopus,2-s2.0-58149477900
"Hutchings, B.L., Nelson, B.E.","Implementing Applications with FPGAs",2008,"Reconfigurable Computing",,,,"439","454",,,10.1016/B978-012370522-8.50029-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882489292&doi=10.1016%2fB978-012370522-8.50029-7&partnerID=40&md5=aba10333953b4688cd0aad5955ad3d3b",Book Chapter,Scopus,2-s2.0-84882489292
"Nelson, B., Hutchings, B.","The JHDL Design and Debug System",2008,"Reconfigurable Computing",,,,"255","273",,,10.1016/B978-012370522-8.50017-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882540577&doi=10.1016%2fB978-012370522-8.50017-0&partnerID=40&md5=50845bc6cc3f47a418bf03e954155884",Book Chapter,Scopus,2-s2.0-84882540577
"Lavin, C., Nelson, B., Palmer, J., Rice, M.","An FPGA-based space-time coded telemetry receiver",2008,"National Aerospace and Electronics Conference, Proceedings of the IEEE",,, 4806555,"250","256",,4,10.1109/NAECON.2008.4806555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749179865&doi=10.1109%2fNAECON.2008.4806555&partnerID=40&md5=17fbd95e319726b78cfb88eca4f67389",Conference Paper,Scopus,2-s2.0-66749179865
"Wei, Z., Lee, D.-J., Nelson, B.E., Lillywhite, K.D.","Accurate optical flow sensor for obstacle avoidance",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5358 LNCS","PART 1",,"240","247",,1,10.1007/978-3-540-89639-5_23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68649096608&doi=10.1007%2f978-3-540-89639-5_23&partnerID=40&md5=fe69c8336fe8c23b5233e4bee0422630",Conference Paper,Scopus,2-s2.0-68649096608
"Wei, Z., Lee, D.-J., Nelson, B.E., Archibald, J.K.","Real-time accurate optical flow-based motion sensor",2008,"Proceedings - International Conference on Pattern Recognition",,, 4761126,"","",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957950717&partnerID=40&md5=f2a1020d4ab8d2af9d2f84e12a3c7f93",Conference Paper,Scopus,2-s2.0-77957950717
"Chase, J., Nelson, B., Bodily, J., Wei, Z., Lee, D.-J.","Real-time optical flow calculations on FPGA and GPU architectures: A comparison study",2008,"Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'08",,, 4724900,"173","182",,35,10.1109/FCCM.2008.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60349107125&doi=10.1109%2fFCCM.2008.24&partnerID=40&md5=84112059bea1ddd93e6521b601d58879",Conference Paper,Scopus,2-s2.0-60349107125
"Nelson, B., Wirthlin, M., Hutchings, B., Athanas, P., Bohner, S.","Design Productivity for configurable computing",2008,"Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 2008",,,,"57","66",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62649168371&partnerID=40&md5=5ba9ddf59d97c1193eb89864278bbfeb",Conference Paper,Scopus,2-s2.0-62649168371
"Nelson, B.E., Hutchings, B.L., Wirthlin, M.J.","Design, debug, deploy: The creation of configurable computing applications",2008,"Journal of Signal Processing Systems","53","1-2 SPEC. ISS.",,"187","196",,,10.1007/s11265-008-0167-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249112776&doi=10.1007%2fs11265-008-0167-9&partnerID=40&md5=e11647b63e991fcb60ae66ad64eb679a",Conference Paper,Scopus,2-s2.0-54249112776
"Wei, Z.-Y., Lee, D.-J., Nelson, B.E.","A hardware-friendly adaptive tensor based optical flow algorithm",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4842 LNCS","PART 2",,"43","51",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38149113620&partnerID=40&md5=93690c1dc8030ef3ddeb1932a7ef27e2",Conference Paper,Scopus,2-s2.0-38149113620
"Wei, Z., Lee, D.-J., Nelson, B.E.","FPGA-based real-time optical flow algorithm design and implementation",2007,"Journal of Multimedia","2","5",,"38","45",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049115442&partnerID=40&md5=74f1ac2ec1ec540a8af4f4282c338675",Article,Scopus,2-s2.0-51049115442
"Palmer, J.M., Rice, M., Nelson, B.","A low-variance and low-complexity carrier-frequency-offset estimator using multiple pilot sequences",2007,"Proceedings - IEEE Military Communications Conference MILCOM",,, 4454903,"","",,1,10.1109/MILCOM.2007.4454903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949133745&doi=10.1109%2fMILCOM.2007.4454903&partnerID=40&md5=3b04ee7e2cec3caa9ca448114a2b781e",Conference Paper,Scopus,2-s2.0-47949133745
"Wei, Z., Lee, D.-J., Nelson, B., Martineau, M.","A fast and accurate tensor-based optical flow algorithm implemented in FPGA",2007,"Proceedings - IEEE Workshop on Applications of Computer Vision, WACV 2007",,, 4118747,"","",,18,10.1109/WACV.2007.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547196212&doi=10.1109%2fWACV.2007.5&partnerID=40&md5=bedf68e70b6034ace66506cd7d273669",Conference Paper,Scopus,2-s2.0-34547196212
"Nelson, B.E.","The mythical CCM: In search of usable (and resuable) FPGA-based general computing machines",2006,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 4019483,"5","11",,1,10.1109/ASAP.2006.65,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547452665&doi=10.1109%2fASAP.2006.65&partnerID=40&md5=4feb416d840546b59878334438387626",Conference Paper,Scopus,2-s2.0-34547452665
"Nelson, B., Palmer, J., Rice, M.","The design of an FPGA-Based MIMO receiver: Algorithmic and architectural interactions",2006,"Conference Record - Asilomar Conference on Signals, Systems and Computers",,, 4176934,"2036","2040",,,10.1109/ACSSC.2006.355124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049095633&doi=10.1109%2fACSSC.2006.355124&partnerID=40&md5=77f86dde7006dce9f570e4a80b491b98",Conference Paper,Scopus,2-s2.0-47049095633
"Lillywhite, K., Lee, D.-J., Tippetts, B., Fowers, S., Dennis, A., Nelson, B., Archibald, J.","An embedded vision system for an unmanned four-rotor helicopter",2006,"Proceedings of SPIE - The International Society for Optical Engineering","6384",, 63840G,"","",,7,10.1117/12.686776,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751289134&doi=10.1117%2f12.686776&partnerID=40&md5=6d6bb37e7ad198fb8db1794dd49699b4",Conference Paper,Scopus,2-s2.0-33751289134
"Hilton, C., Nelson, B.","PNoC: A flexible circuit-switched NoC for FPGA-based systems",2006,"IEE Proceedings: Computers and Digital Techniques","153","3",,"181","188",,55,10.1049/ip-cdt:20050175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646389545&doi=10.1049%2fip-cdt%3a20050175&partnerID=40&md5=69108b21893c3f28647a9a896a518816",Article,Scopus,2-s2.0-33646389545
"Hilton, C., Nelson, B.","A flexible circuit-switched NOC for FPGA-based systems",2005,"Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL","2005",, 1515721,"191","196",,3,10.1109/FPL.2005.1515721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746872222&doi=10.1109%2fFPL.2005.1515721&partnerID=40&md5=d984bb6d27a7c4ca581583dc5392e7e6",Conference Paper,Scopus,2-s2.0-33746872222
"Catanzaro, B., Nelson, B.","Higher radix floating-point representations for FPGA-based arithmetic",2005,"Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005","2005",, 1508536,"161","170",,16,10.1109/FCCM.2005.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746156102&doi=10.1109%2fFCCM.2005.43&partnerID=40&md5=8abcc25d1ef35fe9701548d0fd1d39f2",Conference Paper,Scopus,2-s2.0-33746156102
"Catanzaro, B.C., Nelson, B.E.","Choice of base revisited: Higher radices for FPGA-based floating-point computation",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"279","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344365603&partnerID=40&md5=f3d31d1b10403effd92fd6d7313fadb8",Conference Paper,Scopus,2-s2.0-20344365603
"Poetter, A., Hunter, J., Patterson, C., Athanas, P., Nelson, B., Steiner, N.","JHDLBits: The merging of two worlds",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"414","423",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646414546&partnerID=40&md5=bb3e7ee8905bb1a2d0e04666022f478b",Article,Scopus,2-s2.0-33646414546
"Palmer, J., Nelson, B.","A parallel FFT architecture for FPGAs",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"948","953",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947909299&partnerID=40&md5=a4ba4f3ce4102e4bae4a82f595ff869b",Conference Paper,Scopus,2-s2.0-84947909299
"Hutchings, B.L., Nelson, B.E.","GigaOp DSP on FPGA",2004,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","36","1",,"41","55",,5,10.1023/B:VLSI.0000008069.78914.5e,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742286210&doi=10.1023%2fB%3aVLSI.0000008069.78914.5e&partnerID=40&md5=4f91a30a9b5ff39e04431f1dbbf14cf9",Conference Paper,Scopus,2-s2.0-0742286210
"Wang, X., Nelson, B.E.","Tradeoffs of designing floating-point division and square root on Virtex FPGAs",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227255,"195","203",,32,10.1109/FPGA.2003.1227255,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942904204&doi=10.1109%2fFPGA.2003.1227255&partnerID=40&md5=e0aa2427f36f212b8916bede9e5e62d7",Conference Paper,Scopus,2-s2.0-84942904204
"Slade, A.L., Nelson, B.E., Hutchings, B.L.","Reconfigurable computing application frameworks",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227260,"251","260",,12,10.1109/FPGA.2003.1227260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942935350&doi=10.1109%2fFPGA.2003.1227260&partnerID=40&md5=97d6eee2c9b5ec14c8a8234f8e4d9009",Conference Paper,Scopus,2-s2.0-84942935350
"Roesler, E., Nelson, B.","Debug methods for hybrid CPU/FPGA systems",2002,"Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002",,, 1188688,"243","250",,10,10.1109/FPT.2002.1188688,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962875996&doi=10.1109%2fFPT.2002.1188688&partnerID=40&md5=093a1e9258d03a882579bae2dd3a4dfc",Conference Paper,Scopus,2-s2.0-84962875996
"Roesler, E., Nelson, B.","Novel optimizations for hardware floating-point units in a modern FPGA architecture",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438",,,"637","646",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955148940&partnerID=40&md5=98c534326e46cc5a46acc3a2e9c2e18b",Article,Scopus,2-s2.0-79955148940
"Nelson, B.E.","Configurable computing and sonar processing - Architectures and implementations",2001,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"56","60",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035574842&partnerID=40&md5=d3ce192f5cc96b7f999706aa0f61548f",Conference Paper,Scopus,2-s2.0-0035574842
"Hutchings, B.L., Nelson, B.E.","GIGAOP DSP on FPGA",2001,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"885","888",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034855039&partnerID=40&md5=f68500058512b469c351152f75c56b31",Conference Paper,Scopus,2-s2.0-0034855039
"Hutchings, B.L., Nelson, B.E.","Unifying simulation and execution in a design environment for FPGA systems",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","1",,"201","205",,11,10.1109/92.920834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242929&doi=10.1109%2f92.920834&partnerID=40&md5=bb71f7cd0d7fc742c05e2156feec23b1",Article,Scopus,2-s2.0-0035242929
"Graham, P., Nelson, B., Hutchings, B.","Instrumenting Bitstreams for Debugging FPGA Circuits",2001,"Proceedings - 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001",,, 1420900,"41","50",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963969092&partnerID=40&md5=4bcff73c19207eb614ec44b30c0a05ee",Conference Paper,Scopus,2-s2.0-84963969092
"Wheeler, T., Graham, P., Nelson, B., Hutchings, B.","Using design-level scan to improve FPGA design observability and controllability for functional verification",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2147",,,"483","492",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949222573&partnerID=40&md5=03b209742d69060d468afc1a5457254a",Conference Paper,Scopus,2-s2.0-84949222573
"Hutchings, Brad L., Nelson, Brent E.","Using general-purpose programming languages for FPGA design",2000,"Proceedings - Design Automation Conference",,,,"561","566",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033716233&partnerID=40&md5=b0a065e442132c11203c54abab57a72c",Conference Paper,Scopus,2-s2.0-0033716233
"Scalera, S., Falco, M., Nelson, B.","A reconfigurable computing architecture for microsensors",2000,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2000-January",, 903393,"59","67",,10,10.1109/FPGA.2000.903393,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949748433&doi=10.1109%2fFPGA.2000.903393&partnerID=40&md5=58a82ce28330959ca5ecb8e0f4456eb8",Conference Paper,Scopus,2-s2.0-84949748433
"Hutchings, B., Nelson, B., Wirthlin, M.J.","Designing and debugging custom computing applications",2000,"IEEE Design and Test of Computers","17","1",,"20","28",,9,10.1109/54.825674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033901306&doi=10.1109%2f54.825674&partnerID=40&md5=2ef6bf2d1e73befa2320255f108c1b5a",Article,Scopus,2-s2.0-0033901306
"Graham, P., Hutchings, B., Nelson, B.","Improving the FPGA design process through determining and applying logical-to-physical design mappings",2000,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2000-January",, 903429,"305","306",,5,10.1109/FPGA.2000.903429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949792121&doi=10.1109%2fFPGA.2000.903429&partnerID=40&md5=78750ff9c477d4ff8435b716dea16f47",Conference Paper,Scopus,2-s2.0-84949792121
"Hutchings, Brad, Nelson, Brent","Developing and debugging FPGA applications in hardware with JHDL",1999,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","1",,,"554","558",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033330993&partnerID=40&md5=2852a7c552039d38174d30924fc624df",Article,Scopus,2-s2.0-0033330993
"Hutchings, B., Bellows, P., Hawkins, J., Hemmert, S., Nelson, B., Rytting, M.","A CAD suite for high-performance FPGA design",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"12","24",,83,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488532&partnerID=40&md5=740cf5826c4ee78b5a3f92b973ba0e58",Conference Paper,Scopus,2-s2.0-0033488532
"Ahlquist, G.C., Rice, M., Nelson, B.","Error control coding in software radios: an FPGA approach",1999,"IEEE Personal Communications","6","4",,"35","39",,12,10.1109/98.788213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033171270&doi=10.1109%2f98.788213&partnerID=40&md5=7aee11b55051319b8932233881f5e519",Article,Scopus,2-s2.0-0033171270
"Graham, P., Nelson, B.","Reconfigurable processors for high-performance, embedded digital signal processing",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1673",,,"1","10",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84956868075&partnerID=40&md5=dac944675ef40c2f6573c86136684e2a",Conference Paper,Scopus,2-s2.0-84956868075
"Ahlquist, G.C., Nelson, B., Rice, M.","Optimal finite field multipliers for FPGAs",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1673",,,"51","61",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869155502&partnerID=40&md5=34a2418a9d368ccdba53f775b52dd3f9",Conference Paper,Scopus,2-s2.0-84869155502
"Graham, Paul, Nelson, Brent","FPGA-based sonar processing",1998,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"201","208",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031630294&partnerID=40&md5=f490455ed3d0dc6c6f125e1eb477b53b",Conference Paper,Scopus,2-s2.0-0031630294
"Graham, Paul, Nelson, Brent","Genetic algorithms in software and in hardware - a performance analysis of workstation and custom computing machine implementations",1996,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"216","225",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030401656&partnerID=40&md5=15ca8433671e36fbc4213cc0e4ccee79",Conference Paper,Scopus,2-s2.0-0030401656
"Grimsrud, K., Archibald, J., Frost, R., Nelson, B.","Locality as a visualization tool",1996,"IEEE Transactions on Computers","45","11",,"1319","1326",,8,10.1109/12.544490,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030289808&doi=10.1109%2f12.544490&partnerID=40&md5=c4c3b74a00b9aef03f238e3f761519a0",Article,Scopus,2-s2.0-0030289808
"Thompson, Gregory D., Nelson, Brent E., Flanangan, J.Kelly","Transaction processing workloads - a comparison to the SPEC benchmarks using memory hierarchy performance studies",1996,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,,,"152","156",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029706569&partnerID=40&md5=446c404290c2105e7cb98a1dd10e1d8c",Conference Paper,Scopus,2-s2.0-0029706569
"Flanagan, J.Kelly, Nelson, Brent E., Archibald, James K., Thompson, Greg","Inaccuracy of trace-driven simulation using incomplete multiprogramming trace data",1996,"IEEE International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems - Proceedings",,,,"37","43",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029695855&partnerID=40&md5=1534deccc0d3ea844fa381017c4e3e3c",Conference Paper,Scopus,2-s2.0-0029695855
"Graham, P., Nelson, B.","A hardware genetic algorithm for the traveling salesman problem on Splash 2",1995,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","975",,,"352","361",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947921171&partnerID=40&md5=77ea6f6daec95c24c04fac38ffb06fb8",Conference Paper,Scopus,2-s2.0-84947921171
"Grimsrud, K., Archibald, J., Frost, R., Nelson, B.","On the accuracy of memory reference models",1994,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","794",,,"369","388",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959913358&partnerID=40&md5=9c568eec51d44015e45f53e98cba054b",Conference Paper,Scopus,2-s2.0-84959913358
"Grimsrud, K.S., Archibald, J.K., Nelson, B.E.","Multiple Prefetch Adaptive Disk Caching",1993,"IEEE Transactions on Knowledge and Data Engineering","5","1",,"88","103",,24,10.1109/69.204094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027540274&doi=10.1109%2f69.204094&partnerID=40&md5=241cb861d9c3391cbcec01055c4e827e",Article,Scopus,2-s2.0-0027540274
"Grimsrud, K., Archibald, J., Ripley, M., Flanagan, K., Nelson, B.","BACH: a hardware monitor for tracing microprocessor-based systems",1993,"Microprocessors and Microsystems","17","8",,"443","459",,14,10.1016/0141-9331(93)90028-6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0012529383&doi=10.1016%2f0141-9331%2893%2990028-6&partnerID=40&md5=695e446fd1570fbb6163254555d27ca0",Article,Scopus,2-s2.0-0012529383
"Flanagan, J.Kelly, Morrell, Darryl R., Frost, Richard L., Read, Christopher J., Nelson, Brent E.","Vector quantization codebook generation using simulated annealing",1989,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","3",,,"1759","1762",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024877607&partnerID=40&md5=92c61728731567b52504b6376a977dc1",Conference Paper,Scopus,2-s2.0-0024877607
"Li, T., Nelson, B.E., Flanagan, K.","CMOS implementation of a correlator for delta-modulated signals",1989,"International Journal of Electronics","67","2",,"215","220",,,10.1080/00207218908921072,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024719007&doi=10.1080%2f00207218908921072&partnerID=40&md5=2ef722b9dbd7718e619b239f58e7d9f2",Article,Scopus,2-s2.0-0024719007
"Flanagan, J.Kelly, Nelson, Brent E.","Processor design using path programmable logic",1988,,,,,"196","199",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024144430&partnerID=40&md5=93413b11f74fb2bf1f57f1bbad7bb101",Conference Paper,Scopus,2-s2.0-0024144430
"Li, Tao, Nelson, Brent, Flanagan, Kelly, Read, Christopher","MULTIPROGRAMMED PARALLEL ARCHITECTURE FOR DIGITAL SIGNAL PROCESSING.",1987,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,,,"1390","1393",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023167976&partnerID=40&md5=d0a494141bbb17c51f3cc4a070654560",Conference Paper,Scopus,2-s2.0-0023167976
"Christensen, Larry, Li, Tao, Nelson, Brent, Fang, Luyuan, Stokes, Gordon, Hayes, Bill","CODAR: AN EXPERT SYSTEM DESIGN TOOL FOR ENGINEERING DIAGNOSTICS.",1987,,,,,"650","655",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0023209355&partnerID=40&md5=9da575f944d5b68d18aa94eae3f21995",Conference Paper,Scopus,2-s2.0-0023209355
"Nelson, Brent E., Read, Christopher J.","BIT-SERIAL VLSI VECTOR QUANTIZER.",1986,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",,,,"2211","2214",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022917035&partnerID=40&md5=e428ee6b6fa35fe63dcc8cffc4751c09",Conference Paper,Scopus,2-s2.0-0022917035
"Nelson, B.E., Morrell, D.R., Read, C.J., Smith, K.F.","PPL integrated circuit design methodology",1986,"Computer-Aided Design","18","9",,"481","488",,1,10.1016/0010-4485(86)90005-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022811339&doi=10.1016%2f0010-4485%2886%2990005-9&partnerID=40&md5=f3cf3992564142dcd164361eb636c0a6",Article,Scopus,2-s2.0-0022811339
"Nelson, Brent E., Smith, Kent F.","COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS USING AN IBM PC.",1984,,,,,"640","644",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021546134&partnerID=40&md5=cb24098f0c4a2ea253c49ca1cefcd407",Conference Paper,Scopus,2-s2.0-0021546134
"Hollaar, Lee, Nelson, Brent, Carter, Tony, Lorie, Raymond A.","STRUCTURE AND OPERATION OF A RELATIONAL DATABASE SYSTEM IN A CELL-ORIENTED INTEGRATED CIRCUIT DESIGN SYSTEM.",1984,"Proceedings - Design Automation Conference",,,,"117","125",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021197564&partnerID=40&md5=3e17a2f02b18066f04bf73765737ddad",Conference Paper,Scopus,2-s2.0-0021197564
"Organick, E.I., Carter, T.M., Maloney, M.P., Davis, A., Hayes, A.B., Klass, D., Lindstrom, G., Nelson, B.E., Smith, K.F.","Transforming an Ada Program Unit to Silicon and Verifying Its Behavior in an Ada Environment: A FIRST EXPERIMENT",1984,"IEEE Software","1","1",,"31","49",,7,10.1109/MS.1984.233394,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0021195183&doi=10.1109%2fMS.1984.233394&partnerID=40&md5=c82f3e52e4a6fe915494a201d4c31ebe",Article,Scopus,2-s2.0-0021195183
"Smith, Kent F., Nelson, Brent E., Carter, Tony M., Hayes, Alan B.","COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS USING PATH-PROGRAMMABLE LOGIC.",1983,"Conference Record - Electro","8",,,"","",11,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020922518&partnerID=40&md5=5f151090855a25ff28e4b67f342f616e",Conference Paper,Scopus,2-s2.0-0020922518
"Smith, Kent F., Nelson, Brent E., Stevens, Kenneth S.","STUDENT-DESIGNED VLSI AT THE UNIVERSITY OF UTAH.",1983,,,,,"26","31",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0020872029&partnerID=40&md5=5ef628b1f3d94f8fc068da06256a95b0",Conference Paper,Scopus,2-s2.0-0020872029
