Analysis & Synthesis report for ProcessadorMips
Tue Sep 27 08:37:21 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for MEMinst:MemData|altsyncram:altsyncram_component|altsyncram_6la1:auto_generated
 15. Source assignments for MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated
 16. Parameter Settings for User Entity Instance: MEMinst:MemData|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: MEMdata:inst1|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 27 08:37:21 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ProcessadorMips                                 ;
; Top-level Entity Name              ; ProcessadorMips                                 ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 17,579                                          ;
;     Total combinational functions  ; 16,647                                          ;
;     Dedicated logic registers      ; 1,090                                           ;
; Total registers                    ; 1090                                            ;
; Total pins                         ; 443                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 655,360                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; ProcessadorMips    ; ProcessadorMips    ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ula_01.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ula_01.v                        ;         ;
; op_cop.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/op_cop.v                        ;         ;
; multiplicador.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/multiplicador.v                 ;         ;
; separador5.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador5.v                    ;         ;
; separador4.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador4.v                    ;         ;
; separador3.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador3.v                    ;         ;
; separador2.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador2.v                    ;         ;
; separador1.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador1.v                    ;         ;
; select_pc.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/select_pc.v                     ;         ;
; pc_mais_4.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/pc_mais_4.v                     ;         ;
; PC.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/PC.v                            ;         ;
; mux2_32.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/mux2_32.v                       ;         ;
; mux2_5.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/mux2_5.v                        ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/mux2.v                          ;         ;
; LO.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/LO.v                            ;         ;
; HI.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/HI.v                            ;         ;
; ExtZero_16.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ExtZero_16.v                    ;         ;
; ExtZero_8.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ExtZero_8.v                     ;         ;
; ExtSinal_18.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ExtSinal_18.v                   ;         ;
; ExtSinal_8.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ExtSinal_8.v                    ;         ;
; ExtSinal.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ExtSinal.v                      ;         ;
; desloc_2_left_16.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/desloc_2_left_16.v              ;         ;
; desloc_2_left.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/desloc_2_left.v                 ;         ;
; bloco_de_controle.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/bloco_de_controle.v             ;         ;
; banco_de_registradores_visual.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/banco_de_registradores_visual.v ;         ;
; ADD.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ADD.v                           ;         ;
; ProcessadorMips.bdf              ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/ProcessadorMips.bdf             ;         ;
; MEMdata.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/MEMdata.v                       ;         ;
; MEMinst.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/MEMinst.v                       ;         ;
; separador6.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador6.v                    ;         ;
; separador7.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/separador7.v                    ;         ;
; Divisor_freq.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/Divisor_freq.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_6la1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/db/altsyncram_6la1.tdf          ;         ;
; Nivel1_code.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/Nivel1_code.mif                 ;         ;
; db/altsyncram_jjj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/db/altsyncram_jjj1.tdf          ;         ;
; Nivel1_data.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/Nivel1_data.mif                 ;         ;
; db/decode_d0b.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/db/decode_d0b.tdf               ;         ;
; db/mux_asb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/db/mux_asb.tdf                  ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+--------------------------+------------------------------+
; Resource                 ; Usage                        ;
+--------------------------+------------------------------+
; I/O pins                 ; 443                          ;
; Total memory bits        ; 655360                       ;
; DSP block 9-bit elements ; 0                            ;
; Maximum fan-out node     ; Divisor_freq:inst7|clock_out ;
; Maximum fan-out          ; 1089                         ;
; Total fan-out            ; 64853                        ;
; Average fan-out          ; 3.46                         ;
+--------------------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |ProcessadorMips                          ; 16647 (0)         ; 1090 (0)     ; 655360      ; 0            ; 0       ; 0         ; 0         ; 443  ; 0            ; |ProcessadorMips                                                                                                 ; work         ;
;    |ADD:inst11|                           ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|ADD:inst11                                                                                      ; work         ;
;    |Divisor_freq:inst7|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|Divisor_freq:inst7                                                                              ; work         ;
;    |HI:inst14|                            ; 102 (102)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|HI:inst14                                                                                       ; work         ;
;    |LO:inst16|                            ; 96 (96)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|LO:inst16                                                                                       ; work         ;
;    |MEMdata:inst1|                        ; 3 (0)             ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMdata:inst1                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|   ; 3 (0)             ; 1 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMdata:inst1|altsyncram:altsyncram_component                                                   ; work         ;
;          |altsyncram_jjj1:auto_generated| ; 3 (0)             ; 1 (1)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated                    ; work         ;
;             |decode_d0b:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|decode_d0b:decode3 ; work         ;
;             |mux_asb:mux2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|mux_asb:mux2       ; work         ;
;    |MEMinst:MemData|                      ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMinst:MemData                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMinst:MemData|altsyncram:altsyncram_component                                                 ; work         ;
;          |altsyncram_6la1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|MEMinst:MemData|altsyncram:altsyncram_component|altsyncram_6la1:auto_generated                  ; work         ;
;    |PC:inst4|                             ; 66 (66)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|PC:inst4                                                                                        ; work         ;
;    |banco_de_registradores_visual:inst32| ; 5447 (5447)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|banco_de_registradores_visual:inst32                                                            ; work         ;
;    |bloco_de_controle:inst31|             ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|bloco_de_controle:inst31                                                                        ; work         ;
;    |multiplicador:inst29|                 ; 8237 (8237)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|multiplicador:inst29                                                                            ; work         ;
;    |mux2:Mux10|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|mux2:Mux10                                                                                      ; work         ;
;    |mux2_32:Mux11|                        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|mux2_32:Mux11                                                                                   ; work         ;
;    |mux2_32:Mux12|                        ; 165 (165)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|mux2_32:Mux12                                                                                   ; work         ;
;    |mux2_32:Mux6|                         ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|mux2_32:Mux6                                                                                    ; work         ;
;    |mux2_5:Mux5|                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|mux2_5:Mux5                                                                                     ; work         ;
;    |op_cop:inst24|                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|op_cop:inst24                                                                                   ; work         ;
;    |pc_mais_4:inst13|                     ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|pc_mais_4:inst13                                                                                ; work         ;
;    |pc_mais_4:inst20|                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|pc_mais_4:inst20                                                                                ; work         ;
;    |select_pc:inst18|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|select_pc:inst18                                                                                ; work         ;
;    |ula_01:inst26|                        ; 2270 (2270)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ProcessadorMips|ula_01:inst26                                                                                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------+
; MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 16384        ; 32           ; --           ; --           ; 524288 ; Nivel1_data.mif ;
; MEMinst:MemData|altsyncram:altsyncram_component|altsyncram_6la1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; Nivel1_code.mif ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ProcessadorMips|MEMdata:inst1   ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/MEMdata.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |ProcessadorMips|MEMinst:MemData ; C:/Users/Gabriel/Downloads/Processador_32_mips/Processador_32_mips/MEMinst.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|wren_a_store ; Merged with MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|rden_a_store ;
; MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|rden_a_store ; Lost fanout                                                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][31]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][30]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][29]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][28]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][27]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][26]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][25]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][24]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][23]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][22]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][21]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][20]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][19]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][18]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][17]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][16]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][15]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][14]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][13]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][12]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][11]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][10]                                 ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][9]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][8]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][7]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][6]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][5]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][4]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][3]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][2]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][1]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; banco_de_registradores_visual:inst32|registradores[0][0]                                  ; Stuck at GND due to stuck port clock_enable                                                           ;
; Total Number of Removed Registers = 34                                                    ;                                                                                                       ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1090  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1089  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; banco_de_registradores_visual:inst32|registradores[29][30] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][29] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][28] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][27] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][26] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][25] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][24] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][23] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][22] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][21] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][20] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][19] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][18] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][17] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][16] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][15] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][14] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][13] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][11] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][10] ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][9]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][8]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][7]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][6]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][5]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][4]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][3]  ; 8       ;
; banco_de_registradores_visual:inst32|registradores[29][2]  ; 8       ;
; Total number of inverted registers = 28                    ;         ;
+------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ProcessadorMips|PC:inst4|pc_out[1]                          ;
; 8:1                ; 64 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; Yes        ; |ProcessadorMips|HI:inst14|hi_out[11]                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ProcessadorMips|PC:inst4|pc_out[30]                         ;
; 7:1                ; 26 bits   ; 104 LEs       ; 78 LEs               ; 26 LEs                 ; Yes        ; |ProcessadorMips|PC:inst4|pc_out[12]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|mux2_5:Mux5|saida[3]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|multiplicador:inst29|Parte_A                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ProcessadorMips|mux2_32:Mux6|saida[29]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |ProcessadorMips|mux2_32:Mux6|saida[3]                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux18  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux38  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ProcessadorMips|op_cop:inst24|sinal_mux_14                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux70  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux126 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux140 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux184 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux195 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|banco_de_registradores_visual:inst32|Mux228 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |ProcessadorMips|mux2_32:Mux12|saida[5]                      ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |ProcessadorMips|mux2_32:Mux12|saida[23]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MEMinst:MemData|altsyncram:altsyncram_component|altsyncram_6la1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMinst:MemData|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Nivel1_code.mif      ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6la1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMdata:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; Nivel1_data.mif      ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_jjj1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; MEMinst:MemData|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 4096                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; MEMdata:inst1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 16384                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 27 08:31:34 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMips -c ProcessadorMips
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file banco_de_registradores_2.v
    Info (12023): Found entity 1: banco_de_registradores_2
Info (12021): Found 1 design units, including 1 entities, in source file ula_01.v
    Info (12023): Found entity 1: ula_01
Info (12021): Found 1 design units, including 1 entities, in source file op_cop.v
    Info (12023): Found entity 1: op_cop
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.v
    Info (12023): Found entity 1: multiplicador
Info (12021): Found 1 design units, including 1 entities, in source file separador5.v
    Info (12023): Found entity 1: separador5
Info (12021): Found 1 design units, including 1 entities, in source file separador4.v
    Info (12023): Found entity 1: separador4
Info (12021): Found 1 design units, including 1 entities, in source file separador3.v
    Info (12023): Found entity 1: separador3
Info (12021): Found 1 design units, including 1 entities, in source file separador2.v
    Info (12023): Found entity 1: separador2
Info (12021): Found 1 design units, including 1 entities, in source file separador1.v
    Info (12023): Found entity 1: separador1
Info (12021): Found 1 design units, including 1 entities, in source file select_pc.v
    Info (12023): Found entity 1: select_pc
Info (12021): Found 1 design units, including 1 entities, in source file pc_mais_4.v
    Info (12023): Found entity 1: pc_mais_4
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mux4_32.v
    Info (12023): Found entity 1: mux4_32
Info (12021): Found 1 design units, including 1 entities, in source file mux2_32.v
    Info (12023): Found entity 1: mux2_32
Info (12021): Found 1 design units, including 1 entities, in source file mux2_5.v
    Info (12023): Found entity 1: mux2_5
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file lo.v
    Info (12023): Found entity 1: LO
Info (12021): Found 1 design units, including 1 entities, in source file hi.v
    Info (12023): Found entity 1: HI
Info (12021): Found 1 design units, including 1 entities, in source file extzero_16.v
    Info (12023): Found entity 1: ExtZero_16
Info (12021): Found 1 design units, including 1 entities, in source file extzero_8.v
    Info (12023): Found entity 1: ExtZero_8
Info (12021): Found 1 design units, including 1 entities, in source file extsinal_18.v
    Info (12023): Found entity 1: ExtSinal_18
Info (12021): Found 1 design units, including 1 entities, in source file extsinal_8.v
    Info (12023): Found entity 1: ExtSinal_8
Info (12021): Found 1 design units, including 1 entities, in source file extsinal.v
    Info (12023): Found entity 1: ExtSinal
Info (12021): Found 1 design units, including 1 entities, in source file desloc_2_left_16.v
    Info (12023): Found entity 1: desloc_2_left_16
Info (12021): Found 1 design units, including 1 entities, in source file desloc_2_left.v
    Info (12023): Found entity 1: desloc_2_left
Info (12021): Found 1 design units, including 1 entities, in source file bloco_de_controle.v
    Info (12023): Found entity 1: bloco_de_controle
Info (12021): Found 1 design units, including 1 entities, in source file banco_de_registradores_visual.v
    Info (12023): Found entity 1: banco_de_registradores_visual
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: ADD
Info (12021): Found 1 design units, including 1 entities, in source file processadormips.bdf
    Info (12023): Found entity 1: ProcessadorMips
Info (12021): Found 1 design units, including 1 entities, in source file memdata.v
    Info (12023): Found entity 1: MEMdata
Info (12021): Found 1 design units, including 1 entities, in source file meminst.v
    Info (12023): Found entity 1: MEMinst
Info (12021): Found 1 design units, including 1 entities, in source file testememorias.bdf
    Info (12023): Found entity 1: TesteMemorias
Info (12021): Found 1 design units, including 1 entities, in source file separador6.v
    Info (12023): Found entity 1: separador6
Info (12021): Found 1 design units, including 1 entities, in source file separador7.v
    Info (12023): Found entity 1: separador7
Info (12021): Found 1 design units, including 1 entities, in source file divisor_freq.v
    Info (12023): Found entity 1: Divisor_freq
Info (12127): Elaborating entity "ProcessadorMips" for the top level hierarchy
Info (12128): Elaborating entity "ula_01" for hierarchy "ula_01:inst26"
Info (12128): Elaborating entity "banco_de_registradores_visual" for hierarchy "banco_de_registradores_visual:inst32"
Info (12128): Elaborating entity "Divisor_freq" for hierarchy "Divisor_freq:inst7"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:Mux10"
Info (12128): Elaborating entity "bloco_de_controle" for hierarchy "bloco_de_controle:inst31"
Info (12128): Elaborating entity "separador1" for hierarchy "separador1:S1"
Info (12128): Elaborating entity "MEMinst" for hierarchy "MEMinst:MemData"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEMinst:MemData|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MEMinst:MemData|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MEMinst:MemData|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Nivel1_code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6la1.tdf
    Info (12023): Found entity 1: altsyncram_6la1
Info (12128): Elaborating entity "altsyncram_6la1" for hierarchy "MEMinst:MemData|altsyncram:altsyncram_component|altsyncram_6la1:auto_generated"
Warning (113028): 4081 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 15 to 4095 are not initialized
Info (12128): Elaborating entity "separador7" for hierarchy "separador7:inst17"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst4"
Info (12128): Elaborating entity "select_pc" for hierarchy "select_pc:inst18"
Info (12128): Elaborating entity "ADD" for hierarchy "ADD:inst11"
Info (12128): Elaborating entity "pc_mais_4" for hierarchy "pc_mais_4:inst20"
Info (12128): Elaborating entity "ExtSinal_18" for hierarchy "ExtSinal_18:inst15"
Info (12128): Elaborating entity "desloc_2_left_16" for hierarchy "desloc_2_left_16:inst38"
Info (12128): Elaborating entity "separador3" for hierarchy "separador3:inst6"
Info (12128): Elaborating entity "desloc_2_left" for hierarchy "desloc_2_left:inst39"
Info (12128): Elaborating entity "separador2" for hierarchy "separador2:inst21"
Info (12128): Elaborating entity "separador4" for hierarchy "separador4:S4"
Info (12128): Elaborating entity "mux2_32" for hierarchy "mux2_32:Mux12"
Info (12128): Elaborating entity "op_cop" for hierarchy "op_cop:inst24"
Info (12128): Elaborating entity "MEMdata" for hierarchy "MEMdata:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEMdata:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MEMdata:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MEMdata:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Nivel1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jjj1.tdf
    Info (12023): Found entity 1: altsyncram_jjj1
Info (12128): Elaborating entity "altsyncram_jjj1" for hierarchy "MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated"
Warning (113028): 16378 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported.
    Warning (113027): Addresses ranging from 6 to 16383 are not initialized
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf
    Info (12023): Found entity 1: decode_d0b
Info (12128): Elaborating entity "decode_d0b" for hierarchy "MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|decode_d0b:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_asb.tdf
    Info (12023): Found entity 1: mux_asb
Info (12128): Elaborating entity "mux_asb" for hierarchy "MEMdata:inst1|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|mux_asb:mux2"
Info (12128): Elaborating entity "separador6" for hierarchy "separador6:inst8"
Info (12128): Elaborating entity "ExtZero_8" for hierarchy "ExtZero_8:inst12"
Info (12128): Elaborating entity "separador5" for hierarchy "separador5:inst3"
Info (12128): Elaborating entity "HI" for hierarchy "HI:inst14"
Info (12128): Elaborating entity "multiplicador" for hierarchy "multiplicador:inst29"
Info (12128): Elaborating entity "LO" for hierarchy "LO:inst16"
Info (12128): Elaborating entity "ExtSinal_8" for hierarchy "ExtSinal_8:ExtSinal_8"
Info (12128): Elaborating entity "mux2_5" for hierarchy "mux2_5:Mux5"
Info (12128): Elaborating entity "ExtSinal" for hierarchy "ExtSinal:inst"
Info (12128): Elaborating entity "ExtZero_16" for hierarchy "ExtZero_16:inst10"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 18151 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 406 output pins
    Info (21061): Implemented 17612 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Tue Sep 27 08:37:22 2022
    Info: Elapsed time: 00:05:48
    Info: Total CPU time (on all processors): 00:05:09


