FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Intel Low Power Subsystem PWM controller driver
 *
 * Copyright (C) 2014, Intel Corporation
 *
/* bench 3352.2.0 ba736833eb10 */
/* bench 3352.2.1 9e1151f8fd0a */
/* bench 3352.2.2 1ad8d565282f */
/* bench 3352.2.3 b1e8de766301 */
/* bench 3352.2.4 742d922d2767 */
/* bench 3352.2.5 25223fed0799 */
/* bench 3352.2.6 d7dd691661a6 */
/* bench 3352.2.7 69a4a79b2423 */
/* bench 3352.2.8 43c03c334d71 */
/* bench 3352.2.9 012dc891888c */
/* bench 3352.2.10 457801cd502b */
/* bench 3352.2.11 f6a759819768 */
/* bench 3352.2.12 b73d8e340eb2 */
/* bench 3352.2.13 9c2b680d24c8 */
/* bench 3352.2.14 cff215b968ac */
/* bench 3352.2.15 67445fc31fc2 */
 * Derived from the original pwm-lpss.c
 */

#ifndef __PWM_LPSS_H
/* bench 21443.4.0 13d8fd632d41 */
/* bench 21443.4.1 141698e22058 */
/* bench 21443.4.2 db0bc17eead7 */
/* bench 21443.4.3 4ccd92a20391 */
/* bench 21443.4.4 88e73b1cf1df */
/* bench 21443.4.5 ff5566d827cc */
#include <linux/device.h>
#include <linux/pwm.h>

#define MAX_PWMS			4

struct pwm_lpss_chip {
	struct pwm_chip chip;
	void __iomem *regs;
	const struct pwm_lpss_boardinfo *info;
};

struct pwm_lpss_boardinfo {
	unsigned long clk_rate;
	unsigned int npwm;
	unsigned long base_unit_bits;
	bool bypass;
	/*
	 * On some devices the _PS0/_PS3 AML code of the GPU (GFX0) device
	 * messes with the PWM0 controllers state,
	 */
	bool other_devices_aml_touches_pwm_regs;
};

struct pwm_lpss_chip *pwm_lpss_probe(struct device *dev, struct resource *r,
				     const struct pwm_lpss_boardinfo *info);
int pwm_lpss_remove(struct pwm_lpss_chip *lpwm);

#endif	/* __PWM_LPSS_H */
