// Seed: 165498772
module module_0 ();
  reg [-1 : -1] id_1;
  parameter id_2 = 1 == "";
  assign id_1 = 1;
  assign id_1 = 1;
  always @(posedge 1 or posedge id_1) #1;
  always @* begin : LABEL_0
    if (1) id_1 <= -1;
  end
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 module_1,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri0 id_9
);
  module_0 modCall_1 ();
  wire id_11;
  logic [-1 'b0 : {  (  -1 'd0 )  ,  1  }  ==  1] id_12;
endmodule
