

================================================================
== Vivado HLS Report for 'split_hw_3'
================================================================
* Date:           Mon Jul  3 14:35:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Test_Folder_Special
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   51|   51|        17|          -|          -|     3|    no    |
        | + Loop 1.1  |    4|    4|         2|          1|          1|     4|    yes   |
        | + Loop 1.2  |    8|    8|         2|          1|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    144|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    137|    -|
|Register         |        -|      -|      46|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|      46|    281|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |str_U  |split_hw_8_str  |        1|  0|   0|    0|     8|    8|     1|           64|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                |        1|  0|   0|    0|     8|    8|     1|           64|
    +-------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_327_p2       |     +    |      0|  0|  15|           6|           6|
    |count2_2_fu_262_p2       |     +    |      0|  0|  15|           3|           6|
    |count3_fu_288_p2         |     +    |      0|  0|  13|           2|           4|
    |count_fu_336_p2          |     +    |      0|  0|  15|           5|           4|
    |i_fu_214_p2              |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_312_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_236_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_230_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln19_fu_306_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln9_fu_208_p2       |   icmp   |      0|  0|   8|           2|           2|
    |count2_fu_220_p2         |    or    |      0|  0|   5|           5|           3|
    |or_ln15_1_fu_251_p2      |    or    |      0|  0|   7|           7|           1|
    |or_ln15_fu_277_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 144|          55|          45|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |count2_0_reg_177         |   9|          2|    6|         12|
    |count3_0_reg_165         |   9|          2|    4|          8|
    |count_0_reg_141          |   9|          2|    5|         10|
    |i_0_reg_153              |   9|          2|    2|          4|
    |j1_0_reg_197             |   9|          2|    4|          8|
    |j_0_reg_186              |   9|          2|    3|          6|
    |str_address0             |  15|          3|    3|          9|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 137|         28|   30|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln21_reg_399         |  6|   0|    6|          0|
    |ap_CS_fsm                |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |count2_0_reg_177         |  6|   0|    6|          0|
    |count3_0_reg_165         |  4|   0|    4|          0|
    |count_0_reg_141          |  5|   0|    5|          0|
    |i_0_reg_153              |  2|   0|    2|          0|
    |i_reg_346                |  2|   0|    2|          0|
    |icmp_ln12_reg_356        |  1|   0|    1|          0|
    |icmp_ln19_reg_390        |  1|   0|    1|          0|
    |j1_0_reg_197             |  4|   0|    4|          0|
    |j_0_reg_186              |  3|   0|    3|          0|
    |zext_ln19_reg_385        |  2|   0|    6|          4|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 46|   0|   50|          4|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  split_hw_3  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  split_hw_3  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  split_hw_3  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  split_hw_3  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  split_hw_3  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  split_hw_3  | return value |
|key_address0      | out |    5|  ap_memory |      key     |     array    |
|key_ce0           | out |    1|  ap_memory |      key     |     array    |
|key_q0            |  in |    8|  ap_memory |      key     |     array    |
|key_address1      | out |    5|  ap_memory |      key     |     array    |
|key_ce1           | out |    1|  ap_memory |      key     |     array    |
|key_q1            |  in |    8|  ap_memory |      key     |     array    |
|new_arr_address0  | out |    5|  ap_memory |    new_arr   |     array    |
|new_arr_ce0       | out |    1|  ap_memory |    new_arr   |     array    |
|new_arr_we0       | out |    1|  ap_memory |    new_arr   |     array    |
|new_arr_d0        | out |    8|  ap_memory |    new_arr   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

