Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
cs_n
w_en
addr[3]
addr[2]
addr[1]
addr[0]
din[7]
din[6]
din[5]
din[4]
din[3]
din[2]
din[1]
din[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
dout[0]
dout[1]
dout[2]
dout[3]
dout[4]
dout[5]
dout[6]
dout[7]
dout_reg[0]/synch_enable
dout_reg[1]/synch_enable
dout_reg[2]/synch_enable
dout_reg[3]/synch_enable
dout_reg[4]/synch_enable
dout_reg[5]/synch_enable
dout_reg[6]/synch_enable
dout_reg[7]/synch_enable
mem_reg[0][0]/next_state
mem_reg[0][0]/synch_enable
mem_reg[0][1]/next_state
mem_reg[0][1]/synch_enable
mem_reg[0][2]/next_state
mem_reg[0][2]/synch_enable
mem_reg[0][3]/next_state
mem_reg[0][3]/synch_enable
mem_reg[0][4]/next_state
mem_reg[0][4]/synch_enable
mem_reg[0][5]/next_state
mem_reg[0][5]/synch_enable
mem_reg[0][6]/next_state
mem_reg[0][6]/synch_enable
mem_reg[0][7]/next_state
mem_reg[0][7]/synch_enable
mem_reg[1][0]/next_state
mem_reg[1][0]/synch_enable
mem_reg[1][1]/next_state
mem_reg[1][1]/synch_enable
mem_reg[1][2]/next_state
mem_reg[1][2]/synch_enable
mem_reg[1][3]/next_state
mem_reg[1][3]/synch_enable
mem_reg[1][4]/next_state
mem_reg[1][4]/synch_enable
mem_reg[1][5]/next_state
mem_reg[1][5]/synch_enable
mem_reg[1][6]/next_state
mem_reg[1][6]/synch_enable
mem_reg[1][7]/next_state
mem_reg[1][7]/synch_enable
mem_reg[2][0]/next_state
mem_reg[2][0]/synch_enable
mem_reg[2][1]/next_state
mem_reg[2][1]/synch_enable
mem_reg[2][2]/next_state
mem_reg[2][2]/synch_enable
mem_reg[2][3]/next_state
mem_reg[2][3]/synch_enable
mem_reg[2][4]/next_state
mem_reg[2][4]/synch_enable
mem_reg[2][5]/next_state
mem_reg[2][5]/synch_enable
mem_reg[2][6]/next_state
mem_reg[2][6]/synch_enable
mem_reg[2][7]/next_state
mem_reg[2][7]/synch_enable
mem_reg[3][0]/next_state
mem_reg[3][0]/synch_enable
mem_reg[3][1]/next_state
mem_reg[3][1]/synch_enable
mem_reg[3][2]/next_state
mem_reg[3][2]/synch_enable
mem_reg[3][3]/next_state
mem_reg[3][3]/synch_enable
mem_reg[3][4]/next_state
mem_reg[3][4]/synch_enable
mem_reg[3][5]/next_state
mem_reg[3][5]/synch_enable
mem_reg[3][6]/next_state
mem_reg[3][6]/synch_enable
mem_reg[3][7]/next_state
mem_reg[3][7]/synch_enable
mem_reg[4][0]/next_state
mem_reg[4][0]/synch_enable
mem_reg[4][1]/next_state
mem_reg[4][1]/synch_enable
mem_reg[4][2]/next_state
mem_reg[4][2]/synch_enable
mem_reg[4][3]/next_state
mem_reg[4][3]/synch_enable
mem_reg[4][4]/next_state
mem_reg[4][4]/synch_enable
mem_reg[4][5]/next_state
mem_reg[4][5]/synch_enable
mem_reg[4][6]/next_state
mem_reg[4][6]/synch_enable
mem_reg[4][7]/next_state
mem_reg[4][7]/synch_enable
mem_reg[5][0]/next_state
mem_reg[5][0]/synch_enable
mem_reg[5][1]/next_state
mem_reg[5][1]/synch_enable
mem_reg[5][2]/next_state
mem_reg[5][2]/synch_enable
mem_reg[5][3]/next_state
mem_reg[5][3]/synch_enable
mem_reg[5][4]/next_state
mem_reg[5][4]/synch_enable
mem_reg[5][5]/next_state
mem_reg[5][5]/synch_enable
mem_reg[5][6]/next_state
mem_reg[5][6]/synch_enable
mem_reg[5][7]/next_state
mem_reg[5][7]/synch_enable
mem_reg[6][0]/next_state
mem_reg[6][0]/synch_enable
mem_reg[6][1]/next_state
mem_reg[6][1]/synch_enable
mem_reg[6][2]/next_state
mem_reg[6][2]/synch_enable
mem_reg[6][3]/next_state
mem_reg[6][3]/synch_enable
mem_reg[6][4]/next_state
mem_reg[6][4]/synch_enable
mem_reg[6][5]/next_state
mem_reg[6][5]/synch_enable
mem_reg[6][6]/next_state
mem_reg[6][6]/synch_enable
mem_reg[6][7]/next_state
mem_reg[6][7]/synch_enable
mem_reg[7][0]/next_state
mem_reg[7][0]/synch_enable
mem_reg[7][1]/next_state
mem_reg[7][1]/synch_enable
mem_reg[7][2]/next_state
mem_reg[7][2]/synch_enable
mem_reg[7][3]/next_state
mem_reg[7][3]/synch_enable
mem_reg[7][4]/next_state
mem_reg[7][4]/synch_enable
mem_reg[7][5]/next_state
mem_reg[7][5]/synch_enable
mem_reg[7][6]/next_state
mem_reg[7][6]/synch_enable
mem_reg[7][7]/next_state
mem_reg[7][7]/synch_enable
mem_reg[8][0]/next_state
mem_reg[8][0]/synch_enable
mem_reg[8][1]/next_state
mem_reg[8][1]/synch_enable
mem_reg[8][2]/next_state
mem_reg[8][2]/synch_enable
mem_reg[8][3]/next_state
mem_reg[8][3]/synch_enable
mem_reg[8][4]/next_state
mem_reg[8][4]/synch_enable
mem_reg[8][5]/next_state
mem_reg[8][5]/synch_enable
mem_reg[8][6]/next_state
mem_reg[8][6]/synch_enable
mem_reg[8][7]/next_state
mem_reg[8][7]/synch_enable
mem_reg[9][0]/next_state
mem_reg[9][0]/synch_enable
mem_reg[9][1]/next_state
mem_reg[9][1]/synch_enable
mem_reg[9][2]/next_state
mem_reg[9][2]/synch_enable
mem_reg[9][3]/next_state
mem_reg[9][3]/synch_enable
mem_reg[9][4]/next_state
mem_reg[9][4]/synch_enable
mem_reg[9][5]/next_state
mem_reg[9][5]/synch_enable
mem_reg[9][6]/next_state
mem_reg[9][6]/synch_enable
mem_reg[9][7]/next_state
mem_reg[9][7]/synch_enable
mem_reg[10][0]/next_state
mem_reg[10][0]/synch_enable
mem_reg[10][1]/next_state
mem_reg[10][1]/synch_enable
mem_reg[10][2]/next_state
mem_reg[10][2]/synch_enable
mem_reg[10][3]/next_state
mem_reg[10][3]/synch_enable
mem_reg[10][4]/next_state
mem_reg[10][4]/synch_enable
mem_reg[10][5]/next_state
mem_reg[10][5]/synch_enable
mem_reg[10][6]/next_state
mem_reg[10][6]/synch_enable
mem_reg[10][7]/next_state
mem_reg[10][7]/synch_enable
mem_reg[11][0]/next_state
mem_reg[11][0]/synch_enable
mem_reg[11][1]/next_state
mem_reg[11][1]/synch_enable
mem_reg[11][2]/next_state
mem_reg[11][2]/synch_enable
mem_reg[11][3]/next_state
mem_reg[11][3]/synch_enable
mem_reg[11][4]/next_state
mem_reg[11][4]/synch_enable
mem_reg[11][5]/next_state
mem_reg[11][5]/synch_enable
mem_reg[11][6]/next_state
mem_reg[11][6]/synch_enable
mem_reg[11][7]/next_state
mem_reg[11][7]/synch_enable
mem_reg[12][0]/next_state
mem_reg[12][0]/synch_enable
mem_reg[12][1]/next_state
mem_reg[12][1]/synch_enable
mem_reg[12][2]/next_state
mem_reg[12][2]/synch_enable
mem_reg[12][3]/next_state
mem_reg[12][3]/synch_enable
mem_reg[12][4]/next_state
mem_reg[12][4]/synch_enable
mem_reg[12][5]/next_state
mem_reg[12][5]/synch_enable
mem_reg[12][6]/next_state
mem_reg[12][6]/synch_enable
mem_reg[12][7]/next_state
mem_reg[12][7]/synch_enable
mem_reg[13][0]/next_state
mem_reg[13][0]/synch_enable
mem_reg[13][1]/next_state
mem_reg[13][1]/synch_enable
mem_reg[13][2]/next_state
mem_reg[13][2]/synch_enable
mem_reg[13][3]/next_state
mem_reg[13][3]/synch_enable
mem_reg[13][4]/next_state
mem_reg[13][4]/synch_enable
mem_reg[13][5]/next_state
mem_reg[13][5]/synch_enable
mem_reg[13][6]/next_state
mem_reg[13][6]/synch_enable
mem_reg[13][7]/next_state
mem_reg[13][7]/synch_enable
mem_reg[14][0]/next_state
mem_reg[14][0]/synch_enable
mem_reg[14][1]/next_state
mem_reg[14][1]/synch_enable
mem_reg[14][2]/next_state
mem_reg[14][2]/synch_enable
mem_reg[14][3]/next_state
mem_reg[14][3]/synch_enable
mem_reg[14][4]/next_state
mem_reg[14][4]/synch_enable
mem_reg[14][5]/next_state
mem_reg[14][5]/synch_enable
mem_reg[14][6]/next_state
mem_reg[14][6]/synch_enable
mem_reg[14][7]/next_state
mem_reg[14][7]/synch_enable
mem_reg[15][0]/next_state
mem_reg[15][0]/synch_enable
mem_reg[15][1]/next_state
mem_reg[15][1]/synch_enable
mem_reg[15][2]/next_state
mem_reg[15][2]/synch_enable
mem_reg[15][3]/next_state
mem_reg[15][3]/synch_enable
mem_reg[15][4]/next_state
mem_reg[15][4]/synch_enable
mem_reg[15][5]/next_state
mem_reg[15][5]/synch_enable
mem_reg[15][6]/next_state
mem_reg[15][6]/synch_enable
mem_reg[15][7]/next_state
mem_reg[15][7]/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
