\hypertarget{structTPI__Type}{\section{T\-P\-I\-\_\-\-Type Struct Reference}
\label{structTPI__Type}\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}}
}


Structure type to access the Trace Port Interface Register (T\-P\-I).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_a158e9d784f6ee6398f4bdcb2e4ca0912}{S\-S\-P\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_aa723ef3d38237aa2465779b3cc73a94a}{C\-S\-P\-S\-R}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_af143c5e8fc9a3b2be2878e9c1f331aa9}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_ad75832a669eb121f6fce3c28d36b7fab}{A\-C\-P\-R}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_ac3956fe93987b725d89d3be32738da12}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}55\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_a3eb655f2e45d7af358775025c1a50c8e}{S\-P\-P\-R}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_ac7bbb92e6231b9b38ac483f7d161a096}{R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}131\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_ae67849b2c1016fe6ef9095827d16cddd}{F\-F\-S\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_a3eb42d69922e340037692424a69da880}{F\-F\-C\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_a377b78fe804f327e6f8b3d0f37e7bfef}{F\-S\-C\-R}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_a31700c8cdd26e4c094db72af33d9f24c}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}759\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_aa4b603c71768dbda553da571eccba1fe}{T\-R\-I\-G\-G\-E\-R}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_ae91ff529e87d8e234343ed31bcdc4f10}{F\-I\-F\-O0}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_a176d991adb4c022bd5b982a9f8fa6a1d}{I\-T\-A\-T\-B\-C\-T\-R2}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_a684071216fafee4e80be6aaa932cec46}{R\-E\-S\-E\-R\-V\-E\-D4} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_a20ca7fad4d4009c242f20a7b4a44b7d0}{I\-T\-A\-T\-B\-C\-T\-R0}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_aebaa9b8dd27f8017dd4f92ecf32bac8e}{F\-I\-F\-O1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_ab49c2cb6b5fe082746a444e07548c198}{I\-T\-C\-T\-R\-L}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_a3f80dd93f6bab6524603a7aa58de9a30}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}39\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_a2e4d5a07fabd771fa942a171230a0a84}{C\-L\-A\-I\-M\-S\-E\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structTPI__Type_a44efa6045512c8d4da64b0623f7a43ad}{C\-L\-A\-I\-M\-C\-L\-R}
\item 
uint32\-\_\-t \hyperlink{structTPI__Type_a476ca23fbc9480f1697fbec871130550}{R\-E\-S\-E\-R\-V\-E\-D7} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_a4b2e0d680cf7e26728ca8966363a938d}{D\-E\-V\-I\-D}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t \hyperlink{structTPI__Type_a16d12c5b1e12f764fa3ec4a51c5f0f35}{D\-E\-V\-T\-Y\-P\-E}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Trace Port Interface Register (T\-P\-I). 

\subsection{Field Documentation}
\hypertarget{structTPI__Type_ad75832a669eb121f6fce3c28d36b7fab}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!A\-C\-P\-R@{A\-C\-P\-R}}
\index{A\-C\-P\-R@{A\-C\-P\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{A\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-A\-C\-P\-R}}\label{structTPI__Type_ad75832a669eb121f6fce3c28d36b7fab}
Offset\-: 0x010 (R/\-W) Asynchronous Clock Prescaler Register \hypertarget{structTPI__Type_a44efa6045512c8d4da64b0623f7a43ad}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-L\-A\-I\-M\-C\-L\-R@{C\-L\-A\-I\-M\-C\-L\-R}}
\index{C\-L\-A\-I\-M\-C\-L\-R@{C\-L\-A\-I\-M\-C\-L\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-L\-A\-I\-M\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-L\-A\-I\-M\-C\-L\-R}}\label{structTPI__Type_a44efa6045512c8d4da64b0623f7a43ad}
Offset\-: 0x\-F\-A4 (R/\-W) Claim tag clear \hypertarget{structTPI__Type_a2e4d5a07fabd771fa942a171230a0a84}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-L\-A\-I\-M\-S\-E\-T@{C\-L\-A\-I\-M\-S\-E\-T}}
\index{C\-L\-A\-I\-M\-S\-E\-T@{C\-L\-A\-I\-M\-S\-E\-T}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-L\-A\-I\-M\-S\-E\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-L\-A\-I\-M\-S\-E\-T}}\label{structTPI__Type_a2e4d5a07fabd771fa942a171230a0a84}
Offset\-: 0x\-F\-A0 (R/\-W) Claim tag set \hypertarget{structTPI__Type_aa723ef3d38237aa2465779b3cc73a94a}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!C\-S\-P\-S\-R@{C\-S\-P\-S\-R}}
\index{C\-S\-P\-S\-R@{C\-S\-P\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{C\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-C\-S\-P\-S\-R}}\label{structTPI__Type_aa723ef3d38237aa2465779b3cc73a94a}
Offset\-: 0x004 (R/\-W) Current Parallel Port Size Register \hypertarget{structTPI__Type_a4b2e0d680cf7e26728ca8966363a938d}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!D\-E\-V\-I\-D@{D\-E\-V\-I\-D}}
\index{D\-E\-V\-I\-D@{D\-E\-V\-I\-D}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{D\-E\-V\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-D\-E\-V\-I\-D}}\label{structTPI__Type_a4b2e0d680cf7e26728ca8966363a938d}
Offset\-: 0x\-F\-C8 (R/ ) T\-P\-I\-U\-\_\-\-D\-E\-V\-I\-D \hypertarget{structTPI__Type_a16d12c5b1e12f764fa3ec4a51c5f0f35}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!D\-E\-V\-T\-Y\-P\-E@{D\-E\-V\-T\-Y\-P\-E}}
\index{D\-E\-V\-T\-Y\-P\-E@{D\-E\-V\-T\-Y\-P\-E}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{D\-E\-V\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-D\-E\-V\-T\-Y\-P\-E}}\label{structTPI__Type_a16d12c5b1e12f764fa3ec4a51c5f0f35}
Offset\-: 0x\-F\-C\-C (R/ ) T\-P\-I\-U\-\_\-\-D\-E\-V\-T\-Y\-P\-E \hypertarget{structTPI__Type_a3eb42d69922e340037692424a69da880}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-F\-C\-R@{F\-F\-C\-R}}
\index{F\-F\-C\-R@{F\-F\-C\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-F\-C\-R}}\label{structTPI__Type_a3eb42d69922e340037692424a69da880}
Offset\-: 0x304 (R/\-W) Formatter and Flush Control Register \hypertarget{structTPI__Type_ae67849b2c1016fe6ef9095827d16cddd}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-F\-S\-R@{F\-F\-S\-R}}
\index{F\-F\-S\-R@{F\-F\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-F\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-F\-S\-R}}\label{structTPI__Type_ae67849b2c1016fe6ef9095827d16cddd}
Offset\-: 0x300 (R/ ) Formatter and Flush Status Register \hypertarget{structTPI__Type_ae91ff529e87d8e234343ed31bcdc4f10}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-I\-F\-O0@{F\-I\-F\-O0}}
\index{F\-I\-F\-O0@{F\-I\-F\-O0}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-I\-F\-O0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-I\-F\-O0}}\label{structTPI__Type_ae91ff529e87d8e234343ed31bcdc4f10}
Offset\-: 0x\-E\-E\-C (R/ ) Integration E\-T\-M Data \hypertarget{structTPI__Type_aebaa9b8dd27f8017dd4f92ecf32bac8e}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-I\-F\-O1@{F\-I\-F\-O1}}
\index{F\-I\-F\-O1@{F\-I\-F\-O1}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-I\-F\-O1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-I\-F\-O1}}\label{structTPI__Type_aebaa9b8dd27f8017dd4f92ecf32bac8e}
Offset\-: 0x\-E\-F\-C (R/ ) Integration I\-T\-M Data \hypertarget{structTPI__Type_a377b78fe804f327e6f8b3d0f37e7bfef}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!F\-S\-C\-R@{F\-S\-C\-R}}
\index{F\-S\-C\-R@{F\-S\-C\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{F\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-F\-S\-C\-R}}\label{structTPI__Type_a377b78fe804f327e6f8b3d0f37e7bfef}
Offset\-: 0x308 (R/ ) Formatter Synchronization Counter Register \hypertarget{structTPI__Type_a20ca7fad4d4009c242f20a7b4a44b7d0}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-A\-T\-B\-C\-T\-R0@{I\-T\-A\-T\-B\-C\-T\-R0}}
\index{I\-T\-A\-T\-B\-C\-T\-R0@{I\-T\-A\-T\-B\-C\-T\-R0}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-A\-T\-B\-C\-T\-R0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-A\-T\-B\-C\-T\-R0}}\label{structTPI__Type_a20ca7fad4d4009c242f20a7b4a44b7d0}
Offset\-: 0x\-E\-F8 (R/ ) I\-T\-A\-T\-B\-C\-T\-R0 \hypertarget{structTPI__Type_a176d991adb4c022bd5b982a9f8fa6a1d}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-A\-T\-B\-C\-T\-R2@{I\-T\-A\-T\-B\-C\-T\-R2}}
\index{I\-T\-A\-T\-B\-C\-T\-R2@{I\-T\-A\-T\-B\-C\-T\-R2}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-A\-T\-B\-C\-T\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-A\-T\-B\-C\-T\-R2}}\label{structTPI__Type_a176d991adb4c022bd5b982a9f8fa6a1d}
Offset\-: 0x\-E\-F0 (R/ ) I\-T\-A\-T\-B\-C\-T\-R2 \hypertarget{structTPI__Type_ab49c2cb6b5fe082746a444e07548c198}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!I\-T\-C\-T\-R\-L@{I\-T\-C\-T\-R\-L}}
\index{I\-T\-C\-T\-R\-L@{I\-T\-C\-T\-R\-L}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{I\-T\-C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-I\-T\-C\-T\-R\-L}}\label{structTPI__Type_ab49c2cb6b5fe082746a444e07548c198}
Offset\-: 0x\-F00 (R/\-W) Integration Mode Control \hypertarget{structTPI__Type_af143c5e8fc9a3b2be2878e9c1f331aa9}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}2\mbox{]}}}\label{structTPI__Type_af143c5e8fc9a3b2be2878e9c1f331aa9}
\hypertarget{structTPI__Type_ac3956fe93987b725d89d3be32738da12}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}55\mbox{]}}}\label{structTPI__Type_ac3956fe93987b725d89d3be32738da12}
\hypertarget{structTPI__Type_ac7bbb92e6231b9b38ac483f7d161a096}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D2\mbox{[}131\mbox{]}}}\label{structTPI__Type_ac7bbb92e6231b9b38ac483f7d161a096}
\hypertarget{structTPI__Type_a31700c8cdd26e4c094db72af33d9f24c}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D3\mbox{[}759\mbox{]}}}\label{structTPI__Type_a31700c8cdd26e4c094db72af33d9f24c}
\hypertarget{structTPI__Type_a684071216fafee4e80be6aaa932cec46}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D4\mbox{[}1\mbox{]}}}\label{structTPI__Type_a684071216fafee4e80be6aaa932cec46}
\hypertarget{structTPI__Type_a3f80dd93f6bab6524603a7aa58de9a30}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}39\mbox{]}}}\label{structTPI__Type_a3f80dd93f6bab6524603a7aa58de9a30}
\hypertarget{structTPI__Type_a476ca23fbc9480f1697fbec871130550}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-R\-E\-S\-E\-R\-V\-E\-D7\mbox{[}8\mbox{]}}}\label{structTPI__Type_a476ca23fbc9480f1697fbec871130550}
\hypertarget{structTPI__Type_a3eb655f2e45d7af358775025c1a50c8e}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!S\-P\-P\-R@{S\-P\-P\-R}}
\index{S\-P\-P\-R@{S\-P\-P\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{S\-P\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-S\-P\-P\-R}}\label{structTPI__Type_a3eb655f2e45d7af358775025c1a50c8e}
Offset\-: 0x0\-F0 (R/\-W) Selected Pin Protocol Register \hypertarget{structTPI__Type_a158e9d784f6ee6398f4bdcb2e4ca0912}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!S\-S\-P\-S\-R@{S\-S\-P\-S\-R}}
\index{S\-S\-P\-S\-R@{S\-S\-P\-S\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{S\-S\-P\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-S\-S\-P\-S\-R}}\label{structTPI__Type_a158e9d784f6ee6398f4bdcb2e4ca0912}
Offset\-: 0x000 (R/ ) Supported Parallel Port Size Register \hypertarget{structTPI__Type_aa4b603c71768dbda553da571eccba1fe}{\index{T\-P\-I\-\_\-\-Type@{T\-P\-I\-\_\-\-Type}!T\-R\-I\-G\-G\-E\-R@{T\-R\-I\-G\-G\-E\-R}}
\index{T\-R\-I\-G\-G\-E\-R@{T\-R\-I\-G\-G\-E\-R}!TPI_Type@{T\-P\-I\-\_\-\-Type}}
\subsubsection[{T\-R\-I\-G\-G\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I} uint32\-\_\-t T\-P\-I\-\_\-\-Type\-::\-T\-R\-I\-G\-G\-E\-R}}\label{structTPI__Type_aa4b603c71768dbda553da571eccba1fe}
Offset\-: 0x\-E\-E8 (R/ ) T\-R\-I\-G\-G\-E\-R 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\end{DoxyCompactItemize}
