
power_standby_mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e44  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08007f88  08007f88  00017f88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084ac  080084ac  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080084ac  080084ac  000184ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084b4  080084b4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084b4  080084b4  000184b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080084b8  080084b8  000184b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080084bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  200001e0  0800869c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  0800869c  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b615  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e4b  00000000  00000000  0002b81e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0002d670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002e080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c58  00000000  00000000  0002e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc01  00000000  00000000  00045620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000898f4  00000000  00000000  00051221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dab15  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003db0  00000000  00000000  000dab68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08007f6c 	.word	0x08007f6c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08007f6c 	.word	0x08007f6c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bac:	f000 b9ae 	b.w	8000f0c <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f83e 	bl	8000c38 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2lz>:
 8000bc8:	b538      	push	{r3, r4, r5, lr}
 8000bca:	4605      	mov	r5, r0
 8000bcc:	460c      	mov	r4, r1
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	4628      	mov	r0, r5
 8000bd4:	4621      	mov	r1, r4
 8000bd6:	f7ff ff09 	bl	80009ec <__aeabi_dcmplt>
 8000bda:	b928      	cbnz	r0, 8000be8 <__aeabi_d2lz+0x20>
 8000bdc:	4628      	mov	r0, r5
 8000bde:	4621      	mov	r1, r4
 8000be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000be4:	f000 b80a 	b.w	8000bfc <__aeabi_d2ulz>
 8000be8:	4628      	mov	r0, r5
 8000bea:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000bee:	f000 f805 	bl	8000bfc <__aeabi_d2ulz>
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	bd38      	pop	{r3, r4, r5, pc}
 8000bfa:	bf00      	nop

08000bfc <__aeabi_d2ulz>:
 8000bfc:	b5d0      	push	{r4, r6, r7, lr}
 8000bfe:	2200      	movs	r2, #0
 8000c00:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <__aeabi_d2ulz+0x34>)
 8000c02:	4606      	mov	r6, r0
 8000c04:	460f      	mov	r7, r1
 8000c06:	f7ff fc7f 	bl	8000508 <__aeabi_dmul>
 8000c0a:	f7ff ff55 	bl	8000ab8 <__aeabi_d2uiz>
 8000c0e:	4604      	mov	r4, r0
 8000c10:	f7ff fc00 	bl	8000414 <__aeabi_ui2d>
 8000c14:	2200      	movs	r2, #0
 8000c16:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <__aeabi_d2ulz+0x38>)
 8000c18:	f7ff fc76 	bl	8000508 <__aeabi_dmul>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	460b      	mov	r3, r1
 8000c20:	4630      	mov	r0, r6
 8000c22:	4639      	mov	r1, r7
 8000c24:	f7ff fab8 	bl	8000198 <__aeabi_dsub>
 8000c28:	f7ff ff46 	bl	8000ab8 <__aeabi_d2uiz>
 8000c2c:	4621      	mov	r1, r4
 8000c2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000c30:	3df00000 	.word	0x3df00000
 8000c34:	41f00000 	.word	0x41f00000

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	4688      	mov	r8, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14d      	bne.n	8000ce4 <__udivmoddi4+0xac>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d968      	bls.n	8000d20 <__udivmoddi4+0xe8>
 8000c4e:	fab2 f282 	clz	r2, r2
 8000c52:	b152      	cbz	r2, 8000c6a <__udivmoddi4+0x32>
 8000c54:	fa01 f302 	lsl.w	r3, r1, r2
 8000c58:	f1c2 0120 	rsb	r1, r2, #32
 8000c5c:	fa20 f101 	lsr.w	r1, r0, r1
 8000c60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c64:	ea41 0803 	orr.w	r8, r1, r3
 8000c68:	4094      	lsls	r4, r2
 8000c6a:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000c6e:	fbb8 f7f1 	udiv	r7, r8, r1
 8000c72:	fa1f fe8c 	uxth.w	lr, ip
 8000c76:	fb01 8817 	mls	r8, r1, r7, r8
 8000c7a:	fb07 f00e 	mul.w	r0, r7, lr
 8000c7e:	0c23      	lsrs	r3, r4, #16
 8000c80:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c84:	4298      	cmp	r0, r3
 8000c86:	d90a      	bls.n	8000c9e <__udivmoddi4+0x66>
 8000c88:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8c:	f107 35ff 	add.w	r5, r7, #4294967295	; 0xffffffff
 8000c90:	f080 811e 	bcs.w	8000ed0 <__udivmoddi4+0x298>
 8000c94:	4298      	cmp	r0, r3
 8000c96:	f240 811b 	bls.w	8000ed0 <__udivmoddi4+0x298>
 8000c9a:	3f02      	subs	r7, #2
 8000c9c:	4463      	add	r3, ip
 8000c9e:	1a1b      	subs	r3, r3, r0
 8000ca0:	fbb3 f0f1 	udiv	r0, r3, r1
 8000ca4:	fb01 3310 	mls	r3, r1, r0, r3
 8000ca8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cac:	b2a4      	uxth	r4, r4
 8000cae:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cb2:	45a6      	cmp	lr, r4
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cbe:	f080 8109 	bcs.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8106 	bls.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc8:	4464      	add	r4, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	2100      	movs	r1, #0
 8000cce:	eba4 040e 	sub.w	r4, r4, lr
 8000cd2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cd6:	b11e      	cbz	r6, 8000ce0 <__udivmoddi4+0xa8>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	40d4      	lsrs	r4, r2
 8000cdc:	e9c6 4300 	strd	r4, r3, [r6]
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0xc2>
 8000ce8:	2e00      	cmp	r6, #0
 8000cea:	f000 80ee 	beq.w	8000eca <__udivmoddi4+0x292>
 8000cee:	2100      	movs	r1, #0
 8000cf0:	e9c6 0500 	strd	r0, r5, [r6]
 8000cf4:	4608      	mov	r0, r1
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	fab3 f183 	clz	r1, r3
 8000cfe:	2900      	cmp	r1, #0
 8000d00:	d14a      	bne.n	8000d98 <__udivmoddi4+0x160>
 8000d02:	42ab      	cmp	r3, r5
 8000d04:	d302      	bcc.n	8000d0c <__udivmoddi4+0xd4>
 8000d06:	4282      	cmp	r2, r0
 8000d08:	f200 80fc 	bhi.w	8000f04 <__udivmoddi4+0x2cc>
 8000d0c:	1a84      	subs	r4, r0, r2
 8000d0e:	eb65 0303 	sbc.w	r3, r5, r3
 8000d12:	2001      	movs	r0, #1
 8000d14:	4698      	mov	r8, r3
 8000d16:	2e00      	cmp	r6, #0
 8000d18:	d0e2      	beq.n	8000ce0 <__udivmoddi4+0xa8>
 8000d1a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d1e:	e7df      	b.n	8000ce0 <__udivmoddi4+0xa8>
 8000d20:	b902      	cbnz	r2, 8000d24 <__udivmoddi4+0xec>
 8000d22:	deff      	udf	#255	; 0xff
 8000d24:	fab2 f282 	clz	r2, r2
 8000d28:	2a00      	cmp	r2, #0
 8000d2a:	f040 8091 	bne.w	8000e50 <__udivmoddi4+0x218>
 8000d2e:	eba1 000c 	sub.w	r0, r1, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d38:	fa1f fe8c 	uxth.w	lr, ip
 8000d3c:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d40:	fb07 0013 	mls	r0, r7, r3, r0
 8000d44:	0c25      	lsrs	r5, r4, #16
 8000d46:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d4a:	fb0e f003 	mul.w	r0, lr, r3
 8000d4e:	42a8      	cmp	r0, r5
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x12c>
 8000d52:	eb1c 0505 	adds.w	r5, ip, r5
 8000d56:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x12a>
 8000d5c:	42a8      	cmp	r0, r5
 8000d5e:	f200 80ce 	bhi.w	8000efe <__udivmoddi4+0x2c6>
 8000d62:	4643      	mov	r3, r8
 8000d64:	1a2d      	subs	r5, r5, r0
 8000d66:	fbb5 f0f7 	udiv	r0, r5, r7
 8000d6a:	fb07 5510 	mls	r5, r7, r0, r5
 8000d6e:	fb0e fe00 	mul.w	lr, lr, r0
 8000d72:	b2a4      	uxth	r4, r4
 8000d74:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d78:	45a6      	cmp	lr, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x156>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d84:	d202      	bcs.n	8000d8c <__udivmoddi4+0x154>
 8000d86:	45a6      	cmp	lr, r4
 8000d88:	f200 80b6 	bhi.w	8000ef8 <__udivmoddi4+0x2c0>
 8000d8c:	4628      	mov	r0, r5
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d96:	e79e      	b.n	8000cd6 <__udivmoddi4+0x9e>
 8000d98:	f1c1 0720 	rsb	r7, r1, #32
 8000d9c:	408b      	lsls	r3, r1
 8000d9e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000da2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000da6:	fa25 fa07 	lsr.w	sl, r5, r7
 8000daa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dae:	fbba f8f9 	udiv	r8, sl, r9
 8000db2:	fa20 f307 	lsr.w	r3, r0, r7
 8000db6:	fb09 aa18 	mls	sl, r9, r8, sl
 8000dba:	408d      	lsls	r5, r1
 8000dbc:	fa1f fe8c 	uxth.w	lr, ip
 8000dc0:	431d      	orrs	r5, r3
 8000dc2:	fa00 f301 	lsl.w	r3, r0, r1
 8000dc6:	fb08 f00e 	mul.w	r0, r8, lr
 8000dca:	0c2c      	lsrs	r4, r5, #16
 8000dcc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000dd0:	42a0      	cmp	r0, r4
 8000dd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd6:	d90b      	bls.n	8000df0 <__udivmoddi4+0x1b8>
 8000dd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ddc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000de0:	f080 8088 	bcs.w	8000ef4 <__udivmoddi4+0x2bc>
 8000de4:	42a0      	cmp	r0, r4
 8000de6:	f240 8085 	bls.w	8000ef4 <__udivmoddi4+0x2bc>
 8000dea:	f1a8 0802 	sub.w	r8, r8, #2
 8000dee:	4464      	add	r4, ip
 8000df0:	1a24      	subs	r4, r4, r0
 8000df2:	fbb4 f0f9 	udiv	r0, r4, r9
 8000df6:	fb09 4410 	mls	r4, r9, r0, r4
 8000dfa:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dfe:	b2ad      	uxth	r5, r5
 8000e00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e04:	45a6      	cmp	lr, r4
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x1e2>
 8000e08:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0c:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000e10:	d26c      	bcs.n	8000eec <__udivmoddi4+0x2b4>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	d96a      	bls.n	8000eec <__udivmoddi4+0x2b4>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4464      	add	r4, ip
 8000e1a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e1e:	fba0 9502 	umull	r9, r5, r0, r2
 8000e22:	eba4 040e 	sub.w	r4, r4, lr
 8000e26:	42ac      	cmp	r4, r5
 8000e28:	46c8      	mov	r8, r9
 8000e2a:	46ae      	mov	lr, r5
 8000e2c:	d356      	bcc.n	8000edc <__udivmoddi4+0x2a4>
 8000e2e:	d053      	beq.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e30:	2e00      	cmp	r6, #0
 8000e32:	d069      	beq.n	8000f08 <__udivmoddi4+0x2d0>
 8000e34:	ebb3 0208 	subs.w	r2, r3, r8
 8000e38:	eb64 040e 	sbc.w	r4, r4, lr
 8000e3c:	fa22 f301 	lsr.w	r3, r2, r1
 8000e40:	fa04 f707 	lsl.w	r7, r4, r7
 8000e44:	431f      	orrs	r7, r3
 8000e46:	40cc      	lsrs	r4, r1
 8000e48:	e9c6 7400 	strd	r7, r4, [r6]
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	e747      	b.n	8000ce0 <__udivmoddi4+0xa8>
 8000e50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e54:	f1c2 0120 	rsb	r1, r2, #32
 8000e58:	fa25 f301 	lsr.w	r3, r5, r1
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa20 f101 	lsr.w	r1, r0, r1
 8000e64:	4095      	lsls	r5, r2
 8000e66:	430d      	orrs	r5, r1
 8000e68:	fbb3 f1f7 	udiv	r1, r3, r7
 8000e6c:	fb07 3311 	mls	r3, r7, r1, r3
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	0c28      	lsrs	r0, r5, #16
 8000e76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e7a:	fb01 f30e 	mul.w	r3, r1, lr
 8000e7e:	4283      	cmp	r3, r0
 8000e80:	fa04 f402 	lsl.w	r4, r4, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x260>
 8000e86:	eb1c 0000 	adds.w	r0, ip, r0
 8000e8a:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000e8e:	d22f      	bcs.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e90:	4283      	cmp	r3, r0
 8000e92:	d92d      	bls.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e94:	3902      	subs	r1, #2
 8000e96:	4460      	add	r0, ip
 8000e98:	1ac0      	subs	r0, r0, r3
 8000e9a:	fbb0 f3f7 	udiv	r3, r0, r7
 8000e9e:	fb07 0013 	mls	r0, r7, r3, r0
 8000ea2:	b2ad      	uxth	r5, r5
 8000ea4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000ea8:	fb03 f00e 	mul.w	r0, r3, lr
 8000eac:	42a8      	cmp	r0, r5
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x28a>
 8000eb0:	eb1c 0505 	adds.w	r5, ip, r5
 8000eb4:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000eb8:	d216      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000eba:	42a8      	cmp	r0, r5
 8000ebc:	d914      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000ebe:	3b02      	subs	r3, #2
 8000ec0:	4465      	add	r5, ip
 8000ec2:	1a28      	subs	r0, r5, r0
 8000ec4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec8:	e738      	b.n	8000d3c <__udivmoddi4+0x104>
 8000eca:	4631      	mov	r1, r6
 8000ecc:	4630      	mov	r0, r6
 8000ece:	e707      	b.n	8000ce0 <__udivmoddi4+0xa8>
 8000ed0:	462f      	mov	r7, r5
 8000ed2:	e6e4      	b.n	8000c9e <__udivmoddi4+0x66>
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	e6f9      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ed8:	454b      	cmp	r3, r9
 8000eda:	d2a9      	bcs.n	8000e30 <__udivmoddi4+0x1f8>
 8000edc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ee4:	3801      	subs	r0, #1
 8000ee6:	e7a3      	b.n	8000e30 <__udivmoddi4+0x1f8>
 8000ee8:	4643      	mov	r3, r8
 8000eea:	e7ea      	b.n	8000ec2 <__udivmoddi4+0x28a>
 8000eec:	4628      	mov	r0, r5
 8000eee:	e794      	b.n	8000e1a <__udivmoddi4+0x1e2>
 8000ef0:	4641      	mov	r1, r8
 8000ef2:	e7d1      	b.n	8000e98 <__udivmoddi4+0x260>
 8000ef4:	46d0      	mov	r8, sl
 8000ef6:	e77b      	b.n	8000df0 <__udivmoddi4+0x1b8>
 8000ef8:	4464      	add	r4, ip
 8000efa:	3802      	subs	r0, #2
 8000efc:	e747      	b.n	8000d8e <__udivmoddi4+0x156>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	4465      	add	r5, ip
 8000f02:	e72f      	b.n	8000d64 <__udivmoddi4+0x12c>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e706      	b.n	8000d16 <__udivmoddi4+0xde>
 8000f08:	4631      	mov	r1, r6
 8000f0a:	e6e9      	b.n	8000ce0 <__udivmoddi4+0xa8>

08000f0c <__aeabi_idiv0>:
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop

08000f10 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f16:	f000 fb7c 	bl	8001612 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f1a:	f000 f891 	bl	8001040 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f1e:	f000 f981 	bl	8001224 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000f22:	f000 f955 	bl	80011d0 <MX_USART1_UART_Init>
	MX_RTC_Init();
 8000f26:	f000 f8ef 	bl	8001108 <MX_RTC_Init>

	// stand my mode is used for lovest power cunsuption
	//deep sleap mode power is desable so powered off
	// and  The PLLs, the HSI oscillator and the HSE oscillator are also switched off.
//** check if SB flag is set....**
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 8000f2a:	4b3e      	ldr	r3, [pc, #248]	; (8001024 <main+0x114>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 0302 	and.w	r3, r3, #2
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d129      	bne.n	8000f8a <main+0x7a>
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB); // clear the flag disable the wakeup flags
 8000f36:	4b3b      	ldr	r3, [pc, #236]	; (8001024 <main+0x114>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a3a      	ldr	r2, [pc, #232]	; (8001024 <main+0x114>)
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	6013      	str	r3, [r2, #0]
//the sbf status flag in the pwr power control status registor indicate that the mcu was stand by mode.

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\n\n";
 8000f42:	4b39      	ldr	r3, [pc, #228]	; (8001028 <main+0x118>)
 8000f44:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8000f46:	68f8      	ldr	r0, [r7, #12]
 8000f48:	f7ff f91a 	bl	8000180 <strlen>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f54:	68f9      	ldr	r1, [r7, #12]
 8000f56:	4835      	ldr	r0, [pc, #212]	; (800102c <main+0x11c>)
 8000f58:	f002 f9d1 	bl	80032fe <HAL_UART_Transmit>
//start the
		/** Blink the LED for few time in small delay **/
		for (int i = 0; i < 20; i++) {
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	e009      	b.n	8000f76 <main+0x66>
			HAL_GPIO_TogglePin(BSP_LED_BLUE_GPIO_Port, BSP_LED_BLUE_Pin);
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	4832      	ldr	r0, [pc, #200]	; (8001030 <main+0x120>)
 8000f66:	f000 fe8b 	bl	8001c80 <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8000f6a:	20c8      	movs	r0, #200	; 0xc8
 8000f6c:	f000 fbc0 	bl	80016f0 <HAL_Delay>
		for (int i = 0; i < 20; i++) {
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	3301      	adds	r3, #1
 8000f74:	617b      	str	r3, [r7, #20]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	2b13      	cmp	r3, #19
 8000f7a:	ddf2      	ble.n	8000f62 <main+0x52>
		}
		//***...  Disable the WWAKEUP PIN *****
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8000f7c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000f80:	f000 feb4 	bl	8001cec <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8000f84:	482b      	ldr	r0, [pc, #172]	; (8001034 <main+0x124>)
 8000f86:	f002 f8e5 	bl	8003154 <HAL_RTCEx_DeactivateWakeUpTimer>

	}
	/** Now enter the standby mode **/
	/* Clear the WU FLAG */
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <main+0x114>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a25      	ldr	r2, [pc, #148]	; (8001024 <main+0x114>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8000f96:	4b27      	ldr	r3, [pc, #156]	; (8001034 <main+0x124>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4b25      	ldr	r3, [pc, #148]	; (8001034 <main+0x124>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000fa6:	60da      	str	r2, [r3, #12]

	/** display  the string **/
	char *str = "ABOUT TO ENTER THE STANDBY MODE\n\n";
 8000fa8:	4b23      	ldr	r3, [pc, #140]	; (8001038 <main+0x128>)
 8000faa:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8000fac:	68b8      	ldr	r0, [r7, #8]
 8000fae:	f7ff f8e7 	bl	8000180 <strlen>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fba:	68b9      	ldr	r1, [r7, #8]
 8000fbc:	481b      	ldr	r0, [pc, #108]	; (800102c <main+0x11c>)
 8000fbe:	f002 f99e 	bl	80032fe <HAL_UART_Transmit>

	/** Blink the LED for few time in small delay **/
	for (int i = 0; i < 5; i++) {
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	e00a      	b.n	8000fde <main+0xce>
		HAL_GPIO_TogglePin(BSP_LED_BLUE_GPIO_Port, BSP_LED_BLUE_Pin);
 8000fc8:	2140      	movs	r1, #64	; 0x40
 8000fca:	4819      	ldr	r0, [pc, #100]	; (8001030 <main+0x120>)
 8000fcc:	f000 fe58 	bl	8001c80 <HAL_GPIO_TogglePin>
		HAL_Delay(750);
 8000fd0:	f240 20ee 	movw	r0, #750	; 0x2ee
 8000fd4:	f000 fb8c 	bl	80016f0 <HAL_Delay>
	for (int i = 0; i < 5; i++) {
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	ddf1      	ble.n	8000fc8 <main+0xb8>
	}

	/* Enable the WAKEUP PIN */
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8000fe4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000fe8:	f000 fe64 	bl	8001cb4 <HAL_PWR_EnableWakeUpPin>
	 RTC_WAKEUPCLOCK_RTCCLK_DIV = RTCCLK_Div16 = 16
	 Wake-up Time Base = 16 /(32KHz) = 0.0005 seconds
	 ==> WakeUpCounter = ~5s/0.0005s = 20000 = 0x2710
	 */
// enable the wakeup pin, or the RTC periodic wakeup
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x5A55, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 8000fec:	2200      	movs	r2, #0
 8000fee:	f645 2155 	movw	r1, #23125	; 0x5a55
 8000ff2:	4810      	ldr	r0, [pc, #64]	; (8001034 <main+0x124>)
 8000ff4:	f001 ffee 	bl	8002fd4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <main+0xf2>
			!= HAL_OK) {
		Error_Handler();
 8000ffe:	f000 f95b 	bl	80012b8 <Error_Handler>
	//that, when the MCU wakesup, The SBF status flag in the PWR power control/status
	//register (PWR_CSR) is set. The wakeup can be triggered by WKUP pin rising edge, RTC
	// RTC wakeup, tamper event, time stamp event, external reset in NRST pin, IWDG reset.

	/* one last string to be sure */
	char *str2 = "STANDBY MODE is ON\n\n";
 8001002:	4b0e      	ldr	r3, [pc, #56]	; (800103c <main+0x12c>)
 8001004:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) str2, strlen(str2),
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f7ff f8ba 	bl	8000180 <strlen>
 800100c:	4603      	mov	r3, r0
 800100e:	b29a      	uxth	r2, r3
 8001010:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	4805      	ldr	r0, [pc, #20]	; (800102c <main+0x11c>)
 8001018:	f002 f971 	bl	80032fe <HAL_UART_Transmit>
	HAL_MAX_DELAY);

	/* Finally enter the standby mode */
	HAL_PWR_EnterSTANDBYMode();
 800101c:	f000 fe82 	bl	8001d24 <HAL_PWR_EnterSTANDBYMode>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8001020:	e7fe      	b.n	8001020 <main+0x110>
 8001022:	bf00      	nop
 8001024:	40007000 	.word	0x40007000
 8001028:	08007f88 	.word	0x08007f88
 800102c:	2000021c 	.word	0x2000021c
 8001030:	40020400 	.word	0x40020400
 8001034:	200001fc 	.word	0x200001fc
 8001038:	08007fa8 	.word	0x08007fa8
 800103c:	08007fcc 	.word	0x08007fcc

08001040 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b096      	sub	sp, #88	; 0x58
 8001044:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800104a:	2234      	movs	r2, #52	; 0x34
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f002 fb54 	bl	80036fc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800106e:	4b25      	ldr	r3, [pc, #148]	; (8001104 <SystemClock_Config+0xc4>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001076:	4a23      	ldr	r2, [pc, #140]	; (8001104 <SystemClock_Config+0xc4>)
 8001078:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800107c:	6013      	str	r3, [r2, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 800107e:	230a      	movs	r3, #10
 8001080:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001082:	2301      	movs	r3, #1
 8001084:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001086:	2310      	movs	r3, #16
 8001088:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800108a:	2301      	movs	r3, #1
 800108c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800108e:	2302      	movs	r3, #2
 8001090:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001092:	2300      	movs	r3, #0
 8001094:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001096:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800109a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 800109c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010a0:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80010a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fe54 	bl	8001d54 <HAL_RCC_OscConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x76>
		Error_Handler();
 80010b2:	f000 f901 	bl	80012b8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80010b6:	230f      	movs	r3, #15
 80010b8:	613b      	str	r3, [r7, #16]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ba:	2303      	movs	r3, #3
 80010bc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c6:	2300      	movs	r3, #0
 80010c8:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80010ca:	f107 0310 	add.w	r3, r7, #16
 80010ce:	2101      	movs	r1, #1
 80010d0:	4618      	mov	r0, r3
 80010d2:	f001 f96f 	bl	80023b4 <HAL_RCC_ClockConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0xa0>
		Error_Handler();
 80010dc:	f000 f8ec 	bl	80012b8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010e0:	2301      	movs	r3, #1
 80010e2:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e8:	60bb      	str	r3, [r7, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	4618      	mov	r0, r3
 80010ee:	f001 fc27 	bl	8002940 <HAL_RCCEx_PeriphCLKConfig>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <SystemClock_Config+0xbc>
		Error_Handler();
 80010f8:	f000 f8de 	bl	80012b8 <Error_Handler>
	}
}
 80010fc:	bf00      	nop
 80010fe:	3758      	adds	r7, #88	; 0x58
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40007000 	.word	0x40007000

08001108 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 800111c:	2300      	movs	r3, #0
 800111e:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001122:	4a2a      	ldr	r2, [pc, #168]	; (80011cc <MX_RTC_Init+0xc4>)
 8001124:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001126:	4b28      	ldr	r3, [pc, #160]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001128:	2200      	movs	r2, #0
 800112a:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 800112c:	4b26      	ldr	r3, [pc, #152]	; (80011c8 <MX_RTC_Init+0xc0>)
 800112e:	227f      	movs	r2, #127	; 0x7f
 8001130:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8001132:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001134:	22ff      	movs	r2, #255	; 0xff
 8001136:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001138:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <MX_RTC_Init+0xc0>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800113e:	4b22      	ldr	r3, [pc, #136]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001140:	2200      	movs	r2, #0
 8001142:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001144:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 800114a:	481f      	ldr	r0, [pc, #124]	; (80011c8 <MX_RTC_Init+0xc0>)
 800114c:	f001 fd02 	bl	8002b54 <HAL_RTC_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_RTC_Init+0x52>
		Error_Handler();
 8001156:	f000 f8af 	bl	80012b8 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x0;
 800115a:	2300      	movs	r3, #0
 800115c:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x0;
 800115e:	2300      	movs	r3, #0
 8001160:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8001162:	2300      	movs	r3, #0
 8001164:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	2201      	movs	r2, #1
 8001172:	4619      	mov	r1, r3
 8001174:	4814      	ldr	r0, [pc, #80]	; (80011c8 <MX_RTC_Init+0xc0>)
 8001176:	f001 fd70 	bl	8002c5a <HAL_RTC_SetTime>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_RTC_Init+0x7c>
		Error_Handler();
 8001180:	f000 f89a 	bl	80012b8 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001184:	2301      	movs	r3, #1
 8001186:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 8001188:	2301      	movs	r3, #1
 800118a:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x1;
 800118c:	2301      	movs	r3, #1
 800118e:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x0;
 8001190:	2300      	movs	r3, #0
 8001192:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 8001194:	463b      	mov	r3, r7
 8001196:	2201      	movs	r2, #1
 8001198:	4619      	mov	r1, r3
 800119a:	480b      	ldr	r0, [pc, #44]	; (80011c8 <MX_RTC_Init+0xc0>)
 800119c:	f001 fdf7 	bl	8002d8e <HAL_RTC_SetDate>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_RTC_Init+0xa2>
		Error_Handler();
 80011a6:	f000 f887 	bl	80012b8 <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	4806      	ldr	r0, [pc, #24]	; (80011c8 <MX_RTC_Init+0xc0>)
 80011b0:	f001 ff10 	bl	8002fd4 <HAL_RTCEx_SetWakeUpTimer_IT>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_RTC_Init+0xb6>
			!= HAL_OK) {
		Error_Handler();
 80011ba:	f000 f87d 	bl	80012b8 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	200001fc 	.word	0x200001fc
 80011cc:	40002800 	.word	0x40002800

080011d0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <MX_USART1_UART_Init+0x50>)
 80011d8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80011da:	4b10      	ldr	r3, [pc, #64]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011f6:	220c      	movs	r2, #12
 80011f8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <MX_USART1_UART_Init+0x4c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_USART1_UART_Init+0x4c>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_USART1_UART_Init+0x4c>)
 8001208:	f002 f829 	bl	800325e <HAL_UART_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001212:	f000 f851 	bl	80012b8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000021c 	.word	0x2000021c
 8001220:	40013800 	.word	0x40013800

08001224 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800123a:	4b1d      	ldr	r3, [pc, #116]	; (80012b0 <MX_GPIO_Init+0x8c>)
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	4a1c      	ldr	r2, [pc, #112]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001240:	f043 0320 	orr.w	r3, r3, #32
 8001244:	61d3      	str	r3, [r2, #28]
 8001246:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	4b17      	ldr	r3, [pc, #92]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a16      	ldr	r2, [pc, #88]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	61d3      	str	r3, [r2, #28]
 800125e:	4b14      	ldr	r3, [pc, #80]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <MX_GPIO_Init+0x8c>)
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	4a10      	ldr	r2, [pc, #64]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001270:	f043 0302 	orr.w	r3, r3, #2
 8001274:	61d3      	str	r3, [r2, #28]
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <MX_GPIO_Init+0x8c>)
 8001278:	69db      	ldr	r3, [r3, #28]
 800127a:	f003 0302 	and.w	r3, r3, #2
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(BSP_LED_BLUE_GPIO_Port, BSP_LED_BLUE_Pin, GPIO_PIN_RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	2140      	movs	r1, #64	; 0x40
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <MX_GPIO_Init+0x90>)
 8001288:	f000 fce2 	bl	8001c50 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : BSP_LED_BLUE_Pin */
	GPIO_InitStruct.Pin = BSP_LED_BLUE_Pin;
 800128c:	2340      	movs	r3, #64	; 0x40
 800128e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001290:	2301      	movs	r3, #1
 8001292:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(BSP_LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 800129c:	f107 030c 	add.w	r3, r7, #12
 80012a0:	4619      	mov	r1, r3
 80012a2:	4804      	ldr	r0, [pc, #16]	; (80012b4 <MX_GPIO_Init+0x90>)
 80012a4:	f000 fb54 	bl	8001950 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80012a8:	bf00      	nop
 80012aa:	3720      	adds	r7, #32
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020400 	.word	0x40020400

080012b8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012bc:	b672      	cpsid	i
}
 80012be:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80012c0:	e7fe      	b.n	80012c0 <Error_Handler+0x8>
	...

080012c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <HAL_MspInit+0x5c>)
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	4a14      	ldr	r2, [pc, #80]	; (8001320 <HAL_MspInit+0x5c>)
 80012d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80012d4:	6253      	str	r3, [r2, #36]	; 0x24
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <HAL_MspInit+0x5c>)
 80012d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012e2:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <HAL_MspInit+0x5c>)
 80012e4:	6a1b      	ldr	r3, [r3, #32]
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <HAL_MspInit+0x5c>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	6213      	str	r3, [r2, #32]
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <HAL_MspInit+0x5c>)
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	60bb      	str	r3, [r7, #8]
 80012f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_MspInit+0x5c>)
 80012fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fe:	4a08      	ldr	r2, [pc, #32]	; (8001320 <HAL_MspInit+0x5c>)
 8001300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001304:	6253      	str	r3, [r2, #36]	; 0x24
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_MspInit+0x5c>)
 8001308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001312:	2007      	movs	r0, #7
 8001314:	f000 fada 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40023800 	.word	0x40023800

08001324 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a08      	ldr	r2, [pc, #32]	; (8001354 <HAL_RTC_MspInit+0x30>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d10a      	bne.n	800134c <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <HAL_RTC_MspInit+0x34>)
 8001338:	2201      	movs	r2, #1
 800133a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800133c:	2200      	movs	r2, #0
 800133e:	2100      	movs	r1, #0
 8001340:	2003      	movs	r0, #3
 8001342:	f000 face 	bl	80018e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001346:	2003      	movs	r0, #3
 8001348:	f000 fae7 	bl	800191a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40002800 	.word	0x40002800
 8001358:	424706d8 	.word	0x424706d8

0800135c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	; 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <HAL_UART_MspInit+0x7c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d128      	bne.n	80013d0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <HAL_UART_MspInit+0x80>)
 8001380:	6a1b      	ldr	r3, [r3, #32]
 8001382:	4a16      	ldr	r2, [pc, #88]	; (80013dc <HAL_UART_MspInit+0x80>)
 8001384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001388:	6213      	str	r3, [r2, #32]
 800138a:	4b14      	ldr	r3, [pc, #80]	; (80013dc <HAL_UART_MspInit+0x80>)
 800138c:	6a1b      	ldr	r3, [r3, #32]
 800138e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001392:	613b      	str	r3, [r7, #16]
 8001394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4b11      	ldr	r3, [pc, #68]	; (80013dc <HAL_UART_MspInit+0x80>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	4a10      	ldr	r2, [pc, #64]	; (80013dc <HAL_UART_MspInit+0x80>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	61d3      	str	r3, [r2, #28]
 80013a2:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <HAL_UART_MspInit+0x80>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b4:	2302      	movs	r3, #2
 80013b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b8:	2300      	movs	r3, #0
 80013ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013bc:	2303      	movs	r3, #3
 80013be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013c0:	2307      	movs	r3, #7
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4619      	mov	r1, r3
 80013ca:	4805      	ldr	r0, [pc, #20]	; (80013e0 <HAL_UART_MspInit+0x84>)
 80013cc:	f000 fac0 	bl	8001950 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80013d0:	bf00      	nop
 80013d2:	3728      	adds	r7, #40	; 0x28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40013800 	.word	0x40013800
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020000 	.word	0x40020000

080013e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <NMI_Handler+0x4>

080013ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ea:	b480      	push	{r7}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ee:	e7fe      	b.n	80013ee <HardFault_Handler+0x4>

080013f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <MemManage_Handler+0x4>

080013f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013fa:	e7fe      	b.n	80013fa <BusFault_Handler+0x4>

080013fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001400:	e7fe      	b.n	8001400 <UsageFault_Handler+0x4>

08001402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr

0800140e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800140e:	b480      	push	{r7}
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001412:	bf00      	nop
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr

08001426 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800142a:	f000 f945 	bl	80016b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <RTC_WKUP_IRQHandler+0x10>)
 800143a:	f001 fee3 	bl	8003204 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200001fc 	.word	0x200001fc

08001448 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return 1;
 800144c:	2301      	movs	r3, #1
}
 800144e:	4618      	mov	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr

08001456 <_kill>:

int _kill(int pid, int sig)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
 800145e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001460:	f002 f922 	bl	80036a8 <__errno>
 8001464:	4603      	mov	r3, r0
 8001466:	2216      	movs	r2, #22
 8001468:	601a      	str	r2, [r3, #0]
  return -1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <_exit>:

void _exit (int status)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800147e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ffe7 	bl	8001456 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001488:	e7fe      	b.n	8001488 <_exit+0x12>

0800148a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e00a      	b.n	80014b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800149c:	f3af 8000 	nop.w
 80014a0:	4601      	mov	r1, r0
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	1c5a      	adds	r2, r3, #1
 80014a6:	60ba      	str	r2, [r7, #8]
 80014a8:	b2ca      	uxtb	r2, r1
 80014aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	3301      	adds	r3, #1
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	dbf0      	blt.n	800149c <_read+0x12>
  }

  return len;
 80014ba:	687b      	ldr	r3, [r7, #4]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]


	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d8:	68b9      	ldr	r1, [r7, #8]
 80014da:	4804      	ldr	r0, [pc, #16]	; (80014ec <_write+0x28>)
 80014dc:	f001 ff0f 	bl	80032fe <HAL_UART_Transmit>
		return len;
 80014e0:	687b      	ldr	r3, [r7, #4]





}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	2000021c 	.word	0x2000021c

080014f0 <_close>:

int _close(int file)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr

08001506 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001516:	605a      	str	r2, [r3, #4]
  return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr

08001524 <_isatty>:

int _isatty(int file)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800152c:	2301      	movs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr

08001538 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001558:	4a14      	ldr	r2, [pc, #80]	; (80015ac <_sbrk+0x5c>)
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <_sbrk+0x60>)
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001564:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d102      	bne.n	8001572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <_sbrk+0x64>)
 800156e:	4a12      	ldr	r2, [pc, #72]	; (80015b8 <_sbrk+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001572:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <_sbrk+0x64>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	429a      	cmp	r2, r3
 800157e:	d207      	bcs.n	8001590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001580:	f002 f892 	bl	80036a8 <__errno>
 8001584:	4603      	mov	r3, r0
 8001586:	220c      	movs	r2, #12
 8001588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800158a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800158e:	e009      	b.n	80015a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <_sbrk+0x64>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <_sbrk+0x64>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4413      	add	r3, r2
 800159e:	4a05      	ldr	r2, [pc, #20]	; (80015b4 <_sbrk+0x64>)
 80015a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015a2:	68fb      	ldr	r3, [r7, #12]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20008000 	.word	0x20008000
 80015b0:	00000400 	.word	0x00000400
 80015b4:	20000264 	.word	0x20000264
 80015b8:	20000280 	.word	0x20000280

080015bc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr

080015c8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c8:	f7ff fff8 	bl	80015bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015cc:	480b      	ldr	r0, [pc, #44]	; (80015fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ce:	490c      	ldr	r1, [pc, #48]	; (8001600 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015d0:	4a0c      	ldr	r2, [pc, #48]	; (8001604 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d4:	e002      	b.n	80015dc <LoopCopyDataInit>

080015d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015da:	3304      	adds	r3, #4

080015dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e0:	d3f9      	bcc.n	80015d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015e2:	4a09      	ldr	r2, [pc, #36]	; (8001608 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015e4:	4c09      	ldr	r4, [pc, #36]	; (800160c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e8:	e001      	b.n	80015ee <LoopFillZerobss>

080015ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015ec:	3204      	adds	r2, #4

080015ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f0:	d3fb      	bcc.n	80015ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015f2:	f002 f85f 	bl	80036b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015f6:	f7ff fc8b 	bl	8000f10 <main>
  bx lr
 80015fa:	4770      	bx	lr
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001604:	080084bc 	.word	0x080084bc
  ldr r2, =_sbss
 8001608:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800160c:	2000027c 	.word	0x2000027c

08001610 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC1_IRQHandler>

08001612 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b082      	sub	sp, #8
 8001616:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001618:	2300      	movs	r3, #0
 800161a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161c:	2003      	movs	r0, #3
 800161e:	f000 f955 	bl	80018cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001622:	2000      	movs	r0, #0
 8001624:	f000 f80e 	bl	8001644 <HAL_InitTick>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d002      	beq.n	8001634 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	71fb      	strb	r3, [r7, #7]
 8001632:	e001      	b.n	8001638 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001634:	f7ff fe46 	bl	80012c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001638:	79fb      	ldrb	r3, [r7, #7]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800164c:	2300      	movs	r3, #0
 800164e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001650:	4b16      	ldr	r3, [pc, #88]	; (80016ac <HAL_InitTick+0x68>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d022      	beq.n	800169e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <HAL_InitTick+0x6c>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <HAL_InitTick+0x68>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001664:	fbb1 f3f3 	udiv	r3, r1, r3
 8001668:	fbb2 f3f3 	udiv	r3, r2, r3
 800166c:	4618      	mov	r0, r3
 800166e:	f000 f962 	bl	8001936 <HAL_SYSTICK_Config>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d10f      	bne.n	8001698 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b0f      	cmp	r3, #15
 800167c:	d809      	bhi.n	8001692 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800167e:	2200      	movs	r2, #0
 8001680:	6879      	ldr	r1, [r7, #4]
 8001682:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001686:	f000 f92c 	bl	80018e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800168a:	4a0a      	ldr	r2, [pc, #40]	; (80016b4 <HAL_InitTick+0x70>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	e007      	b.n	80016a2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	e004      	b.n	80016a2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	73fb      	strb	r3, [r7, #15]
 800169c:	e001      	b.n	80016a2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000008 	.word	0x20000008
 80016b0:	20000000 	.word	0x20000000
 80016b4:	20000004 	.word	0x20000004

080016b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016bc:	4b05      	ldr	r3, [pc, #20]	; (80016d4 <HAL_IncTick+0x1c>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <HAL_IncTick+0x20>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4413      	add	r3, r2
 80016c6:	4a03      	ldr	r2, [pc, #12]	; (80016d4 <HAL_IncTick+0x1c>)
 80016c8:	6013      	str	r3, [r2, #0]
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000268 	.word	0x20000268
 80016d8:	20000008 	.word	0x20000008

080016dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;
 80016e0:	4b02      	ldr	r3, [pc, #8]	; (80016ec <HAL_GetTick+0x10>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	20000268 	.word	0x20000268

080016f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f8:	f7ff fff0 	bl	80016dc <HAL_GetTick>
 80016fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001708:	d004      	beq.n	8001714 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <HAL_Delay+0x40>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	4413      	add	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001714:	bf00      	nop
 8001716:	f7ff ffe1 	bl	80016dc <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	429a      	cmp	r2, r3
 8001724:	d8f7      	bhi.n	8001716 <HAL_Delay+0x26>
  {
  }
}
 8001726:	bf00      	nop
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000008 	.word	0x20000008

08001734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001750:	4013      	ands	r3, r2
 8001752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800175c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001766:	4a04      	ldr	r2, [pc, #16]	; (8001778 <__NVIC_SetPriorityGrouping+0x44>)
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	60d3      	str	r3, [r2, #12]
}
 800176c:	bf00      	nop
 800176e:	3714      	adds	r7, #20
 8001770:	46bd      	mov	sp, r7
 8001772:	bc80      	pop	{r7}
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001780:	4b04      	ldr	r3, [pc, #16]	; (8001794 <__NVIC_GetPriorityGrouping+0x18>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	0a1b      	lsrs	r3, r3, #8
 8001786:	f003 0307 	and.w	r3, r3, #7
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	bc80      	pop	{r7}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000ed00 	.word	0xe000ed00

08001798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	db0b      	blt.n	80017c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	f003 021f 	and.w	r2, r3, #31
 80017b0:	4906      	ldr	r1, [pc, #24]	; (80017cc <__NVIC_EnableIRQ+0x34>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	095b      	lsrs	r3, r3, #5
 80017b8:	2001      	movs	r0, #1
 80017ba:	fa00 f202 	lsl.w	r2, r0, r2
 80017be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	e000e100 	.word	0xe000e100

080017d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	6039      	str	r1, [r7, #0]
 80017da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	db0a      	blt.n	80017fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	490c      	ldr	r1, [pc, #48]	; (800181c <__NVIC_SetPriority+0x4c>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	0112      	lsls	r2, r2, #4
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	440b      	add	r3, r1
 80017f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f8:	e00a      	b.n	8001810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4908      	ldr	r1, [pc, #32]	; (8001820 <__NVIC_SetPriority+0x50>)
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	3b04      	subs	r3, #4
 8001808:	0112      	lsls	r2, r2, #4
 800180a:	b2d2      	uxtb	r2, r2
 800180c:	440b      	add	r3, r1
 800180e:	761a      	strb	r2, [r3, #24]
}
 8001810:	bf00      	nop
 8001812:	370c      	adds	r7, #12
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000e100 	.word	0xe000e100
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001824:	b480      	push	{r7}
 8001826:	b089      	sub	sp, #36	; 0x24
 8001828:	af00      	add	r7, sp, #0
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	f1c3 0307 	rsb	r3, r3, #7
 800183e:	2b04      	cmp	r3, #4
 8001840:	bf28      	it	cs
 8001842:	2304      	movcs	r3, #4
 8001844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3304      	adds	r3, #4
 800184a:	2b06      	cmp	r3, #6
 800184c:	d902      	bls.n	8001854 <NVIC_EncodePriority+0x30>
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	3b03      	subs	r3, #3
 8001852:	e000      	b.n	8001856 <NVIC_EncodePriority+0x32>
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001858:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	43da      	mvns	r2, r3
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	401a      	ands	r2, r3
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800186c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	43d9      	mvns	r1, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800187c:	4313      	orrs	r3, r2
         );
}
 800187e:	4618      	mov	r0, r3
 8001880:	3724      	adds	r7, #36	; 0x24
 8001882:	46bd      	mov	sp, r7
 8001884:	bc80      	pop	{r7}
 8001886:	4770      	bx	lr

08001888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001898:	d301      	bcc.n	800189e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189a:	2301      	movs	r3, #1
 800189c:	e00f      	b.n	80018be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189e:	4a0a      	ldr	r2, [pc, #40]	; (80018c8 <SysTick_Config+0x40>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a6:	210f      	movs	r1, #15
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018ac:	f7ff ff90 	bl	80017d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <SysTick_Config+0x40>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <SysTick_Config+0x40>)
 80018b8:	2207      	movs	r2, #7
 80018ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff ff2d 	bl	8001734 <__NVIC_SetPriorityGrouping>
}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	4603      	mov	r3, r0
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
 80018ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f4:	f7ff ff42 	bl	800177c <__NVIC_GetPriorityGrouping>
 80018f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	6978      	ldr	r0, [r7, #20]
 8001900:	f7ff ff90 	bl	8001824 <NVIC_EncodePriority>
 8001904:	4602      	mov	r2, r0
 8001906:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190a:	4611      	mov	r1, r2
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff5f 	bl	80017d0 <__NVIC_SetPriority>
}
 8001912:	bf00      	nop
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff35 	bl	8001798 <__NVIC_EnableIRQ>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffa2 	bl	8001888 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
	...

08001950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001950:	b480      	push	{r7}
 8001952:	b087      	sub	sp, #28
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001966:	e154      	b.n	8001c12 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	2101      	movs	r1, #1
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	fa01 f303 	lsl.w	r3, r1, r3
 8001974:	4013      	ands	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 8146 	beq.w	8001c0c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 0303 	and.w	r3, r3, #3
 8001988:	2b01      	cmp	r3, #1
 800198a:	d005      	beq.n	8001998 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001994:	2b02      	cmp	r3, #2
 8001996:	d130      	bne.n	80019fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	2203      	movs	r2, #3
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4013      	ands	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	68da      	ldr	r2, [r3, #12]
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4313      	orrs	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80019ce:	2201      	movs	r2, #1
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	43db      	mvns	r3, r3
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4013      	ands	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	091b      	lsrs	r3, r3, #4
 80019e4:	f003 0201 	and.w	r2, r3, #1
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 0303 	and.w	r3, r3, #3
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d017      	beq.n	8001a36 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	2203      	movs	r2, #3
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d123      	bne.n	8001a8a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	08da      	lsrs	r2, r3, #3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	3208      	adds	r2, #8
 8001a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a4e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	220f      	movs	r2, #15
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	691a      	ldr	r2, [r3, #16]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f003 0307 	and.w	r3, r3, #7
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	08da      	lsrs	r2, r3, #3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	3208      	adds	r2, #8
 8001a84:	6939      	ldr	r1, [r7, #16]
 8001a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	2203      	movs	r2, #3
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f003 0203 	and.w	r2, r3, #3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	005b      	lsls	r3, r3, #1
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 80a0 	beq.w	8001c0c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001acc:	4b58      	ldr	r3, [pc, #352]	; (8001c30 <HAL_GPIO_Init+0x2e0>)
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4a57      	ldr	r2, [pc, #348]	; (8001c30 <HAL_GPIO_Init+0x2e0>)
 8001ad2:	f043 0301 	orr.w	r3, r3, #1
 8001ad6:	6213      	str	r3, [r2, #32]
 8001ad8:	4b55      	ldr	r3, [pc, #340]	; (8001c30 <HAL_GPIO_Init+0x2e0>)
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ae4:	4a53      	ldr	r2, [pc, #332]	; (8001c34 <HAL_GPIO_Init+0x2e4>)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f003 0303 	and.w	r3, r3, #3
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	220f      	movs	r2, #15
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4013      	ands	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	4a4b      	ldr	r2, [pc, #300]	; (8001c38 <HAL_GPIO_Init+0x2e8>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d019      	beq.n	8001b44 <HAL_GPIO_Init+0x1f4>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a4a      	ldr	r2, [pc, #296]	; (8001c3c <HAL_GPIO_Init+0x2ec>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d013      	beq.n	8001b40 <HAL_GPIO_Init+0x1f0>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a49      	ldr	r2, [pc, #292]	; (8001c40 <HAL_GPIO_Init+0x2f0>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d00d      	beq.n	8001b3c <HAL_GPIO_Init+0x1ec>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a48      	ldr	r2, [pc, #288]	; (8001c44 <HAL_GPIO_Init+0x2f4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d007      	beq.n	8001b38 <HAL_GPIO_Init+0x1e8>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a47      	ldr	r2, [pc, #284]	; (8001c48 <HAL_GPIO_Init+0x2f8>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d101      	bne.n	8001b34 <HAL_GPIO_Init+0x1e4>
 8001b30:	2304      	movs	r3, #4
 8001b32:	e008      	b.n	8001b46 <HAL_GPIO_Init+0x1f6>
 8001b34:	2305      	movs	r3, #5
 8001b36:	e006      	b.n	8001b46 <HAL_GPIO_Init+0x1f6>
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e004      	b.n	8001b46 <HAL_GPIO_Init+0x1f6>
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	e002      	b.n	8001b46 <HAL_GPIO_Init+0x1f6>
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <HAL_GPIO_Init+0x1f6>
 8001b44:	2300      	movs	r3, #0
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	f002 0203 	and.w	r2, r2, #3
 8001b4c:	0092      	lsls	r2, r2, #2
 8001b4e:	4093      	lsls	r3, r2
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b56:	4937      	ldr	r1, [pc, #220]	; (8001c34 <HAL_GPIO_Init+0x2e4>)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	089b      	lsrs	r3, r3, #2
 8001b5c:	3302      	adds	r3, #2
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b64:	4b39      	ldr	r3, [pc, #228]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	4013      	ands	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8001b80:	693a      	ldr	r2, [r7, #16]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b88:	4a30      	ldr	r2, [pc, #192]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	43db      	mvns	r3, r3
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bb2:	4a26      	ldr	r2, [pc, #152]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bb8:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bdc:	4a1b      	ldr	r2, [pc, #108]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001be2:	4b1a      	ldr	r3, [pc, #104]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	43db      	mvns	r3, r3
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c06:	4a11      	ldr	r2, [pc, #68]	; (8001c4c <HAL_GPIO_Init+0x2fc>)
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f47f aea3 	bne.w	8001968 <HAL_GPIO_Init+0x18>
  }
}
 8001c22:	bf00      	nop
 8001c24:	bf00      	nop
 8001c26:	371c      	adds	r7, #28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40010000 	.word	0x40010000
 8001c38:	40020000 	.word	0x40020000
 8001c3c:	40020400 	.word	0x40020400
 8001c40:	40020800 	.word	0x40020800
 8001c44:	40020c00 	.word	0x40020c00
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010400 	.word	0x40010400

08001c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c60:	787b      	ldrb	r3, [r7, #1]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c66:	887a      	ldrh	r2, [r7, #2]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001c6c:	e003      	b.n	8001c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001c6e:	887b      	ldrh	r3, [r7, #2]
 8001c70:	041a      	lsls	r2, r3, #16
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	619a      	str	r2, [r3, #24]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr

08001c80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	695b      	ldr	r3, [r3, #20]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c92:	887a      	ldrh	r2, [r7, #2]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	4013      	ands	r3, r2
 8001c98:	041a      	lsls	r2, r3, #16
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	43d9      	mvns	r1, r3
 8001c9e:	887b      	ldrh	r3, [r7, #2]
 8001ca0:	400b      	ands	r3, r1
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	619a      	str	r2, [r3, #24]
}
 8001ca8:	bf00      	nop
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3: Only on product with GPIOE available
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cc8:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8001cca:	fab3 f383 	clz	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <HAL_PWR_EnableWakeUpPin+0x34>)
 8001cd6:	4413      	add	r3, r2
 8001cd8:	461a      	mov	r2, r3
 8001cda:	2301      	movs	r3, #1
 8001cdc:	6013      	str	r3, [r2, #0]
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	420e0080 	.word	0x420e0080

08001cec <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2
  *           @arg PWR_WAKEUP_PIN3: Only on product with GPIOE available
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	fa93 f3a3 	rbit	r3, r3
 8001cfe:	60bb      	str	r3, [r7, #8]
  return result;
 8001d00:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8001d02:	fab3 f383 	clz	r3, r3
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <HAL_PWR_DisableWakeUpPin+0x34>)
 8001d0e:	4413      	add	r3, r2
 8001d10:	461a      	mov	r2, r3
 8001d12:	2300      	movs	r3, #0
 8001d14:	6013      	str	r3, [r2, #0]
}
 8001d16:	bf00      	nop
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr
 8001d20:	420e0080 	.word	0x420e0080

08001d24 <HAL_PWR_EnterSTANDBYMode>:
  *          - WKUP pin 2 (PC13) if enabled.
  *          - WKUP pin 3 (PE6) if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8001d28:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001d2e:	f043 0302 	orr.w	r3, r3, #2
 8001d32:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	4a05      	ldr	r2, [pc, #20]	; (8001d50 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8001d40:	bf30      	wfi
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40007000 	.word	0x40007000
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e31d      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d66:	4b94      	ldr	r3, [pc, #592]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
 8001d6e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d70:	4b91      	ldr	r3, [pc, #580]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d78:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0301 	and.w	r3, r3, #1
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d07b      	beq.n	8001e7e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d006      	beq.n	8001d9a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	2b0c      	cmp	r3, #12
 8001d90:	d10f      	bne.n	8001db2 <HAL_RCC_OscConfig+0x5e>
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d98:	d10b      	bne.n	8001db2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d9a:	4b87      	ldr	r3, [pc, #540]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d06a      	beq.n	8001e7c <HAL_RCC_OscConfig+0x128>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d166      	bne.n	8001e7c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e2f7      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d106      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x74>
 8001dba:	4b7f      	ldr	r3, [pc, #508]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a7e      	ldr	r2, [pc, #504]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e02d      	b.n	8001e24 <HAL_RCC_OscConfig+0xd0>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d10c      	bne.n	8001dea <HAL_RCC_OscConfig+0x96>
 8001dd0:	4b79      	ldr	r3, [pc, #484]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a78      	ldr	r2, [pc, #480]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	4b76      	ldr	r3, [pc, #472]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a75      	ldr	r2, [pc, #468]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001de2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	e01c      	b.n	8001e24 <HAL_RCC_OscConfig+0xd0>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b05      	cmp	r3, #5
 8001df0:	d10c      	bne.n	8001e0c <HAL_RCC_OscConfig+0xb8>
 8001df2:	4b71      	ldr	r3, [pc, #452]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a70      	ldr	r2, [pc, #448]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dfc:	6013      	str	r3, [r2, #0]
 8001dfe:	4b6e      	ldr	r3, [pc, #440]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a6d      	ldr	r2, [pc, #436]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e08:	6013      	str	r3, [r2, #0]
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCC_OscConfig+0xd0>
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a69      	ldr	r2, [pc, #420]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b67      	ldr	r3, [pc, #412]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a66      	ldr	r2, [pc, #408]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d013      	beq.n	8001e54 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e2c:	f7ff fc56 	bl	80016dc <HAL_GetTick>
 8001e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e32:	e008      	b.n	8001e46 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e34:	f7ff fc52 	bl	80016dc <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b64      	cmp	r3, #100	; 0x64
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e2ad      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e46:	4b5c      	ldr	r3, [pc, #368]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0xe0>
 8001e52:	e014      	b.n	8001e7e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e54:	f7ff fc42 	bl	80016dc <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e5c:	f7ff fc3e 	bl	80016dc <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b64      	cmp	r3, #100	; 0x64
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e299      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e6e:	4b52      	ldr	r3, [pc, #328]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f0      	bne.n	8001e5c <HAL_RCC_OscConfig+0x108>
 8001e7a:	e000      	b.n	8001e7e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d05a      	beq.n	8001f40 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d005      	beq.n	8001e9c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	2b0c      	cmp	r3, #12
 8001e94:	d119      	bne.n	8001eca <HAL_RCC_OscConfig+0x176>
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d116      	bne.n	8001eca <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e9c:	4b46      	ldr	r3, [pc, #280]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d005      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x160>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e276      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb4:	4b40      	ldr	r3, [pc, #256]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	493d      	ldr	r1, [pc, #244]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ec8:	e03a      	b.n	8001f40 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d020      	beq.n	8001f14 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ed2:	4b3a      	ldr	r3, [pc, #232]	; (8001fbc <HAL_RCC_OscConfig+0x268>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fc00 	bl	80016dc <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ee0:	f7ff fbfc 	bl	80016dc <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e257      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ef2:	4b31      	ldr	r3, [pc, #196]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efe:	4b2e      	ldr	r3, [pc, #184]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	021b      	lsls	r3, r3, #8
 8001f0c:	492a      	ldr	r1, [pc, #168]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
 8001f12:	e015      	b.n	8001f40 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f14:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <HAL_RCC_OscConfig+0x268>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fbdf 	bl	80016dc <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f22:	f7ff fbdb 	bl	80016dc <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e236      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f34:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1f0      	bne.n	8001f22 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0310 	and.w	r3, r3, #16
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f000 80b8 	beq.w	80020be <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d170      	bne.n	8002036 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f54:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_RCC_OscConfig+0x218>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e21a      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a1a      	ldr	r2, [r3, #32]
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d921      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 fc7d 	bl	8002880 <RCC_SetFlashLatencyFromMSIRange>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e208      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	4906      	ldr	r1, [pc, #24]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fa2:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	061b      	lsls	r3, r3, #24
 8001fb0:	4901      	ldr	r1, [pc, #4]	; (8001fb8 <HAL_RCC_OscConfig+0x264>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
 8001fb6:	e020      	b.n	8001ffa <HAL_RCC_OscConfig+0x2a6>
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fc0:	4b99      	ldr	r3, [pc, #612]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	4996      	ldr	r1, [pc, #600]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fd2:	4b95      	ldr	r3, [pc, #596]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	061b      	lsls	r3, r3, #24
 8001fe0:	4991      	ldr	r1, [pc, #580]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 fc48 	bl	8002880 <RCC_SetFlashLatencyFromMSIRange>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e1d3      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	0b5b      	lsrs	r3, r3, #13
 8002000:	3301      	adds	r3, #1
 8002002:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002006:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800200a:	4a87      	ldr	r2, [pc, #540]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800200c:	6892      	ldr	r2, [r2, #8]
 800200e:	0912      	lsrs	r2, r2, #4
 8002010:	f002 020f 	and.w	r2, r2, #15
 8002014:	4985      	ldr	r1, [pc, #532]	; (800222c <HAL_RCC_OscConfig+0x4d8>)
 8002016:	5c8a      	ldrb	r2, [r1, r2]
 8002018:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800201a:	4a85      	ldr	r2, [pc, #532]	; (8002230 <HAL_RCC_OscConfig+0x4dc>)
 800201c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800201e:	4b85      	ldr	r3, [pc, #532]	; (8002234 <HAL_RCC_OscConfig+0x4e0>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fb0e 	bl	8001644 <HAL_InitTick>
 8002028:	4603      	mov	r3, r0
 800202a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800202c:	7bfb      	ldrb	r3, [r7, #15]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d045      	beq.n	80020be <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	e1b5      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d029      	beq.n	8002092 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800203e:	4b7e      	ldr	r3, [pc, #504]	; (8002238 <HAL_RCC_OscConfig+0x4e4>)
 8002040:	2201      	movs	r2, #1
 8002042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002044:	f7ff fb4a 	bl	80016dc <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800204c:	f7ff fb46 	bl	80016dc <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e1a1      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800205e:	4b72      	ldr	r3, [pc, #456]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800206a:	4b6f      	ldr	r3, [pc, #444]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	496c      	ldr	r1, [pc, #432]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800207c:	4b6a      	ldr	r3, [pc, #424]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	061b      	lsls	r3, r3, #24
 800208a:	4967      	ldr	r1, [pc, #412]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
 8002090:	e015      	b.n	80020be <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002092:	4b69      	ldr	r3, [pc, #420]	; (8002238 <HAL_RCC_OscConfig+0x4e4>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002098:	f7ff fb20 	bl	80016dc <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020a0:	f7ff fb1c 	bl	80016dc <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e177      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80020b2:	4b5d      	ldr	r3, [pc, #372]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f0      	bne.n	80020a0 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d030      	beq.n	800212c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d016      	beq.n	8002100 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d2:	4b5a      	ldr	r3, [pc, #360]	; (800223c <HAL_RCC_OscConfig+0x4e8>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d8:	f7ff fb00 	bl	80016dc <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e0:	f7ff fafc 	bl	80016dc <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e157      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020f2:	4b4d      	ldr	r3, [pc, #308]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80020f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x38c>
 80020fe:	e015      	b.n	800212c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002100:	4b4e      	ldr	r3, [pc, #312]	; (800223c <HAL_RCC_OscConfig+0x4e8>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002106:	f7ff fae9 	bl	80016dc <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210e:	f7ff fae5 	bl	80016dc <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e140      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002120:	4b41      	ldr	r3, [pc, #260]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f0      	bne.n	800210e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 80b5 	beq.w	80022a4 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800213a:	2300      	movs	r3, #0
 800213c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800213e:	4b3a      	ldr	r3, [pc, #232]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10d      	bne.n	8002166 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214a:	4b37      	ldr	r3, [pc, #220]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	4a36      	ldr	r2, [pc, #216]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002154:	6253      	str	r3, [r2, #36]	; 0x24
 8002156:	4b34      	ldr	r3, [pc, #208]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002162:	2301      	movs	r3, #1
 8002164:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002166:	4b36      	ldr	r3, [pc, #216]	; (8002240 <HAL_RCC_OscConfig+0x4ec>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d118      	bne.n	80021a4 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002172:	4b33      	ldr	r3, [pc, #204]	; (8002240 <HAL_RCC_OscConfig+0x4ec>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a32      	ldr	r2, [pc, #200]	; (8002240 <HAL_RCC_OscConfig+0x4ec>)
 8002178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800217e:	f7ff faad 	bl	80016dc <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002186:	f7ff faa9 	bl	80016dc <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b64      	cmp	r3, #100	; 0x64
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e104      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002198:	4b29      	ldr	r3, [pc, #164]	; (8002240 <HAL_RCC_OscConfig+0x4ec>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d106      	bne.n	80021ba <HAL_RCC_OscConfig+0x466>
 80021ac:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b0:	4a1d      	ldr	r2, [pc, #116]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b6:	6353      	str	r3, [r2, #52]	; 0x34
 80021b8:	e02d      	b.n	8002216 <HAL_RCC_OscConfig+0x4c2>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10c      	bne.n	80021dc <HAL_RCC_OscConfig+0x488>
 80021c2:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c6:	4a18      	ldr	r2, [pc, #96]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021cc:	6353      	str	r3, [r2, #52]	; 0x34
 80021ce:	4b16      	ldr	r3, [pc, #88]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d2:	4a15      	ldr	r2, [pc, #84]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021d8:	6353      	str	r3, [r2, #52]	; 0x34
 80021da:	e01c      	b.n	8002216 <HAL_RCC_OscConfig+0x4c2>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d10c      	bne.n	80021fe <HAL_RCC_OscConfig+0x4aa>
 80021e4:	4b10      	ldr	r3, [pc, #64]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021e8:	4a0f      	ldr	r2, [pc, #60]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ee:	6353      	str	r3, [r2, #52]	; 0x34
 80021f0:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021f4:	4a0c      	ldr	r2, [pc, #48]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 80021f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021fa:	6353      	str	r3, [r2, #52]	; 0x34
 80021fc:	e00b      	b.n	8002216 <HAL_RCC_OscConfig+0x4c2>
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002208:	6353      	str	r3, [r2, #52]	; 0x34
 800220a:	4b07      	ldr	r3, [pc, #28]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 800220c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800220e:	4a06      	ldr	r2, [pc, #24]	; (8002228 <HAL_RCC_OscConfig+0x4d4>)
 8002210:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002214:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d024      	beq.n	8002268 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221e:	f7ff fa5d 	bl	80016dc <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002224:	e019      	b.n	800225a <HAL_RCC_OscConfig+0x506>
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	08007ff0 	.word	0x08007ff0
 8002230:	20000000 	.word	0x20000000
 8002234:	20000004 	.word	0x20000004
 8002238:	42470020 	.word	0x42470020
 800223c:	42470680 	.word	0x42470680
 8002240:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002244:	f7ff fa4a 	bl	80016dc <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002252:	4293      	cmp	r3, r2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e0a3      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800225a:	4b54      	ldr	r3, [pc, #336]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 800225c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800225e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0ee      	beq.n	8002244 <HAL_RCC_OscConfig+0x4f0>
 8002266:	e014      	b.n	8002292 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002268:	f7ff fa38 	bl	80016dc <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800226e:	e00a      	b.n	8002286 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002270:	f7ff fa34 	bl	80016dc <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	f241 3288 	movw	r2, #5000	; 0x1388
 800227e:	4293      	cmp	r3, r2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e08d      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002286:	4b49      	ldr	r3, [pc, #292]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 8002288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800228a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1ee      	bne.n	8002270 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002292:	7ffb      	ldrb	r3, [r7, #31]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d105      	bne.n	80022a4 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002298:	4b44      	ldr	r3, [pc, #272]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 800229a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229c:	4a43      	ldr	r2, [pc, #268]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 800229e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a2:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d079      	beq.n	80023a0 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d056      	beq.n	8002360 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d13b      	bne.n	8002332 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ba:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <HAL_RCC_OscConfig+0x65c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c0:	f7ff fa0c 	bl	80016dc <HAL_GetTick>
 80022c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022c8:	f7ff fa08 	bl	80016dc <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e063      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80022da:	4b34      	ldr	r3, [pc, #208]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f0      	bne.n	80022c8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e6:	4b31      	ldr	r3, [pc, #196]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f6:	4319      	orrs	r1, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fc:	430b      	orrs	r3, r1
 80022fe:	492b      	ldr	r1, [pc, #172]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 8002300:	4313      	orrs	r3, r2
 8002302:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002304:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <HAL_RCC_OscConfig+0x65c>)
 8002306:	2201      	movs	r2, #1
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff f9e7 	bl	80016dc <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002312:	f7ff f9e3 	bl	80016dc <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e03e      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002324:	4b21      	ldr	r3, [pc, #132]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x5be>
 8002330:	e036      	b.n	80023a0 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002332:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <HAL_RCC_OscConfig+0x65c>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7ff f9d0 	bl	80016dc <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7ff f9cc 	bl	80016dc <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e027      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x5ec>
 800235e:	e01f      	b.n	80023a0 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002364:	2b01      	cmp	r3, #1
 8002366:	d101      	bne.n	800236c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e01a      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800236c:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <HAL_RCC_OscConfig+0x658>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237c:	429a      	cmp	r2, r3
 800237e:	d10d      	bne.n	800239c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800238a:	429a      	cmp	r2, r3
 800238c:	d106      	bne.n	800239c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3720      	adds	r7, #32
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40023800 	.word	0x40023800
 80023b0:	42470060 	.word	0x42470060

080023b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e11a      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023c8:	4b8f      	ldr	r3, [pc, #572]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	d919      	bls.n	800240a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d105      	bne.n	80023e8 <HAL_RCC_ClockConfig+0x34>
 80023dc:	4b8a      	ldr	r3, [pc, #552]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a89      	ldr	r2, [pc, #548]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023e2:	f043 0304 	orr.w	r3, r3, #4
 80023e6:	6013      	str	r3, [r2, #0]
 80023e8:	4b87      	ldr	r3, [pc, #540]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f023 0201 	bic.w	r2, r3, #1
 80023f0:	4985      	ldr	r1, [pc, #532]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f8:	4b83      	ldr	r3, [pc, #524]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	d001      	beq.n	800240a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e0f9      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d008      	beq.n	8002428 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002416:	4b7d      	ldr	r3, [pc, #500]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	497a      	ldr	r1, [pc, #488]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002424:	4313      	orrs	r3, r2
 8002426:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	f000 808e 	beq.w	8002552 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b02      	cmp	r3, #2
 800243c:	d107      	bne.n	800244e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800243e:	4b73      	ldr	r3, [pc, #460]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d121      	bne.n	800248e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e0d7      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b03      	cmp	r3, #3
 8002454:	d107      	bne.n	8002466 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002456:	4b6d      	ldr	r3, [pc, #436]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d115      	bne.n	800248e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e0cb      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800246e:	4b67      	ldr	r3, [pc, #412]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d109      	bne.n	800248e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e0bf      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800247e:	4b63      	ldr	r3, [pc, #396]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e0b7      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248e:	4b5f      	ldr	r3, [pc, #380]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f023 0203 	bic.w	r2, r3, #3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	495c      	ldr	r1, [pc, #368]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 800249c:	4313      	orrs	r3, r2
 800249e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a0:	f7ff f91c 	bl	80016dc <HAL_GetTick>
 80024a4:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d112      	bne.n	80024d4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024ae:	e00a      	b.n	80024c6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024b0:	f7ff f914 	bl	80016dc <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80024be:	4293      	cmp	r3, r2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e09b      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80024c6:	4b51      	ldr	r3, [pc, #324]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d1ee      	bne.n	80024b0 <HAL_RCC_ClockConfig+0xfc>
 80024d2:	e03e      	b.n	8002552 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d112      	bne.n	8002502 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024dc:	e00a      	b.n	80024f4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024de:	f7ff f8fd 	bl	80016dc <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e084      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024f4:	4b45      	ldr	r3, [pc, #276]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 030c 	and.w	r3, r3, #12
 80024fc:	2b0c      	cmp	r3, #12
 80024fe:	d1ee      	bne.n	80024de <HAL_RCC_ClockConfig+0x12a>
 8002500:	e027      	b.n	8002552 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d11d      	bne.n	8002546 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800250a:	e00a      	b.n	8002522 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800250c:	f7ff f8e6 	bl	80016dc <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	f241 3288 	movw	r2, #5000	; 0x1388
 800251a:	4293      	cmp	r3, r2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e06d      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002522:	4b3a      	ldr	r3, [pc, #232]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b04      	cmp	r3, #4
 800252c:	d1ee      	bne.n	800250c <HAL_RCC_ClockConfig+0x158>
 800252e:	e010      	b.n	8002552 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002530:	f7ff f8d4 	bl	80016dc <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	f241 3288 	movw	r2, #5000	; 0x1388
 800253e:	4293      	cmp	r3, r2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e05b      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002546:	4b31      	ldr	r3, [pc, #196]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1ee      	bne.n	8002530 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002552:	4b2d      	ldr	r3, [pc, #180]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	429a      	cmp	r2, r3
 800255e:	d219      	bcs.n	8002594 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d105      	bne.n	8002572 <HAL_RCC_ClockConfig+0x1be>
 8002566:	4b28      	ldr	r3, [pc, #160]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a27      	ldr	r2, [pc, #156]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	4b25      	ldr	r3, [pc, #148]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 0201 	bic.w	r2, r3, #1
 800257a:	4923      	ldr	r1, [pc, #140]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002582:	4b21      	ldr	r3, [pc, #132]	; (8002608 <HAL_RCC_ClockConfig+0x254>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	429a      	cmp	r2, r3
 800258e:	d001      	beq.n	8002594 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e034      	b.n	80025fe <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b00      	cmp	r3, #0
 800259e:	d008      	beq.n	80025b2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025a0:	4b1a      	ldr	r3, [pc, #104]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	4917      	ldr	r1, [pc, #92]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d009      	beq.n	80025d2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025be:	4b13      	ldr	r3, [pc, #76]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	490f      	ldr	r1, [pc, #60]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025d2:	f000 f823 	bl	800261c <HAL_RCC_GetSysClockFreq>
 80025d6:	4602      	mov	r2, r0
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <HAL_RCC_ClockConfig+0x258>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	091b      	lsrs	r3, r3, #4
 80025de:	f003 030f 	and.w	r3, r3, #15
 80025e2:	490b      	ldr	r1, [pc, #44]	; (8002610 <HAL_RCC_ClockConfig+0x25c>)
 80025e4:	5ccb      	ldrb	r3, [r1, r3]
 80025e6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ea:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <HAL_RCC_ClockConfig+0x260>)
 80025ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025ee:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <HAL_RCC_ClockConfig+0x264>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff f826 	bl	8001644 <HAL_InitTick>
 80025f8:	4603      	mov	r3, r0
 80025fa:	72fb      	strb	r3, [r7, #11]

  return status;
 80025fc:	7afb      	ldrb	r3, [r7, #11]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	40023c00 	.word	0x40023c00
 800260c:	40023800 	.word	0x40023800
 8002610:	08007ff0 	.word	0x08007ff0
 8002614:	20000000 	.word	0x20000000
 8002618:	20000004 	.word	0x20000004

0800261c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800261c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002620:	b092      	sub	sp, #72	; 0x48
 8002622:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002624:	4b79      	ldr	r3, [pc, #484]	; (800280c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800262a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800262c:	f003 030c 	and.w	r3, r3, #12
 8002630:	2b0c      	cmp	r3, #12
 8002632:	d00d      	beq.n	8002650 <HAL_RCC_GetSysClockFreq+0x34>
 8002634:	2b0c      	cmp	r3, #12
 8002636:	f200 80d5 	bhi.w	80027e4 <HAL_RCC_GetSysClockFreq+0x1c8>
 800263a:	2b04      	cmp	r3, #4
 800263c:	d002      	beq.n	8002644 <HAL_RCC_GetSysClockFreq+0x28>
 800263e:	2b08      	cmp	r3, #8
 8002640:	d003      	beq.n	800264a <HAL_RCC_GetSysClockFreq+0x2e>
 8002642:	e0cf      	b.n	80027e4 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002644:	4b72      	ldr	r3, [pc, #456]	; (8002810 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002646:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002648:	e0da      	b.n	8002800 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800264a:	4b72      	ldr	r3, [pc, #456]	; (8002814 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800264c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800264e:	e0d7      	b.n	8002800 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002652:	0c9b      	lsrs	r3, r3, #18
 8002654:	f003 020f 	and.w	r2, r3, #15
 8002658:	4b6f      	ldr	r3, [pc, #444]	; (8002818 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800265a:	5c9b      	ldrb	r3, [r3, r2]
 800265c:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800265e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002660:	0d9b      	lsrs	r3, r3, #22
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	3301      	adds	r3, #1
 8002668:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800266a:	4b68      	ldr	r3, [pc, #416]	; (800280c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d05d      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002678:	2200      	movs	r2, #0
 800267a:	4618      	mov	r0, r3
 800267c:	4611      	mov	r1, r2
 800267e:	4604      	mov	r4, r0
 8002680:	460d      	mov	r5, r1
 8002682:	4622      	mov	r2, r4
 8002684:	462b      	mov	r3, r5
 8002686:	f04f 0000 	mov.w	r0, #0
 800268a:	f04f 0100 	mov.w	r1, #0
 800268e:	0159      	lsls	r1, r3, #5
 8002690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002694:	0150      	lsls	r0, r2, #5
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4621      	mov	r1, r4
 800269c:	1a51      	subs	r1, r2, r1
 800269e:	6139      	str	r1, [r7, #16]
 80026a0:	4629      	mov	r1, r5
 80026a2:	eb63 0301 	sbc.w	r3, r3, r1
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026b4:	4659      	mov	r1, fp
 80026b6:	018b      	lsls	r3, r1, #6
 80026b8:	4651      	mov	r1, sl
 80026ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026be:	4651      	mov	r1, sl
 80026c0:	018a      	lsls	r2, r1, #6
 80026c2:	46d4      	mov	ip, sl
 80026c4:	ebb2 080c 	subs.w	r8, r2, ip
 80026c8:	4659      	mov	r1, fp
 80026ca:	eb63 0901 	sbc.w	r9, r3, r1
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	f04f 0300 	mov.w	r3, #0
 80026d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026e2:	4690      	mov	r8, r2
 80026e4:	4699      	mov	r9, r3
 80026e6:	4623      	mov	r3, r4
 80026e8:	eb18 0303 	adds.w	r3, r8, r3
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	462b      	mov	r3, r5
 80026f0:	eb49 0303 	adc.w	r3, r9, r3
 80026f4:	60fb      	str	r3, [r7, #12]
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002702:	4629      	mov	r1, r5
 8002704:	024b      	lsls	r3, r1, #9
 8002706:	4620      	mov	r0, r4
 8002708:	4629      	mov	r1, r5
 800270a:	4604      	mov	r4, r0
 800270c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002710:	4601      	mov	r1, r0
 8002712:	024a      	lsls	r2, r1, #9
 8002714:	4610      	mov	r0, r2
 8002716:	4619      	mov	r1, r3
 8002718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800271a:	2200      	movs	r2, #0
 800271c:	62bb      	str	r3, [r7, #40]	; 0x28
 800271e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002720:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002724:	f7fe fa38 	bl	8000b98 <__aeabi_uldivmod>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4613      	mov	r3, r2
 800272e:	647b      	str	r3, [r7, #68]	; 0x44
 8002730:	e055      	b.n	80027de <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002734:	2200      	movs	r2, #0
 8002736:	623b      	str	r3, [r7, #32]
 8002738:	627a      	str	r2, [r7, #36]	; 0x24
 800273a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800273e:	4642      	mov	r2, r8
 8002740:	464b      	mov	r3, r9
 8002742:	f04f 0000 	mov.w	r0, #0
 8002746:	f04f 0100 	mov.w	r1, #0
 800274a:	0159      	lsls	r1, r3, #5
 800274c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002750:	0150      	lsls	r0, r2, #5
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	46c4      	mov	ip, r8
 8002758:	ebb2 0a0c 	subs.w	sl, r2, ip
 800275c:	4640      	mov	r0, r8
 800275e:	4649      	mov	r1, r9
 8002760:	468c      	mov	ip, r1
 8002762:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002772:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002776:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800277a:	ebb2 040a 	subs.w	r4, r2, sl
 800277e:	eb63 050b 	sbc.w	r5, r3, fp
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	00eb      	lsls	r3, r5, #3
 800278c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002790:	00e2      	lsls	r2, r4, #3
 8002792:	4614      	mov	r4, r2
 8002794:	461d      	mov	r5, r3
 8002796:	4603      	mov	r3, r0
 8002798:	18e3      	adds	r3, r4, r3
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	460b      	mov	r3, r1
 800279e:	eb45 0303 	adc.w	r3, r5, r3
 80027a2:	607b      	str	r3, [r7, #4]
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	f04f 0300 	mov.w	r3, #0
 80027ac:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027b0:	4629      	mov	r1, r5
 80027b2:	028b      	lsls	r3, r1, #10
 80027b4:	4620      	mov	r0, r4
 80027b6:	4629      	mov	r1, r5
 80027b8:	4604      	mov	r4, r0
 80027ba:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80027be:	4601      	mov	r1, r0
 80027c0:	028a      	lsls	r2, r1, #10
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027c8:	2200      	movs	r2, #0
 80027ca:	61bb      	str	r3, [r7, #24]
 80027cc:	61fa      	str	r2, [r7, #28]
 80027ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027d2:	f7fe f9e1 	bl	8000b98 <__aeabi_uldivmod>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	4613      	mov	r3, r2
 80027dc:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 80027de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027e0:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80027e2:	e00d      	b.n	8002800 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80027e4:	4b09      	ldr	r3, [pc, #36]	; (800280c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	0b5b      	lsrs	r3, r3, #13
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80027f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f2:	3301      	adds	r3, #1
 80027f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80027fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002800:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8002802:	4618      	mov	r0, r3
 8002804:	3748      	adds	r7, #72	; 0x48
 8002806:	46bd      	mov	sp, r7
 8002808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800280c:	40023800 	.word	0x40023800
 8002810:	00f42400 	.word	0x00f42400
 8002814:	007a1200 	.word	0x007a1200
 8002818:	08007fe4 	.word	0x08007fe4

0800281c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002820:	4b02      	ldr	r3, [pc, #8]	; (800282c <HAL_RCC_GetHCLKFreq+0x10>)
 8002822:	681b      	ldr	r3, [r3, #0]
}
 8002824:	4618      	mov	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	20000000 	.word	0x20000000

08002830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002834:	f7ff fff2 	bl	800281c <HAL_RCC_GetHCLKFreq>
 8002838:	4602      	mov	r2, r0
 800283a:	4b05      	ldr	r3, [pc, #20]	; (8002850 <HAL_RCC_GetPCLK1Freq+0x20>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	0a1b      	lsrs	r3, r3, #8
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	4903      	ldr	r1, [pc, #12]	; (8002854 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002846:	5ccb      	ldrb	r3, [r1, r3]
 8002848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40023800 	.word	0x40023800
 8002854:	08008000 	.word	0x08008000

08002858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800285c:	f7ff ffde 	bl	800281c <HAL_RCC_GetHCLKFreq>
 8002860:	4602      	mov	r2, r0
 8002862:	4b05      	ldr	r3, [pc, #20]	; (8002878 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	0adb      	lsrs	r3, r3, #11
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	4903      	ldr	r1, [pc, #12]	; (800287c <HAL_RCC_GetPCLK2Freq+0x24>)
 800286e:	5ccb      	ldrb	r3, [r1, r3]
 8002870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002874:	4618      	mov	r0, r3
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40023800 	.word	0x40023800
 800287c:	08008000 	.word	0x08008000

08002880 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002880:	b480      	push	{r7}
 8002882:	b087      	sub	sp, #28
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002888:	2300      	movs	r3, #0
 800288a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800288c:	4b29      	ldr	r3, [pc, #164]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d12c      	bne.n	80028f2 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002898:	4b26      	ldr	r3, [pc, #152]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800289a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80028a4:	4b24      	ldr	r3, [pc, #144]	; (8002938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	e016      	b.n	80028de <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b0:	4b20      	ldr	r3, [pc, #128]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	4a1f      	ldr	r2, [pc, #124]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80028b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ba:	6253      	str	r3, [r2, #36]	; 0x24
 80028bc:	4b1d      	ldr	r3, [pc, #116]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80028be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80028c8:	4b1b      	ldr	r3, [pc, #108]	; (8002938 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80028d0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d6:	4a17      	ldr	r2, [pc, #92]	; (8002934 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80028d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028dc:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80028e4:	d105      	bne.n	80028f2 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80028ec:	d101      	bne.n	80028f2 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80028ee:	2301      	movs	r3, #1
 80028f0:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d105      	bne.n	8002904 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80028f8:	4b10      	ldr	r3, [pc, #64]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a0f      	ldr	r2, [pc, #60]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b0d      	ldr	r3, [pc, #52]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 0201 	bic.w	r2, r3, #1
 800290c:	490b      	ldr	r1, [pc, #44]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002914:	4b09      	ldr	r3, [pc, #36]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	429a      	cmp	r2, r3
 8002920:	d001      	beq.n	8002926 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	40023800 	.word	0x40023800
 8002938:	40007000 	.word	0x40007000
 800293c:	40023c00 	.word	0x40023c00

08002940 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d106      	bne.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80ed 	beq.w	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8002962:	2300      	movs	r3, #0
 8002964:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002966:	4b78      	ldr	r3, [pc, #480]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10d      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002972:	4b75      	ldr	r3, [pc, #468]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	4a74      	ldr	r2, [pc, #464]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800297c:	6253      	str	r3, [r2, #36]	; 0x24
 800297e:	4b72      	ldr	r3, [pc, #456]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800298a:	2301      	movs	r3, #1
 800298c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298e:	4b6f      	ldr	r3, [pc, #444]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002996:	2b00      	cmp	r3, #0
 8002998:	d118      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800299a:	4b6c      	ldr	r3, [pc, #432]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a6b      	ldr	r2, [pc, #428]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80029a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a6:	f7fe fe99 	bl	80016dc <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ac:	e008      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ae:	f7fe fe95 	bl	80016dc <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b64      	cmp	r3, #100	; 0x64
 80029ba:	d901      	bls.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e0be      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c0:	4b62      	ldr	r3, [pc, #392]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80029cc:	4b5e      	ldr	r3, [pc, #376]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80029d4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d106      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d00f      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80029fe:	d108      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002a00:	4b51      	ldr	r3, [pc, #324]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a0c:	d101      	bne.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e095      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002a12:	4b4d      	ldr	r3, [pc, #308]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a1a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d041      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d005      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10c      	bne.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d02d      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d027      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002a56:	4b3c      	ldr	r3, [pc, #240]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002a58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002a5e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a60:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8002a62:	2201      	movs	r2, #1
 8002a64:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a66:	4b3a      	ldr	r3, [pc, #232]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002a6c:	4a36      	ldr	r2, [pc, #216]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d014      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7c:	f7fe fe2e 	bl	80016dc <HAL_GetTick>
 8002a80:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a82:	e00a      	b.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a84:	f7fe fe2a 	bl	80016dc <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e051      	b.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a9a:	4b2b      	ldr	r3, [pc, #172]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0ee      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d01a      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002aba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002abe:	d10a      	bne.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002ac0:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002ad0:	491d      	ldr	r1, [pc, #116]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	600b      	str	r3, [r1, #0]
 8002ad6:	4b1c      	ldr	r3, [pc, #112]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002ad8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ae2:	4919      	ldr	r1, [pc, #100]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01a      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002afc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002b00:	d10a      	bne.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8002b02:	4b11      	ldr	r3, [pc, #68]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8002b12:	490d      	ldr	r1, [pc, #52]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	600b      	str	r3, [r1, #0]
 8002b18:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b24:	4908      	ldr	r1, [pc, #32]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b2a:	7dfb      	ldrb	r3, [r7, #23]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d105      	bne.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b34:	4a04      	ldr	r2, [pc, #16]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8002b36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b3a:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	40007000 	.word	0x40007000
 8002b50:	424706dc 	.word	0x424706dc

08002b54 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e073      	b.n	8002c52 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	7f5b      	ldrb	r3, [r3, #29]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d105      	bne.n	8002b80 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7fe fbd2 	bl	8001324 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2202      	movs	r2, #2
 8002b84:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f003 0310 	and.w	r3, r3, #16
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d055      	beq.n	8002c40 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	22ca      	movs	r2, #202	; 0xca
 8002b9a:	625a      	str	r2, [r3, #36]	; 0x24
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2253      	movs	r2, #83	; 0x53
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f99b 	bl	8002ee0 <RTC_EnterInitMode>
 8002baa:	4603      	mov	r3, r0
 8002bac:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d12c      	bne.n	8002c0e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bc6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6899      	ldr	r1, [r3, #8]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6919      	ldr	r1, [r3, #16]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	041a      	lsls	r2, r3, #16
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f9a2 	bl	8002f4e <RTC_ExitInitMode>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d110      	bne.n	8002c36 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c22:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	699a      	ldr	r2, [r3, #24]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	22ff      	movs	r2, #255	; 0xff
 8002c3c:	625a      	str	r2, [r3, #36]	; 0x24
 8002c3e:	e001      	b.n	8002c44 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d102      	bne.n	8002c50 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c5a:	b590      	push	{r4, r7, lr}
 8002c5c:	b087      	sub	sp, #28
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	60f8      	str	r0, [r7, #12]
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	7f1b      	ldrb	r3, [r3, #28]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d101      	bne.n	8002c76 <HAL_RTC_SetTime+0x1c>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e087      	b.n	8002d86 <HAL_RTC_SetTime+0x12c>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d126      	bne.n	8002cd6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d102      	bne.n	8002c9c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f000 f979 	bl	8002f98 <RTC_ByteToBcd2>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	785b      	ldrb	r3, [r3, #1]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f972 	bl	8002f98 <RTC_ByteToBcd2>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cb8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	789b      	ldrb	r3, [r3, #2]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 f96a 	bl	8002f98 <RTC_ByteToBcd2>
 8002cc4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cc6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	78db      	ldrb	r3, [r3, #3]
 8002cce:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	e018      	b.n	8002d08 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d102      	bne.n	8002cea <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	785b      	ldrb	r3, [r3, #1]
 8002cf4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002cf6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002cfc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	78db      	ldrb	r3, [r3, #3]
 8002d02:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002d04:	4313      	orrs	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	22ca      	movs	r2, #202	; 0xca
 8002d0e:	625a      	str	r2, [r3, #36]	; 0x24
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2253      	movs	r2, #83	; 0x53
 8002d16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f000 f8e1 	bl	8002ee0 <RTC_EnterInitMode>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002d22:	7cfb      	ldrb	r3, [r7, #19]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d120      	bne.n	8002d6a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002d32:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002d36:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d46:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6899      	ldr	r1, [r3, #8]
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 f8f4 	bl	8002f4e <RTC_ExitInitMode>
 8002d66:	4603      	mov	r3, r0
 8002d68:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d102      	bne.n	8002d76 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	22ff      	movs	r2, #255	; 0xff
 8002d7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	771a      	strb	r2, [r3, #28]

  return status;
 8002d84:	7cfb      	ldrb	r3, [r7, #19]
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	371c      	adds	r7, #28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd90      	pop	{r4, r7, pc}

08002d8e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002d8e:	b590      	push	{r4, r7, lr}
 8002d90:	b087      	sub	sp, #28
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	60f8      	str	r0, [r7, #12]
 8002d96:	60b9      	str	r1, [r7, #8]
 8002d98:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	7f1b      	ldrb	r3, [r3, #28]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_RTC_SetDate+0x1c>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e071      	b.n	8002e8e <HAL_RTC_SetDate+0x100>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2201      	movs	r2, #1
 8002dae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2202      	movs	r2, #2
 8002db4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10e      	bne.n	8002dda <HAL_RTC_SetDate+0x4c>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	785b      	ldrb	r3, [r3, #1]
 8002dc0:	f003 0310 	and.w	r3, r3, #16
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d008      	beq.n	8002dda <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	785b      	ldrb	r3, [r3, #1]
 8002dcc:	f023 0310 	bic.w	r3, r3, #16
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	330a      	adds	r3, #10
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d11c      	bne.n	8002e1a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	78db      	ldrb	r3, [r3, #3]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 f8d7 	bl	8002f98 <RTC_ByteToBcd2>
 8002dea:	4603      	mov	r3, r0
 8002dec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	785b      	ldrb	r3, [r3, #1]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 f8d0 	bl	8002f98 <RTC_ByteToBcd2>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002dfc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	789b      	ldrb	r3, [r3, #2]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 f8c8 	bl	8002f98 <RTC_ByteToBcd2>
 8002e08:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002e0a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002e14:	4313      	orrs	r3, r2
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	e00e      	b.n	8002e38 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	78db      	ldrb	r3, [r3, #3]
 8002e1e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	785b      	ldrb	r3, [r3, #1]
 8002e24:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002e26:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002e2c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	22ca      	movs	r2, #202	; 0xca
 8002e3e:	625a      	str	r2, [r3, #36]	; 0x24
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2253      	movs	r2, #83	; 0x53
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 f849 	bl	8002ee0 <RTC_EnterInitMode>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002e52:	7cfb      	ldrb	r3, [r7, #19]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10c      	bne.n	8002e72 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002e62:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002e66:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 f870 	bl	8002f4e <RTC_ExitInitMode>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002e72:	7cfb      	ldrb	r3, [r7, #19]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d102      	bne.n	8002e7e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	22ff      	movs	r2, #255	; 0xff
 8002e84:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	771a      	strb	r2, [r3, #28]

  return status;
 8002e8c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	371c      	adds	r7, #28
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd90      	pop	{r4, r7, pc}

08002e96 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f64f 7257 	movw	r2, #65367	; 0xff57
 8002eaa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eac:	f7fe fc16 	bl	80016dc <HAL_GetTick>
 8002eb0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002eb2:	e009      	b.n	8002ec8 <HAL_RTC_WaitForSynchro+0x32>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002eb4:	f7fe fc12 	bl	80016dc <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ec2:	d901      	bls.n	8002ec8 <HAL_RTC_WaitForSynchro+0x32>
    {
      return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e007      	b.n	8002ed8 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	f003 0320 	and.w	r3, r3, #32
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d0ee      	beq.n	8002eb4 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002eec:	2300      	movs	r3, #0
 8002eee:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d122      	bne.n	8002f44 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f0c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f0e:	f7fe fbe5 	bl	80016dc <HAL_GetTick>
 8002f12:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f14:	e00c      	b.n	8002f30 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002f16:	f7fe fbe1 	bl	80016dc <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f24:	d904      	bls.n	8002f30 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2204      	movs	r2, #4
 8002f2a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <RTC_EnterInitMode+0x64>
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d1e8      	bne.n	8002f16 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f68:	60da      	str	r2, [r3, #12]

#if defined(RTC_CR_BYPSHAD)
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d10a      	bne.n	8002f8e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7ff ff8c 	bl	8002e96 <HAL_RTC_WaitForSynchro>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d004      	beq.n	8002f8e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2204      	movs	r2, #4
 8002f88:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	73fb      	strb	r3, [r7, #15]
    hrtc->State = HAL_RTC_STATE_ERROR;
    status = HAL_ERROR;
  }
#endif /* RTC_CR_BYPSHAD */

  return status;
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3710      	adds	r7, #16
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002fa6:	e005      	b.n	8002fb4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	3301      	adds	r3, #1
 8002fac:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	3b0a      	subs	r3, #10
 8002fb2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	2b09      	cmp	r3, #9
 8002fb8:	d8f6      	bhi.n	8002fa8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	b2db      	uxtb	r3, r3
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bc80      	pop	{r7}
 8002fd0:	4770      	bx	lr
	...

08002fd4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002fe0:	4b59      	ldr	r3, [pc, #356]	; (8003148 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a59      	ldr	r2, [pc, #356]	; (800314c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8002fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fea:	0adb      	lsrs	r3, r3, #11
 8002fec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	7f1b      	ldrb	r3, [r3, #28]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e09d      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2202      	movs	r2, #2
 800300c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	22ca      	movs	r2, #202	; 0xca
 8003014:	625a      	str	r2, [r3, #36]	; 0x24
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2253      	movs	r2, #83	; 0x53
 800301c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d018      	beq.n	800305e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	3b01      	subs	r3, #1
 8003030:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10b      	bne.n	8003050 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	22ff      	movs	r2, #255	; 0xff
 800303e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2203      	movs	r2, #3
 8003044:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e076      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1e6      	bne.n	800302c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800306c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800307e:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003080:	4b31      	ldr	r3, [pc, #196]	; (8003148 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a31      	ldr	r2, [pc, #196]	; (800314c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8003086:	fba2 2303 	umull	r2, r3, r2, r3
 800308a:	0adb      	lsrs	r3, r3, #11
 800308c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003090:	fb02 f303 	mul.w	r3, r2, r3
 8003094:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3b01      	subs	r3, #1
 800309a:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d10b      	bne.n	80030ba <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	22ff      	movs	r2, #255	; 0xff
 80030a8:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2203      	movs	r2, #3
 80030ae:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e041      	b.n	800313e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0e6      	beq.n	8003096 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 0207 	bic.w	r2, r2, #7
 80030d6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80030f0:	4b17      	ldr	r3, [pc, #92]	; (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a16      	ldr	r2, [pc, #88]	; (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80030f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030fa:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80030fc:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	4a13      	ldr	r2, [pc, #76]	; (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8003102:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003106:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003116:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003126:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	22ff      	movs	r2, #255	; 0xff
 800312e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2201      	movs	r2, #1
 8003134:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	371c      	adds	r7, #28
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr
 8003148:	20000000 	.word	0x20000000
 800314c:	10624dd3 	.word	0x10624dd3
 8003150:	40010400 	.word	0x40010400

08003154 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7f1b      	ldrb	r3, [r3, #28]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8003168:	2302      	movs	r3, #2
 800316a:	e047      	b.n	80031fc <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2202      	movs	r2, #2
 8003176:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	22ca      	movs	r2, #202	; 0xca
 800317e:	625a      	str	r2, [r3, #36]	; 0x24
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2253      	movs	r2, #83	; 0x53
 8003186:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003196:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80031a6:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031a8:	f7fe fa98 	bl	80016dc <HAL_GetTick>
 80031ac:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80031ae:	e013      	b.n	80031d8 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031b0:	f7fe fa94 	bl	80016dc <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031be:	d90b      	bls.n	80031d8 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	22ff      	movs	r2, #255	; 0xff
 80031c6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2203      	movs	r2, #3
 80031cc:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e011      	b.n	80031fc <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0e4      	beq.n	80031b0 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	22ff      	movs	r2, #255	; 0xff
 80031ec:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800320c:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800320e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003212:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00b      	beq.n	800323a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	b2da      	uxtb	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003232:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f809 	bl	800324c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	775a      	strb	r2, [r3, #29]
}
 8003240:	bf00      	nop
 8003242:	3708      	adds	r7, #8
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40010400 	.word	0x40010400

0800324c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr

0800325e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b082      	sub	sp, #8
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e042      	b.n	80032f6 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d106      	bne.n	800328a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7fe f869 	bl	800135c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2224      	movs	r2, #36	; 0x24
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032a0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 f91c 	bl	80034e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	691a      	ldr	r2, [r3, #16]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032c6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032d6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2220      	movs	r2, #32
 80032ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b08a      	sub	sp, #40	; 0x28
 8003302:	af02      	add	r7, sp, #8
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	603b      	str	r3, [r7, #0]
 800330a:	4613      	mov	r3, r2
 800330c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b20      	cmp	r3, #32
 800331c:	d16d      	bne.n	80033fa <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <HAL_UART_Transmit+0x2c>
 8003324:	88fb      	ldrh	r3, [r7, #6]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d101      	bne.n	800332e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e066      	b.n	80033fc <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2221      	movs	r2, #33	; 0x21
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800333c:	f7fe f9ce 	bl	80016dc <HAL_GetTick>
 8003340:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	88fa      	ldrh	r2, [r7, #6]
 8003346:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	88fa      	ldrh	r2, [r7, #6]
 800334c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003356:	d108      	bne.n	800336a <HAL_UART_Transmit+0x6c>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d104      	bne.n	800336a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003360:	2300      	movs	r3, #0
 8003362:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	61bb      	str	r3, [r7, #24]
 8003368:	e003      	b.n	8003372 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003372:	e02a      	b.n	80033ca <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	2200      	movs	r2, #0
 800337c:	2180      	movs	r1, #128	; 0x80
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f840 	bl	8003404 <UART_WaitOnFlagUntilTimeout>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e036      	b.n	80033fc <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10b      	bne.n	80033ac <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033a2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	3302      	adds	r3, #2
 80033a8:	61bb      	str	r3, [r7, #24]
 80033aa:	e007      	b.n	80033bc <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	781a      	ldrb	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	3301      	adds	r3, #1
 80033ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1cf      	bne.n	8003374 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2200      	movs	r2, #0
 80033dc:	2140      	movs	r1, #64	; 0x40
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f810 	bl	8003404 <UART_WaitOnFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e006      	b.n	80033fc <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	e000      	b.n	80033fc <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80033fa:	2302      	movs	r3, #2
  }
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3720      	adds	r7, #32
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b090      	sub	sp, #64	; 0x40
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	603b      	str	r3, [r7, #0]
 8003410:	4613      	mov	r3, r2
 8003412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003414:	e050      	b.n	80034b8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003418:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800341c:	d04c      	beq.n	80034b8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800341e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003420:	2b00      	cmp	r3, #0
 8003422:	d007      	beq.n	8003434 <UART_WaitOnFlagUntilTimeout+0x30>
 8003424:	f7fe f95a 	bl	80016dc <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003430:	429a      	cmp	r2, r3
 8003432:	d241      	bcs.n	80034b8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	330c      	adds	r3, #12
 800343a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800343c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343e:	e853 3f00 	ldrex	r3, [r3]
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800344a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	330c      	adds	r3, #12
 8003452:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003454:	637a      	str	r2, [r7, #52]	; 0x34
 8003456:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003458:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800345a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800345c:	e841 2300 	strex	r3, r2, [r1]
 8003460:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1e5      	bne.n	8003434 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	3314      	adds	r3, #20
 800346e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	e853 3f00 	ldrex	r3, [r3]
 8003476:	613b      	str	r3, [r7, #16]
   return(result);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3314      	adds	r3, #20
 8003486:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003488:	623a      	str	r2, [r7, #32]
 800348a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348c:	69f9      	ldr	r1, [r7, #28]
 800348e:	6a3a      	ldr	r2, [r7, #32]
 8003490:	e841 2300 	strex	r3, r2, [r1]
 8003494:	61bb      	str	r3, [r7, #24]
   return(result);
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d1e5      	bne.n	8003468 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e00f      	b.n	80034d8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	4013      	ands	r3, r2
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	bf0c      	ite	eq
 80034c8:	2301      	moveq	r3, #1
 80034ca:	2300      	movne	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	461a      	mov	r2, r3
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d09f      	beq.n	8003416 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3740      	adds	r7, #64	; 0x40
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	431a      	orrs	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	4313      	orrs	r3, r2
 8003514:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003520:	f023 030c 	bic.w	r3, r3, #12
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	430b      	orrs	r3, r1
 800352c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699a      	ldr	r2, [r3, #24]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	430a      	orrs	r2, r1
 8003542:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a55      	ldr	r2, [pc, #340]	; (80036a0 <UART_SetConfig+0x1c0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d103      	bne.n	8003556 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800354e:	f7ff f983 	bl	8002858 <HAL_RCC_GetPCLK2Freq>
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	e002      	b.n	800355c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003556:	f7ff f96b 	bl	8002830 <HAL_RCC_GetPCLK1Freq>
 800355a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003564:	d14c      	bne.n	8003600 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	009a      	lsls	r2, r3, #2
 8003570:	441a      	add	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fbb2 f3f3 	udiv	r3, r2, r3
 800357c:	4a49      	ldr	r2, [pc, #292]	; (80036a4 <UART_SetConfig+0x1c4>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	0119      	lsls	r1, r3, #4
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	4613      	mov	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	009a      	lsls	r2, r3, #2
 8003590:	441a      	add	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	fbb2 f2f3 	udiv	r2, r2, r3
 800359c:	4b41      	ldr	r3, [pc, #260]	; (80036a4 <UART_SetConfig+0x1c4>)
 800359e:	fba3 0302 	umull	r0, r3, r3, r2
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	2064      	movs	r0, #100	; 0x64
 80035a6:	fb00 f303 	mul.w	r3, r0, r3
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	3332      	adds	r3, #50	; 0x32
 80035b0:	4a3c      	ldr	r2, [pc, #240]	; (80036a4 <UART_SetConfig+0x1c4>)
 80035b2:	fba2 2303 	umull	r2, r3, r2, r3
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80035be:	4419      	add	r1, r3
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4613      	mov	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	009a      	lsls	r2, r3, #2
 80035ca:	441a      	add	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80035d6:	4b33      	ldr	r3, [pc, #204]	; (80036a4 <UART_SetConfig+0x1c4>)
 80035d8:	fba3 0302 	umull	r0, r3, r3, r2
 80035dc:	095b      	lsrs	r3, r3, #5
 80035de:	2064      	movs	r0, #100	; 0x64
 80035e0:	fb00 f303 	mul.w	r3, r0, r3
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	3332      	adds	r3, #50	; 0x32
 80035ea:	4a2e      	ldr	r2, [pc, #184]	; (80036a4 <UART_SetConfig+0x1c4>)
 80035ec:	fba2 2303 	umull	r2, r3, r2, r3
 80035f0:	095b      	lsrs	r3, r3, #5
 80035f2:	f003 0207 	and.w	r2, r3, #7
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	440a      	add	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035fe:	e04a      	b.n	8003696 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	4613      	mov	r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	4413      	add	r3, r2
 8003608:	009a      	lsls	r2, r3, #2
 800360a:	441a      	add	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	fbb2 f3f3 	udiv	r3, r2, r3
 8003616:	4a23      	ldr	r2, [pc, #140]	; (80036a4 <UART_SetConfig+0x1c4>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	0119      	lsls	r1, r3, #4
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	009a      	lsls	r2, r3, #2
 800362a:	441a      	add	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	fbb2 f2f3 	udiv	r2, r2, r3
 8003636:	4b1b      	ldr	r3, [pc, #108]	; (80036a4 <UART_SetConfig+0x1c4>)
 8003638:	fba3 0302 	umull	r0, r3, r3, r2
 800363c:	095b      	lsrs	r3, r3, #5
 800363e:	2064      	movs	r0, #100	; 0x64
 8003640:	fb00 f303 	mul.w	r3, r0, r3
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	3332      	adds	r3, #50	; 0x32
 800364a:	4a16      	ldr	r2, [pc, #88]	; (80036a4 <UART_SetConfig+0x1c4>)
 800364c:	fba2 2303 	umull	r2, r3, r2, r3
 8003650:	095b      	lsrs	r3, r3, #5
 8003652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003656:	4419      	add	r1, r3
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4613      	mov	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	4413      	add	r3, r2
 8003660:	009a      	lsls	r2, r3, #2
 8003662:	441a      	add	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	fbb2 f2f3 	udiv	r2, r2, r3
 800366e:	4b0d      	ldr	r3, [pc, #52]	; (80036a4 <UART_SetConfig+0x1c4>)
 8003670:	fba3 0302 	umull	r0, r3, r3, r2
 8003674:	095b      	lsrs	r3, r3, #5
 8003676:	2064      	movs	r0, #100	; 0x64
 8003678:	fb00 f303 	mul.w	r3, r0, r3
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	3332      	adds	r3, #50	; 0x32
 8003682:	4a08      	ldr	r2, [pc, #32]	; (80036a4 <UART_SetConfig+0x1c4>)
 8003684:	fba2 2303 	umull	r2, r3, r2, r3
 8003688:	095b      	lsrs	r3, r3, #5
 800368a:	f003 020f 	and.w	r2, r3, #15
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	440a      	add	r2, r1
 8003694:	609a      	str	r2, [r3, #8]
}
 8003696:	bf00      	nop
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	40013800 	.word	0x40013800
 80036a4:	51eb851f 	.word	0x51eb851f

080036a8 <__errno>:
 80036a8:	4b01      	ldr	r3, [pc, #4]	; (80036b0 <__errno+0x8>)
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	2000000c 	.word	0x2000000c

080036b4 <__libc_init_array>:
 80036b4:	b570      	push	{r4, r5, r6, lr}
 80036b6:	2600      	movs	r6, #0
 80036b8:	4d0c      	ldr	r5, [pc, #48]	; (80036ec <__libc_init_array+0x38>)
 80036ba:	4c0d      	ldr	r4, [pc, #52]	; (80036f0 <__libc_init_array+0x3c>)
 80036bc:	1b64      	subs	r4, r4, r5
 80036be:	10a4      	asrs	r4, r4, #2
 80036c0:	42a6      	cmp	r6, r4
 80036c2:	d109      	bne.n	80036d8 <__libc_init_array+0x24>
 80036c4:	f004 fc52 	bl	8007f6c <_init>
 80036c8:	2600      	movs	r6, #0
 80036ca:	4d0a      	ldr	r5, [pc, #40]	; (80036f4 <__libc_init_array+0x40>)
 80036cc:	4c0a      	ldr	r4, [pc, #40]	; (80036f8 <__libc_init_array+0x44>)
 80036ce:	1b64      	subs	r4, r4, r5
 80036d0:	10a4      	asrs	r4, r4, #2
 80036d2:	42a6      	cmp	r6, r4
 80036d4:	d105      	bne.n	80036e2 <__libc_init_array+0x2e>
 80036d6:	bd70      	pop	{r4, r5, r6, pc}
 80036d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036dc:	4798      	blx	r3
 80036de:	3601      	adds	r6, #1
 80036e0:	e7ee      	b.n	80036c0 <__libc_init_array+0xc>
 80036e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80036e6:	4798      	blx	r3
 80036e8:	3601      	adds	r6, #1
 80036ea:	e7f2      	b.n	80036d2 <__libc_init_array+0x1e>
 80036ec:	080084b4 	.word	0x080084b4
 80036f0:	080084b4 	.word	0x080084b4
 80036f4:	080084b4 	.word	0x080084b4
 80036f8:	080084b8 	.word	0x080084b8

080036fc <memset>:
 80036fc:	4603      	mov	r3, r0
 80036fe:	4402      	add	r2, r0
 8003700:	4293      	cmp	r3, r2
 8003702:	d100      	bne.n	8003706 <memset+0xa>
 8003704:	4770      	bx	lr
 8003706:	f803 1b01 	strb.w	r1, [r3], #1
 800370a:	e7f9      	b.n	8003700 <memset+0x4>

0800370c <__cvt>:
 800370c:	2b00      	cmp	r3, #0
 800370e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003712:	461f      	mov	r7, r3
 8003714:	bfbb      	ittet	lt
 8003716:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800371a:	461f      	movlt	r7, r3
 800371c:	2300      	movge	r3, #0
 800371e:	232d      	movlt	r3, #45	; 0x2d
 8003720:	b088      	sub	sp, #32
 8003722:	4614      	mov	r4, r2
 8003724:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003726:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003728:	7013      	strb	r3, [r2, #0]
 800372a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800372c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003730:	f023 0820 	bic.w	r8, r3, #32
 8003734:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003738:	d005      	beq.n	8003746 <__cvt+0x3a>
 800373a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800373e:	d100      	bne.n	8003742 <__cvt+0x36>
 8003740:	3501      	adds	r5, #1
 8003742:	2302      	movs	r3, #2
 8003744:	e000      	b.n	8003748 <__cvt+0x3c>
 8003746:	2303      	movs	r3, #3
 8003748:	aa07      	add	r2, sp, #28
 800374a:	9204      	str	r2, [sp, #16]
 800374c:	aa06      	add	r2, sp, #24
 800374e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003752:	e9cd 3500 	strd	r3, r5, [sp]
 8003756:	4622      	mov	r2, r4
 8003758:	463b      	mov	r3, r7
 800375a:	f001 fd85 	bl	8005268 <_dtoa_r>
 800375e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003762:	4606      	mov	r6, r0
 8003764:	d102      	bne.n	800376c <__cvt+0x60>
 8003766:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003768:	07db      	lsls	r3, r3, #31
 800376a:	d522      	bpl.n	80037b2 <__cvt+0xa6>
 800376c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003770:	eb06 0905 	add.w	r9, r6, r5
 8003774:	d110      	bne.n	8003798 <__cvt+0x8c>
 8003776:	7833      	ldrb	r3, [r6, #0]
 8003778:	2b30      	cmp	r3, #48	; 0x30
 800377a:	d10a      	bne.n	8003792 <__cvt+0x86>
 800377c:	2200      	movs	r2, #0
 800377e:	2300      	movs	r3, #0
 8003780:	4620      	mov	r0, r4
 8003782:	4639      	mov	r1, r7
 8003784:	f7fd f928 	bl	80009d8 <__aeabi_dcmpeq>
 8003788:	b918      	cbnz	r0, 8003792 <__cvt+0x86>
 800378a:	f1c5 0501 	rsb	r5, r5, #1
 800378e:	f8ca 5000 	str.w	r5, [sl]
 8003792:	f8da 3000 	ldr.w	r3, [sl]
 8003796:	4499      	add	r9, r3
 8003798:	2200      	movs	r2, #0
 800379a:	2300      	movs	r3, #0
 800379c:	4620      	mov	r0, r4
 800379e:	4639      	mov	r1, r7
 80037a0:	f7fd f91a 	bl	80009d8 <__aeabi_dcmpeq>
 80037a4:	b108      	cbz	r0, 80037aa <__cvt+0x9e>
 80037a6:	f8cd 901c 	str.w	r9, [sp, #28]
 80037aa:	2230      	movs	r2, #48	; 0x30
 80037ac:	9b07      	ldr	r3, [sp, #28]
 80037ae:	454b      	cmp	r3, r9
 80037b0:	d307      	bcc.n	80037c2 <__cvt+0xb6>
 80037b2:	4630      	mov	r0, r6
 80037b4:	9b07      	ldr	r3, [sp, #28]
 80037b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80037b8:	1b9b      	subs	r3, r3, r6
 80037ba:	6013      	str	r3, [r2, #0]
 80037bc:	b008      	add	sp, #32
 80037be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037c2:	1c59      	adds	r1, r3, #1
 80037c4:	9107      	str	r1, [sp, #28]
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	e7f0      	b.n	80037ac <__cvt+0xa0>

080037ca <__exponent>:
 80037ca:	4603      	mov	r3, r0
 80037cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037ce:	2900      	cmp	r1, #0
 80037d0:	f803 2b02 	strb.w	r2, [r3], #2
 80037d4:	bfb6      	itet	lt
 80037d6:	222d      	movlt	r2, #45	; 0x2d
 80037d8:	222b      	movge	r2, #43	; 0x2b
 80037da:	4249      	neglt	r1, r1
 80037dc:	2909      	cmp	r1, #9
 80037de:	7042      	strb	r2, [r0, #1]
 80037e0:	dd2b      	ble.n	800383a <__exponent+0x70>
 80037e2:	f10d 0407 	add.w	r4, sp, #7
 80037e6:	46a4      	mov	ip, r4
 80037e8:	270a      	movs	r7, #10
 80037ea:	fb91 f6f7 	sdiv	r6, r1, r7
 80037ee:	460a      	mov	r2, r1
 80037f0:	46a6      	mov	lr, r4
 80037f2:	fb07 1516 	mls	r5, r7, r6, r1
 80037f6:	2a63      	cmp	r2, #99	; 0x63
 80037f8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80037fc:	4631      	mov	r1, r6
 80037fe:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003802:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003806:	dcf0      	bgt.n	80037ea <__exponent+0x20>
 8003808:	3130      	adds	r1, #48	; 0x30
 800380a:	f1ae 0502 	sub.w	r5, lr, #2
 800380e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003812:	4629      	mov	r1, r5
 8003814:	1c44      	adds	r4, r0, #1
 8003816:	4561      	cmp	r1, ip
 8003818:	d30a      	bcc.n	8003830 <__exponent+0x66>
 800381a:	f10d 0209 	add.w	r2, sp, #9
 800381e:	eba2 020e 	sub.w	r2, r2, lr
 8003822:	4565      	cmp	r5, ip
 8003824:	bf88      	it	hi
 8003826:	2200      	movhi	r2, #0
 8003828:	4413      	add	r3, r2
 800382a:	1a18      	subs	r0, r3, r0
 800382c:	b003      	add	sp, #12
 800382e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003830:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003834:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003838:	e7ed      	b.n	8003816 <__exponent+0x4c>
 800383a:	2330      	movs	r3, #48	; 0x30
 800383c:	3130      	adds	r1, #48	; 0x30
 800383e:	7083      	strb	r3, [r0, #2]
 8003840:	70c1      	strb	r1, [r0, #3]
 8003842:	1d03      	adds	r3, r0, #4
 8003844:	e7f1      	b.n	800382a <__exponent+0x60>
	...

08003848 <_printf_float>:
 8003848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800384c:	b091      	sub	sp, #68	; 0x44
 800384e:	460c      	mov	r4, r1
 8003850:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003854:	4616      	mov	r6, r2
 8003856:	461f      	mov	r7, r3
 8003858:	4605      	mov	r5, r0
 800385a:	f002 fe59 	bl	8006510 <_localeconv_r>
 800385e:	6803      	ldr	r3, [r0, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	9309      	str	r3, [sp, #36]	; 0x24
 8003864:	f7fc fc8c 	bl	8000180 <strlen>
 8003868:	2300      	movs	r3, #0
 800386a:	930e      	str	r3, [sp, #56]	; 0x38
 800386c:	f8d8 3000 	ldr.w	r3, [r8]
 8003870:	900a      	str	r0, [sp, #40]	; 0x28
 8003872:	3307      	adds	r3, #7
 8003874:	f023 0307 	bic.w	r3, r3, #7
 8003878:	f103 0208 	add.w	r2, r3, #8
 800387c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003880:	f8d4 b000 	ldr.w	fp, [r4]
 8003884:	f8c8 2000 	str.w	r2, [r8]
 8003888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003890:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003894:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003898:	930b      	str	r3, [sp, #44]	; 0x2c
 800389a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800389e:	4640      	mov	r0, r8
 80038a0:	4b9c      	ldr	r3, [pc, #624]	; (8003b14 <_printf_float+0x2cc>)
 80038a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038a4:	f7fd f8ca 	bl	8000a3c <__aeabi_dcmpun>
 80038a8:	bb70      	cbnz	r0, 8003908 <_printf_float+0xc0>
 80038aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038ae:	4640      	mov	r0, r8
 80038b0:	4b98      	ldr	r3, [pc, #608]	; (8003b14 <_printf_float+0x2cc>)
 80038b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038b4:	f7fd f8a4 	bl	8000a00 <__aeabi_dcmple>
 80038b8:	bb30      	cbnz	r0, 8003908 <_printf_float+0xc0>
 80038ba:	2200      	movs	r2, #0
 80038bc:	2300      	movs	r3, #0
 80038be:	4640      	mov	r0, r8
 80038c0:	4651      	mov	r1, sl
 80038c2:	f7fd f893 	bl	80009ec <__aeabi_dcmplt>
 80038c6:	b110      	cbz	r0, 80038ce <_printf_float+0x86>
 80038c8:	232d      	movs	r3, #45	; 0x2d
 80038ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038ce:	4b92      	ldr	r3, [pc, #584]	; (8003b18 <_printf_float+0x2d0>)
 80038d0:	4892      	ldr	r0, [pc, #584]	; (8003b1c <_printf_float+0x2d4>)
 80038d2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80038d6:	bf94      	ite	ls
 80038d8:	4698      	movls	r8, r3
 80038da:	4680      	movhi	r8, r0
 80038dc:	2303      	movs	r3, #3
 80038de:	f04f 0a00 	mov.w	sl, #0
 80038e2:	6123      	str	r3, [r4, #16]
 80038e4:	f02b 0304 	bic.w	r3, fp, #4
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	4633      	mov	r3, r6
 80038ec:	4621      	mov	r1, r4
 80038ee:	4628      	mov	r0, r5
 80038f0:	9700      	str	r7, [sp, #0]
 80038f2:	aa0f      	add	r2, sp, #60	; 0x3c
 80038f4:	f000 f9d4 	bl	8003ca0 <_printf_common>
 80038f8:	3001      	adds	r0, #1
 80038fa:	f040 8090 	bne.w	8003a1e <_printf_float+0x1d6>
 80038fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003902:	b011      	add	sp, #68	; 0x44
 8003904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003908:	4642      	mov	r2, r8
 800390a:	4653      	mov	r3, sl
 800390c:	4640      	mov	r0, r8
 800390e:	4651      	mov	r1, sl
 8003910:	f7fd f894 	bl	8000a3c <__aeabi_dcmpun>
 8003914:	b148      	cbz	r0, 800392a <_printf_float+0xe2>
 8003916:	f1ba 0f00 	cmp.w	sl, #0
 800391a:	bfb8      	it	lt
 800391c:	232d      	movlt	r3, #45	; 0x2d
 800391e:	4880      	ldr	r0, [pc, #512]	; (8003b20 <_printf_float+0x2d8>)
 8003920:	bfb8      	it	lt
 8003922:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003926:	4b7f      	ldr	r3, [pc, #508]	; (8003b24 <_printf_float+0x2dc>)
 8003928:	e7d3      	b.n	80038d2 <_printf_float+0x8a>
 800392a:	6863      	ldr	r3, [r4, #4]
 800392c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	d142      	bne.n	80039ba <_printf_float+0x172>
 8003934:	2306      	movs	r3, #6
 8003936:	6063      	str	r3, [r4, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	9206      	str	r2, [sp, #24]
 800393c:	aa0e      	add	r2, sp, #56	; 0x38
 800393e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003942:	aa0d      	add	r2, sp, #52	; 0x34
 8003944:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003948:	9203      	str	r2, [sp, #12]
 800394a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800394e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003952:	6023      	str	r3, [r4, #0]
 8003954:	6863      	ldr	r3, [r4, #4]
 8003956:	4642      	mov	r2, r8
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	4628      	mov	r0, r5
 800395c:	4653      	mov	r3, sl
 800395e:	910b      	str	r1, [sp, #44]	; 0x2c
 8003960:	f7ff fed4 	bl	800370c <__cvt>
 8003964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003966:	4680      	mov	r8, r0
 8003968:	2947      	cmp	r1, #71	; 0x47
 800396a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800396c:	d108      	bne.n	8003980 <_printf_float+0x138>
 800396e:	1cc8      	adds	r0, r1, #3
 8003970:	db02      	blt.n	8003978 <_printf_float+0x130>
 8003972:	6863      	ldr	r3, [r4, #4]
 8003974:	4299      	cmp	r1, r3
 8003976:	dd40      	ble.n	80039fa <_printf_float+0x1b2>
 8003978:	f1a9 0902 	sub.w	r9, r9, #2
 800397c:	fa5f f989 	uxtb.w	r9, r9
 8003980:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003984:	d81f      	bhi.n	80039c6 <_printf_float+0x17e>
 8003986:	464a      	mov	r2, r9
 8003988:	3901      	subs	r1, #1
 800398a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800398e:	910d      	str	r1, [sp, #52]	; 0x34
 8003990:	f7ff ff1b 	bl	80037ca <__exponent>
 8003994:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003996:	4682      	mov	sl, r0
 8003998:	1813      	adds	r3, r2, r0
 800399a:	2a01      	cmp	r2, #1
 800399c:	6123      	str	r3, [r4, #16]
 800399e:	dc02      	bgt.n	80039a6 <_printf_float+0x15e>
 80039a0:	6822      	ldr	r2, [r4, #0]
 80039a2:	07d2      	lsls	r2, r2, #31
 80039a4:	d501      	bpl.n	80039aa <_printf_float+0x162>
 80039a6:	3301      	adds	r3, #1
 80039a8:	6123      	str	r3, [r4, #16]
 80039aa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d09b      	beq.n	80038ea <_printf_float+0xa2>
 80039b2:	232d      	movs	r3, #45	; 0x2d
 80039b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039b8:	e797      	b.n	80038ea <_printf_float+0xa2>
 80039ba:	2947      	cmp	r1, #71	; 0x47
 80039bc:	d1bc      	bne.n	8003938 <_printf_float+0xf0>
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ba      	bne.n	8003938 <_printf_float+0xf0>
 80039c2:	2301      	movs	r3, #1
 80039c4:	e7b7      	b.n	8003936 <_printf_float+0xee>
 80039c6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80039ca:	d118      	bne.n	80039fe <_printf_float+0x1b6>
 80039cc:	2900      	cmp	r1, #0
 80039ce:	6863      	ldr	r3, [r4, #4]
 80039d0:	dd0b      	ble.n	80039ea <_printf_float+0x1a2>
 80039d2:	6121      	str	r1, [r4, #16]
 80039d4:	b913      	cbnz	r3, 80039dc <_printf_float+0x194>
 80039d6:	6822      	ldr	r2, [r4, #0]
 80039d8:	07d0      	lsls	r0, r2, #31
 80039da:	d502      	bpl.n	80039e2 <_printf_float+0x19a>
 80039dc:	3301      	adds	r3, #1
 80039de:	440b      	add	r3, r1
 80039e0:	6123      	str	r3, [r4, #16]
 80039e2:	f04f 0a00 	mov.w	sl, #0
 80039e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80039e8:	e7df      	b.n	80039aa <_printf_float+0x162>
 80039ea:	b913      	cbnz	r3, 80039f2 <_printf_float+0x1aa>
 80039ec:	6822      	ldr	r2, [r4, #0]
 80039ee:	07d2      	lsls	r2, r2, #31
 80039f0:	d501      	bpl.n	80039f6 <_printf_float+0x1ae>
 80039f2:	3302      	adds	r3, #2
 80039f4:	e7f4      	b.n	80039e0 <_printf_float+0x198>
 80039f6:	2301      	movs	r3, #1
 80039f8:	e7f2      	b.n	80039e0 <_printf_float+0x198>
 80039fa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80039fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a00:	4299      	cmp	r1, r3
 8003a02:	db05      	blt.n	8003a10 <_printf_float+0x1c8>
 8003a04:	6823      	ldr	r3, [r4, #0]
 8003a06:	6121      	str	r1, [r4, #16]
 8003a08:	07d8      	lsls	r0, r3, #31
 8003a0a:	d5ea      	bpl.n	80039e2 <_printf_float+0x19a>
 8003a0c:	1c4b      	adds	r3, r1, #1
 8003a0e:	e7e7      	b.n	80039e0 <_printf_float+0x198>
 8003a10:	2900      	cmp	r1, #0
 8003a12:	bfcc      	ite	gt
 8003a14:	2201      	movgt	r2, #1
 8003a16:	f1c1 0202 	rsble	r2, r1, #2
 8003a1a:	4413      	add	r3, r2
 8003a1c:	e7e0      	b.n	80039e0 <_printf_float+0x198>
 8003a1e:	6823      	ldr	r3, [r4, #0]
 8003a20:	055a      	lsls	r2, r3, #21
 8003a22:	d407      	bmi.n	8003a34 <_printf_float+0x1ec>
 8003a24:	6923      	ldr	r3, [r4, #16]
 8003a26:	4642      	mov	r2, r8
 8003a28:	4631      	mov	r1, r6
 8003a2a:	4628      	mov	r0, r5
 8003a2c:	47b8      	blx	r7
 8003a2e:	3001      	adds	r0, #1
 8003a30:	d12b      	bne.n	8003a8a <_printf_float+0x242>
 8003a32:	e764      	b.n	80038fe <_printf_float+0xb6>
 8003a34:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003a38:	f240 80dd 	bls.w	8003bf6 <_printf_float+0x3ae>
 8003a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a40:	2200      	movs	r2, #0
 8003a42:	2300      	movs	r3, #0
 8003a44:	f7fc ffc8 	bl	80009d8 <__aeabi_dcmpeq>
 8003a48:	2800      	cmp	r0, #0
 8003a4a:	d033      	beq.n	8003ab4 <_printf_float+0x26c>
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	4631      	mov	r1, r6
 8003a50:	4628      	mov	r0, r5
 8003a52:	4a35      	ldr	r2, [pc, #212]	; (8003b28 <_printf_float+0x2e0>)
 8003a54:	47b8      	blx	r7
 8003a56:	3001      	adds	r0, #1
 8003a58:	f43f af51 	beq.w	80038fe <_printf_float+0xb6>
 8003a5c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003a60:	429a      	cmp	r2, r3
 8003a62:	db02      	blt.n	8003a6a <_printf_float+0x222>
 8003a64:	6823      	ldr	r3, [r4, #0]
 8003a66:	07d8      	lsls	r0, r3, #31
 8003a68:	d50f      	bpl.n	8003a8a <_printf_float+0x242>
 8003a6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a6e:	4631      	mov	r1, r6
 8003a70:	4628      	mov	r0, r5
 8003a72:	47b8      	blx	r7
 8003a74:	3001      	adds	r0, #1
 8003a76:	f43f af42 	beq.w	80038fe <_printf_float+0xb6>
 8003a7a:	f04f 0800 	mov.w	r8, #0
 8003a7e:	f104 091a 	add.w	r9, r4, #26
 8003a82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a84:	3b01      	subs	r3, #1
 8003a86:	4543      	cmp	r3, r8
 8003a88:	dc09      	bgt.n	8003a9e <_printf_float+0x256>
 8003a8a:	6823      	ldr	r3, [r4, #0]
 8003a8c:	079b      	lsls	r3, r3, #30
 8003a8e:	f100 8102 	bmi.w	8003c96 <_printf_float+0x44e>
 8003a92:	68e0      	ldr	r0, [r4, #12]
 8003a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003a96:	4298      	cmp	r0, r3
 8003a98:	bfb8      	it	lt
 8003a9a:	4618      	movlt	r0, r3
 8003a9c:	e731      	b.n	8003902 <_printf_float+0xba>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	464a      	mov	r2, r9
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f43f af28 	beq.w	80038fe <_printf_float+0xb6>
 8003aae:	f108 0801 	add.w	r8, r8, #1
 8003ab2:	e7e6      	b.n	8003a82 <_printf_float+0x23a>
 8003ab4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	dc38      	bgt.n	8003b2c <_printf_float+0x2e4>
 8003aba:	2301      	movs	r3, #1
 8003abc:	4631      	mov	r1, r6
 8003abe:	4628      	mov	r0, r5
 8003ac0:	4a19      	ldr	r2, [pc, #100]	; (8003b28 <_printf_float+0x2e0>)
 8003ac2:	47b8      	blx	r7
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	f43f af1a 	beq.w	80038fe <_printf_float+0xb6>
 8003aca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	d102      	bne.n	8003ad8 <_printf_float+0x290>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	07d9      	lsls	r1, r3, #31
 8003ad6:	d5d8      	bpl.n	8003a8a <_printf_float+0x242>
 8003ad8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003adc:	4631      	mov	r1, r6
 8003ade:	4628      	mov	r0, r5
 8003ae0:	47b8      	blx	r7
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	f43f af0b 	beq.w	80038fe <_printf_float+0xb6>
 8003ae8:	f04f 0900 	mov.w	r9, #0
 8003aec:	f104 0a1a 	add.w	sl, r4, #26
 8003af0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003af2:	425b      	negs	r3, r3
 8003af4:	454b      	cmp	r3, r9
 8003af6:	dc01      	bgt.n	8003afc <_printf_float+0x2b4>
 8003af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003afa:	e794      	b.n	8003a26 <_printf_float+0x1de>
 8003afc:	2301      	movs	r3, #1
 8003afe:	4652      	mov	r2, sl
 8003b00:	4631      	mov	r1, r6
 8003b02:	4628      	mov	r0, r5
 8003b04:	47b8      	blx	r7
 8003b06:	3001      	adds	r0, #1
 8003b08:	f43f aef9 	beq.w	80038fe <_printf_float+0xb6>
 8003b0c:	f109 0901 	add.w	r9, r9, #1
 8003b10:	e7ee      	b.n	8003af0 <_printf_float+0x2a8>
 8003b12:	bf00      	nop
 8003b14:	7fefffff 	.word	0x7fefffff
 8003b18:	0800800c 	.word	0x0800800c
 8003b1c:	08008010 	.word	0x08008010
 8003b20:	08008018 	.word	0x08008018
 8003b24:	08008014 	.word	0x08008014
 8003b28:	0800801c 	.word	0x0800801c
 8003b2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003b2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b30:	429a      	cmp	r2, r3
 8003b32:	bfa8      	it	ge
 8003b34:	461a      	movge	r2, r3
 8003b36:	2a00      	cmp	r2, #0
 8003b38:	4691      	mov	r9, r2
 8003b3a:	dc37      	bgt.n	8003bac <_printf_float+0x364>
 8003b3c:	f04f 0b00 	mov.w	fp, #0
 8003b40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b44:	f104 021a 	add.w	r2, r4, #26
 8003b48:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003b4c:	ebaa 0309 	sub.w	r3, sl, r9
 8003b50:	455b      	cmp	r3, fp
 8003b52:	dc33      	bgt.n	8003bbc <_printf_float+0x374>
 8003b54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	db3b      	blt.n	8003bd4 <_printf_float+0x38c>
 8003b5c:	6823      	ldr	r3, [r4, #0]
 8003b5e:	07da      	lsls	r2, r3, #31
 8003b60:	d438      	bmi.n	8003bd4 <_printf_float+0x38c>
 8003b62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b64:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003b66:	eba3 020a 	sub.w	r2, r3, sl
 8003b6a:	eba3 0901 	sub.w	r9, r3, r1
 8003b6e:	4591      	cmp	r9, r2
 8003b70:	bfa8      	it	ge
 8003b72:	4691      	movge	r9, r2
 8003b74:	f1b9 0f00 	cmp.w	r9, #0
 8003b78:	dc34      	bgt.n	8003be4 <_printf_float+0x39c>
 8003b7a:	f04f 0800 	mov.w	r8, #0
 8003b7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b82:	f104 0a1a 	add.w	sl, r4, #26
 8003b86:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b8a:	1a9b      	subs	r3, r3, r2
 8003b8c:	eba3 0309 	sub.w	r3, r3, r9
 8003b90:	4543      	cmp	r3, r8
 8003b92:	f77f af7a 	ble.w	8003a8a <_printf_float+0x242>
 8003b96:	2301      	movs	r3, #1
 8003b98:	4652      	mov	r2, sl
 8003b9a:	4631      	mov	r1, r6
 8003b9c:	4628      	mov	r0, r5
 8003b9e:	47b8      	blx	r7
 8003ba0:	3001      	adds	r0, #1
 8003ba2:	f43f aeac 	beq.w	80038fe <_printf_float+0xb6>
 8003ba6:	f108 0801 	add.w	r8, r8, #1
 8003baa:	e7ec      	b.n	8003b86 <_printf_float+0x33e>
 8003bac:	4613      	mov	r3, r2
 8003bae:	4631      	mov	r1, r6
 8003bb0:	4642      	mov	r2, r8
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	47b8      	blx	r7
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	d1c0      	bne.n	8003b3c <_printf_float+0x2f4>
 8003bba:	e6a0      	b.n	80038fe <_printf_float+0xb6>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	4631      	mov	r1, r6
 8003bc0:	4628      	mov	r0, r5
 8003bc2:	920b      	str	r2, [sp, #44]	; 0x2c
 8003bc4:	47b8      	blx	r7
 8003bc6:	3001      	adds	r0, #1
 8003bc8:	f43f ae99 	beq.w	80038fe <_printf_float+0xb6>
 8003bcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003bce:	f10b 0b01 	add.w	fp, fp, #1
 8003bd2:	e7b9      	b.n	8003b48 <_printf_float+0x300>
 8003bd4:	4631      	mov	r1, r6
 8003bd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003bda:	4628      	mov	r0, r5
 8003bdc:	47b8      	blx	r7
 8003bde:	3001      	adds	r0, #1
 8003be0:	d1bf      	bne.n	8003b62 <_printf_float+0x31a>
 8003be2:	e68c      	b.n	80038fe <_printf_float+0xb6>
 8003be4:	464b      	mov	r3, r9
 8003be6:	4631      	mov	r1, r6
 8003be8:	4628      	mov	r0, r5
 8003bea:	eb08 020a 	add.w	r2, r8, sl
 8003bee:	47b8      	blx	r7
 8003bf0:	3001      	adds	r0, #1
 8003bf2:	d1c2      	bne.n	8003b7a <_printf_float+0x332>
 8003bf4:	e683      	b.n	80038fe <_printf_float+0xb6>
 8003bf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bf8:	2a01      	cmp	r2, #1
 8003bfa:	dc01      	bgt.n	8003c00 <_printf_float+0x3b8>
 8003bfc:	07db      	lsls	r3, r3, #31
 8003bfe:	d537      	bpl.n	8003c70 <_printf_float+0x428>
 8003c00:	2301      	movs	r3, #1
 8003c02:	4642      	mov	r2, r8
 8003c04:	4631      	mov	r1, r6
 8003c06:	4628      	mov	r0, r5
 8003c08:	47b8      	blx	r7
 8003c0a:	3001      	adds	r0, #1
 8003c0c:	f43f ae77 	beq.w	80038fe <_printf_float+0xb6>
 8003c10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c14:	4631      	mov	r1, r6
 8003c16:	4628      	mov	r0, r5
 8003c18:	47b8      	blx	r7
 8003c1a:	3001      	adds	r0, #1
 8003c1c:	f43f ae6f 	beq.w	80038fe <_printf_float+0xb6>
 8003c20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c24:	2200      	movs	r2, #0
 8003c26:	2300      	movs	r3, #0
 8003c28:	f7fc fed6 	bl	80009d8 <__aeabi_dcmpeq>
 8003c2c:	b9d8      	cbnz	r0, 8003c66 <_printf_float+0x41e>
 8003c2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c30:	f108 0201 	add.w	r2, r8, #1
 8003c34:	3b01      	subs	r3, #1
 8003c36:	4631      	mov	r1, r6
 8003c38:	4628      	mov	r0, r5
 8003c3a:	47b8      	blx	r7
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	d10e      	bne.n	8003c5e <_printf_float+0x416>
 8003c40:	e65d      	b.n	80038fe <_printf_float+0xb6>
 8003c42:	2301      	movs	r3, #1
 8003c44:	464a      	mov	r2, r9
 8003c46:	4631      	mov	r1, r6
 8003c48:	4628      	mov	r0, r5
 8003c4a:	47b8      	blx	r7
 8003c4c:	3001      	adds	r0, #1
 8003c4e:	f43f ae56 	beq.w	80038fe <_printf_float+0xb6>
 8003c52:	f108 0801 	add.w	r8, r8, #1
 8003c56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	4543      	cmp	r3, r8
 8003c5c:	dcf1      	bgt.n	8003c42 <_printf_float+0x3fa>
 8003c5e:	4653      	mov	r3, sl
 8003c60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003c64:	e6e0      	b.n	8003a28 <_printf_float+0x1e0>
 8003c66:	f04f 0800 	mov.w	r8, #0
 8003c6a:	f104 091a 	add.w	r9, r4, #26
 8003c6e:	e7f2      	b.n	8003c56 <_printf_float+0x40e>
 8003c70:	2301      	movs	r3, #1
 8003c72:	4642      	mov	r2, r8
 8003c74:	e7df      	b.n	8003c36 <_printf_float+0x3ee>
 8003c76:	2301      	movs	r3, #1
 8003c78:	464a      	mov	r2, r9
 8003c7a:	4631      	mov	r1, r6
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	47b8      	blx	r7
 8003c80:	3001      	adds	r0, #1
 8003c82:	f43f ae3c 	beq.w	80038fe <_printf_float+0xb6>
 8003c86:	f108 0801 	add.w	r8, r8, #1
 8003c8a:	68e3      	ldr	r3, [r4, #12]
 8003c8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003c8e:	1a5b      	subs	r3, r3, r1
 8003c90:	4543      	cmp	r3, r8
 8003c92:	dcf0      	bgt.n	8003c76 <_printf_float+0x42e>
 8003c94:	e6fd      	b.n	8003a92 <_printf_float+0x24a>
 8003c96:	f04f 0800 	mov.w	r8, #0
 8003c9a:	f104 0919 	add.w	r9, r4, #25
 8003c9e:	e7f4      	b.n	8003c8a <_printf_float+0x442>

08003ca0 <_printf_common>:
 8003ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ca4:	4616      	mov	r6, r2
 8003ca6:	4699      	mov	r9, r3
 8003ca8:	688a      	ldr	r2, [r1, #8]
 8003caa:	690b      	ldr	r3, [r1, #16]
 8003cac:	4607      	mov	r7, r0
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	bfb8      	it	lt
 8003cb2:	4613      	movlt	r3, r2
 8003cb4:	6033      	str	r3, [r6, #0]
 8003cb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cba:	460c      	mov	r4, r1
 8003cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cc0:	b10a      	cbz	r2, 8003cc6 <_printf_common+0x26>
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	6033      	str	r3, [r6, #0]
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	0699      	lsls	r1, r3, #26
 8003cca:	bf42      	ittt	mi
 8003ccc:	6833      	ldrmi	r3, [r6, #0]
 8003cce:	3302      	addmi	r3, #2
 8003cd0:	6033      	strmi	r3, [r6, #0]
 8003cd2:	6825      	ldr	r5, [r4, #0]
 8003cd4:	f015 0506 	ands.w	r5, r5, #6
 8003cd8:	d106      	bne.n	8003ce8 <_printf_common+0x48>
 8003cda:	f104 0a19 	add.w	sl, r4, #25
 8003cde:	68e3      	ldr	r3, [r4, #12]
 8003ce0:	6832      	ldr	r2, [r6, #0]
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	42ab      	cmp	r3, r5
 8003ce6:	dc28      	bgt.n	8003d3a <_printf_common+0x9a>
 8003ce8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003cec:	1e13      	subs	r3, r2, #0
 8003cee:	6822      	ldr	r2, [r4, #0]
 8003cf0:	bf18      	it	ne
 8003cf2:	2301      	movne	r3, #1
 8003cf4:	0692      	lsls	r2, r2, #26
 8003cf6:	d42d      	bmi.n	8003d54 <_printf_common+0xb4>
 8003cf8:	4649      	mov	r1, r9
 8003cfa:	4638      	mov	r0, r7
 8003cfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d00:	47c0      	blx	r8
 8003d02:	3001      	adds	r0, #1
 8003d04:	d020      	beq.n	8003d48 <_printf_common+0xa8>
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	68e5      	ldr	r5, [r4, #12]
 8003d0a:	f003 0306 	and.w	r3, r3, #6
 8003d0e:	2b04      	cmp	r3, #4
 8003d10:	bf18      	it	ne
 8003d12:	2500      	movne	r5, #0
 8003d14:	6832      	ldr	r2, [r6, #0]
 8003d16:	f04f 0600 	mov.w	r6, #0
 8003d1a:	68a3      	ldr	r3, [r4, #8]
 8003d1c:	bf08      	it	eq
 8003d1e:	1aad      	subeq	r5, r5, r2
 8003d20:	6922      	ldr	r2, [r4, #16]
 8003d22:	bf08      	it	eq
 8003d24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	bfc4      	itt	gt
 8003d2c:	1a9b      	subgt	r3, r3, r2
 8003d2e:	18ed      	addgt	r5, r5, r3
 8003d30:	341a      	adds	r4, #26
 8003d32:	42b5      	cmp	r5, r6
 8003d34:	d11a      	bne.n	8003d6c <_printf_common+0xcc>
 8003d36:	2000      	movs	r0, #0
 8003d38:	e008      	b.n	8003d4c <_printf_common+0xac>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	4652      	mov	r2, sl
 8003d3e:	4649      	mov	r1, r9
 8003d40:	4638      	mov	r0, r7
 8003d42:	47c0      	blx	r8
 8003d44:	3001      	adds	r0, #1
 8003d46:	d103      	bne.n	8003d50 <_printf_common+0xb0>
 8003d48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d50:	3501      	adds	r5, #1
 8003d52:	e7c4      	b.n	8003cde <_printf_common+0x3e>
 8003d54:	2030      	movs	r0, #48	; 0x30
 8003d56:	18e1      	adds	r1, r4, r3
 8003d58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d5c:	1c5a      	adds	r2, r3, #1
 8003d5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d62:	4422      	add	r2, r4
 8003d64:	3302      	adds	r3, #2
 8003d66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d6a:	e7c5      	b.n	8003cf8 <_printf_common+0x58>
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	4622      	mov	r2, r4
 8003d70:	4649      	mov	r1, r9
 8003d72:	4638      	mov	r0, r7
 8003d74:	47c0      	blx	r8
 8003d76:	3001      	adds	r0, #1
 8003d78:	d0e6      	beq.n	8003d48 <_printf_common+0xa8>
 8003d7a:	3601      	adds	r6, #1
 8003d7c:	e7d9      	b.n	8003d32 <_printf_common+0x92>
	...

08003d80 <_printf_i>:
 8003d80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d84:	7e0f      	ldrb	r7, [r1, #24]
 8003d86:	4691      	mov	r9, r2
 8003d88:	2f78      	cmp	r7, #120	; 0x78
 8003d8a:	4680      	mov	r8, r0
 8003d8c:	460c      	mov	r4, r1
 8003d8e:	469a      	mov	sl, r3
 8003d90:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003d92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003d96:	d807      	bhi.n	8003da8 <_printf_i+0x28>
 8003d98:	2f62      	cmp	r7, #98	; 0x62
 8003d9a:	d80a      	bhi.n	8003db2 <_printf_i+0x32>
 8003d9c:	2f00      	cmp	r7, #0
 8003d9e:	f000 80d9 	beq.w	8003f54 <_printf_i+0x1d4>
 8003da2:	2f58      	cmp	r7, #88	; 0x58
 8003da4:	f000 80a4 	beq.w	8003ef0 <_printf_i+0x170>
 8003da8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003db0:	e03a      	b.n	8003e28 <_printf_i+0xa8>
 8003db2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003db6:	2b15      	cmp	r3, #21
 8003db8:	d8f6      	bhi.n	8003da8 <_printf_i+0x28>
 8003dba:	a101      	add	r1, pc, #4	; (adr r1, 8003dc0 <_printf_i+0x40>)
 8003dbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003dc0:	08003e19 	.word	0x08003e19
 8003dc4:	08003e2d 	.word	0x08003e2d
 8003dc8:	08003da9 	.word	0x08003da9
 8003dcc:	08003da9 	.word	0x08003da9
 8003dd0:	08003da9 	.word	0x08003da9
 8003dd4:	08003da9 	.word	0x08003da9
 8003dd8:	08003e2d 	.word	0x08003e2d
 8003ddc:	08003da9 	.word	0x08003da9
 8003de0:	08003da9 	.word	0x08003da9
 8003de4:	08003da9 	.word	0x08003da9
 8003de8:	08003da9 	.word	0x08003da9
 8003dec:	08003f3b 	.word	0x08003f3b
 8003df0:	08003e5d 	.word	0x08003e5d
 8003df4:	08003f1d 	.word	0x08003f1d
 8003df8:	08003da9 	.word	0x08003da9
 8003dfc:	08003da9 	.word	0x08003da9
 8003e00:	08003f5d 	.word	0x08003f5d
 8003e04:	08003da9 	.word	0x08003da9
 8003e08:	08003e5d 	.word	0x08003e5d
 8003e0c:	08003da9 	.word	0x08003da9
 8003e10:	08003da9 	.word	0x08003da9
 8003e14:	08003f25 	.word	0x08003f25
 8003e18:	682b      	ldr	r3, [r5, #0]
 8003e1a:	1d1a      	adds	r2, r3, #4
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	602a      	str	r2, [r5, #0]
 8003e20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e0a4      	b.n	8003f76 <_printf_i+0x1f6>
 8003e2c:	6820      	ldr	r0, [r4, #0]
 8003e2e:	6829      	ldr	r1, [r5, #0]
 8003e30:	0606      	lsls	r6, r0, #24
 8003e32:	f101 0304 	add.w	r3, r1, #4
 8003e36:	d50a      	bpl.n	8003e4e <_printf_i+0xce>
 8003e38:	680e      	ldr	r6, [r1, #0]
 8003e3a:	602b      	str	r3, [r5, #0]
 8003e3c:	2e00      	cmp	r6, #0
 8003e3e:	da03      	bge.n	8003e48 <_printf_i+0xc8>
 8003e40:	232d      	movs	r3, #45	; 0x2d
 8003e42:	4276      	negs	r6, r6
 8003e44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e48:	230a      	movs	r3, #10
 8003e4a:	485e      	ldr	r0, [pc, #376]	; (8003fc4 <_printf_i+0x244>)
 8003e4c:	e019      	b.n	8003e82 <_printf_i+0x102>
 8003e4e:	680e      	ldr	r6, [r1, #0]
 8003e50:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e54:	602b      	str	r3, [r5, #0]
 8003e56:	bf18      	it	ne
 8003e58:	b236      	sxthne	r6, r6
 8003e5a:	e7ef      	b.n	8003e3c <_printf_i+0xbc>
 8003e5c:	682b      	ldr	r3, [r5, #0]
 8003e5e:	6820      	ldr	r0, [r4, #0]
 8003e60:	1d19      	adds	r1, r3, #4
 8003e62:	6029      	str	r1, [r5, #0]
 8003e64:	0601      	lsls	r1, r0, #24
 8003e66:	d501      	bpl.n	8003e6c <_printf_i+0xec>
 8003e68:	681e      	ldr	r6, [r3, #0]
 8003e6a:	e002      	b.n	8003e72 <_printf_i+0xf2>
 8003e6c:	0646      	lsls	r6, r0, #25
 8003e6e:	d5fb      	bpl.n	8003e68 <_printf_i+0xe8>
 8003e70:	881e      	ldrh	r6, [r3, #0]
 8003e72:	2f6f      	cmp	r7, #111	; 0x6f
 8003e74:	bf0c      	ite	eq
 8003e76:	2308      	moveq	r3, #8
 8003e78:	230a      	movne	r3, #10
 8003e7a:	4852      	ldr	r0, [pc, #328]	; (8003fc4 <_printf_i+0x244>)
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e82:	6865      	ldr	r5, [r4, #4]
 8003e84:	2d00      	cmp	r5, #0
 8003e86:	bfa8      	it	ge
 8003e88:	6821      	ldrge	r1, [r4, #0]
 8003e8a:	60a5      	str	r5, [r4, #8]
 8003e8c:	bfa4      	itt	ge
 8003e8e:	f021 0104 	bicge.w	r1, r1, #4
 8003e92:	6021      	strge	r1, [r4, #0]
 8003e94:	b90e      	cbnz	r6, 8003e9a <_printf_i+0x11a>
 8003e96:	2d00      	cmp	r5, #0
 8003e98:	d04d      	beq.n	8003f36 <_printf_i+0x1b6>
 8003e9a:	4615      	mov	r5, r2
 8003e9c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003ea0:	fb03 6711 	mls	r7, r3, r1, r6
 8003ea4:	5dc7      	ldrb	r7, [r0, r7]
 8003ea6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003eaa:	4637      	mov	r7, r6
 8003eac:	42bb      	cmp	r3, r7
 8003eae:	460e      	mov	r6, r1
 8003eb0:	d9f4      	bls.n	8003e9c <_printf_i+0x11c>
 8003eb2:	2b08      	cmp	r3, #8
 8003eb4:	d10b      	bne.n	8003ece <_printf_i+0x14e>
 8003eb6:	6823      	ldr	r3, [r4, #0]
 8003eb8:	07de      	lsls	r6, r3, #31
 8003eba:	d508      	bpl.n	8003ece <_printf_i+0x14e>
 8003ebc:	6923      	ldr	r3, [r4, #16]
 8003ebe:	6861      	ldr	r1, [r4, #4]
 8003ec0:	4299      	cmp	r1, r3
 8003ec2:	bfde      	ittt	le
 8003ec4:	2330      	movle	r3, #48	; 0x30
 8003ec6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003eca:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003ece:	1b52      	subs	r2, r2, r5
 8003ed0:	6122      	str	r2, [r4, #16]
 8003ed2:	464b      	mov	r3, r9
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	4640      	mov	r0, r8
 8003ed8:	f8cd a000 	str.w	sl, [sp]
 8003edc:	aa03      	add	r2, sp, #12
 8003ede:	f7ff fedf 	bl	8003ca0 <_printf_common>
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	d14c      	bne.n	8003f80 <_printf_i+0x200>
 8003ee6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003eea:	b004      	add	sp, #16
 8003eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ef0:	4834      	ldr	r0, [pc, #208]	; (8003fc4 <_printf_i+0x244>)
 8003ef2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003ef6:	6829      	ldr	r1, [r5, #0]
 8003ef8:	6823      	ldr	r3, [r4, #0]
 8003efa:	f851 6b04 	ldr.w	r6, [r1], #4
 8003efe:	6029      	str	r1, [r5, #0]
 8003f00:	061d      	lsls	r5, r3, #24
 8003f02:	d514      	bpl.n	8003f2e <_printf_i+0x1ae>
 8003f04:	07df      	lsls	r7, r3, #31
 8003f06:	bf44      	itt	mi
 8003f08:	f043 0320 	orrmi.w	r3, r3, #32
 8003f0c:	6023      	strmi	r3, [r4, #0]
 8003f0e:	b91e      	cbnz	r6, 8003f18 <_printf_i+0x198>
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	f023 0320 	bic.w	r3, r3, #32
 8003f16:	6023      	str	r3, [r4, #0]
 8003f18:	2310      	movs	r3, #16
 8003f1a:	e7af      	b.n	8003e7c <_printf_i+0xfc>
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	f043 0320 	orr.w	r3, r3, #32
 8003f22:	6023      	str	r3, [r4, #0]
 8003f24:	2378      	movs	r3, #120	; 0x78
 8003f26:	4828      	ldr	r0, [pc, #160]	; (8003fc8 <_printf_i+0x248>)
 8003f28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f2c:	e7e3      	b.n	8003ef6 <_printf_i+0x176>
 8003f2e:	0659      	lsls	r1, r3, #25
 8003f30:	bf48      	it	mi
 8003f32:	b2b6      	uxthmi	r6, r6
 8003f34:	e7e6      	b.n	8003f04 <_printf_i+0x184>
 8003f36:	4615      	mov	r5, r2
 8003f38:	e7bb      	b.n	8003eb2 <_printf_i+0x132>
 8003f3a:	682b      	ldr	r3, [r5, #0]
 8003f3c:	6826      	ldr	r6, [r4, #0]
 8003f3e:	1d18      	adds	r0, r3, #4
 8003f40:	6961      	ldr	r1, [r4, #20]
 8003f42:	6028      	str	r0, [r5, #0]
 8003f44:	0635      	lsls	r5, r6, #24
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	d501      	bpl.n	8003f4e <_printf_i+0x1ce>
 8003f4a:	6019      	str	r1, [r3, #0]
 8003f4c:	e002      	b.n	8003f54 <_printf_i+0x1d4>
 8003f4e:	0670      	lsls	r0, r6, #25
 8003f50:	d5fb      	bpl.n	8003f4a <_printf_i+0x1ca>
 8003f52:	8019      	strh	r1, [r3, #0]
 8003f54:	2300      	movs	r3, #0
 8003f56:	4615      	mov	r5, r2
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	e7ba      	b.n	8003ed2 <_printf_i+0x152>
 8003f5c:	682b      	ldr	r3, [r5, #0]
 8003f5e:	2100      	movs	r1, #0
 8003f60:	1d1a      	adds	r2, r3, #4
 8003f62:	602a      	str	r2, [r5, #0]
 8003f64:	681d      	ldr	r5, [r3, #0]
 8003f66:	6862      	ldr	r2, [r4, #4]
 8003f68:	4628      	mov	r0, r5
 8003f6a:	f002 faef 	bl	800654c <memchr>
 8003f6e:	b108      	cbz	r0, 8003f74 <_printf_i+0x1f4>
 8003f70:	1b40      	subs	r0, r0, r5
 8003f72:	6060      	str	r0, [r4, #4]
 8003f74:	6863      	ldr	r3, [r4, #4]
 8003f76:	6123      	str	r3, [r4, #16]
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f7e:	e7a8      	b.n	8003ed2 <_printf_i+0x152>
 8003f80:	462a      	mov	r2, r5
 8003f82:	4649      	mov	r1, r9
 8003f84:	4640      	mov	r0, r8
 8003f86:	6923      	ldr	r3, [r4, #16]
 8003f88:	47d0      	blx	sl
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	d0ab      	beq.n	8003ee6 <_printf_i+0x166>
 8003f8e:	6823      	ldr	r3, [r4, #0]
 8003f90:	079b      	lsls	r3, r3, #30
 8003f92:	d413      	bmi.n	8003fbc <_printf_i+0x23c>
 8003f94:	68e0      	ldr	r0, [r4, #12]
 8003f96:	9b03      	ldr	r3, [sp, #12]
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	bfb8      	it	lt
 8003f9c:	4618      	movlt	r0, r3
 8003f9e:	e7a4      	b.n	8003eea <_printf_i+0x16a>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	4632      	mov	r2, r6
 8003fa4:	4649      	mov	r1, r9
 8003fa6:	4640      	mov	r0, r8
 8003fa8:	47d0      	blx	sl
 8003faa:	3001      	adds	r0, #1
 8003fac:	d09b      	beq.n	8003ee6 <_printf_i+0x166>
 8003fae:	3501      	adds	r5, #1
 8003fb0:	68e3      	ldr	r3, [r4, #12]
 8003fb2:	9903      	ldr	r1, [sp, #12]
 8003fb4:	1a5b      	subs	r3, r3, r1
 8003fb6:	42ab      	cmp	r3, r5
 8003fb8:	dcf2      	bgt.n	8003fa0 <_printf_i+0x220>
 8003fba:	e7eb      	b.n	8003f94 <_printf_i+0x214>
 8003fbc:	2500      	movs	r5, #0
 8003fbe:	f104 0619 	add.w	r6, r4, #25
 8003fc2:	e7f5      	b.n	8003fb0 <_printf_i+0x230>
 8003fc4:	0800801e 	.word	0x0800801e
 8003fc8:	0800802f 	.word	0x0800802f

08003fcc <_scanf_float>:
 8003fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd0:	b087      	sub	sp, #28
 8003fd2:	9303      	str	r3, [sp, #12]
 8003fd4:	688b      	ldr	r3, [r1, #8]
 8003fd6:	4617      	mov	r7, r2
 8003fd8:	1e5a      	subs	r2, r3, #1
 8003fda:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003fde:	bf85      	ittet	hi
 8003fe0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003fe4:	195b      	addhi	r3, r3, r5
 8003fe6:	2300      	movls	r3, #0
 8003fe8:	9302      	strhi	r3, [sp, #8]
 8003fea:	bf88      	it	hi
 8003fec:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003ff0:	468b      	mov	fp, r1
 8003ff2:	f04f 0500 	mov.w	r5, #0
 8003ff6:	bf8c      	ite	hi
 8003ff8:	608b      	strhi	r3, [r1, #8]
 8003ffa:	9302      	strls	r3, [sp, #8]
 8003ffc:	680b      	ldr	r3, [r1, #0]
 8003ffe:	4680      	mov	r8, r0
 8004000:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004004:	f84b 3b1c 	str.w	r3, [fp], #28
 8004008:	460c      	mov	r4, r1
 800400a:	465e      	mov	r6, fp
 800400c:	46aa      	mov	sl, r5
 800400e:	46a9      	mov	r9, r5
 8004010:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004014:	9501      	str	r5, [sp, #4]
 8004016:	68a2      	ldr	r2, [r4, #8]
 8004018:	b152      	cbz	r2, 8004030 <_scanf_float+0x64>
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b4e      	cmp	r3, #78	; 0x4e
 8004020:	d864      	bhi.n	80040ec <_scanf_float+0x120>
 8004022:	2b40      	cmp	r3, #64	; 0x40
 8004024:	d83c      	bhi.n	80040a0 <_scanf_float+0xd4>
 8004026:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800402a:	b2c8      	uxtb	r0, r1
 800402c:	280e      	cmp	r0, #14
 800402e:	d93a      	bls.n	80040a6 <_scanf_float+0xda>
 8004030:	f1b9 0f00 	cmp.w	r9, #0
 8004034:	d003      	beq.n	800403e <_scanf_float+0x72>
 8004036:	6823      	ldr	r3, [r4, #0]
 8004038:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800403c:	6023      	str	r3, [r4, #0]
 800403e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004042:	f1ba 0f01 	cmp.w	sl, #1
 8004046:	f200 8113 	bhi.w	8004270 <_scanf_float+0x2a4>
 800404a:	455e      	cmp	r6, fp
 800404c:	f200 8105 	bhi.w	800425a <_scanf_float+0x28e>
 8004050:	2501      	movs	r5, #1
 8004052:	4628      	mov	r0, r5
 8004054:	b007      	add	sp, #28
 8004056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800405e:	2a0d      	cmp	r2, #13
 8004060:	d8e6      	bhi.n	8004030 <_scanf_float+0x64>
 8004062:	a101      	add	r1, pc, #4	; (adr r1, 8004068 <_scanf_float+0x9c>)
 8004064:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004068:	080041a7 	.word	0x080041a7
 800406c:	08004031 	.word	0x08004031
 8004070:	08004031 	.word	0x08004031
 8004074:	08004031 	.word	0x08004031
 8004078:	08004207 	.word	0x08004207
 800407c:	080041df 	.word	0x080041df
 8004080:	08004031 	.word	0x08004031
 8004084:	08004031 	.word	0x08004031
 8004088:	080041b5 	.word	0x080041b5
 800408c:	08004031 	.word	0x08004031
 8004090:	08004031 	.word	0x08004031
 8004094:	08004031 	.word	0x08004031
 8004098:	08004031 	.word	0x08004031
 800409c:	0800416d 	.word	0x0800416d
 80040a0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80040a4:	e7db      	b.n	800405e <_scanf_float+0x92>
 80040a6:	290e      	cmp	r1, #14
 80040a8:	d8c2      	bhi.n	8004030 <_scanf_float+0x64>
 80040aa:	a001      	add	r0, pc, #4	; (adr r0, 80040b0 <_scanf_float+0xe4>)
 80040ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80040b0:	0800415f 	.word	0x0800415f
 80040b4:	08004031 	.word	0x08004031
 80040b8:	0800415f 	.word	0x0800415f
 80040bc:	080041f3 	.word	0x080041f3
 80040c0:	08004031 	.word	0x08004031
 80040c4:	0800410d 	.word	0x0800410d
 80040c8:	08004149 	.word	0x08004149
 80040cc:	08004149 	.word	0x08004149
 80040d0:	08004149 	.word	0x08004149
 80040d4:	08004149 	.word	0x08004149
 80040d8:	08004149 	.word	0x08004149
 80040dc:	08004149 	.word	0x08004149
 80040e0:	08004149 	.word	0x08004149
 80040e4:	08004149 	.word	0x08004149
 80040e8:	08004149 	.word	0x08004149
 80040ec:	2b6e      	cmp	r3, #110	; 0x6e
 80040ee:	d809      	bhi.n	8004104 <_scanf_float+0x138>
 80040f0:	2b60      	cmp	r3, #96	; 0x60
 80040f2:	d8b2      	bhi.n	800405a <_scanf_float+0x8e>
 80040f4:	2b54      	cmp	r3, #84	; 0x54
 80040f6:	d077      	beq.n	80041e8 <_scanf_float+0x21c>
 80040f8:	2b59      	cmp	r3, #89	; 0x59
 80040fa:	d199      	bne.n	8004030 <_scanf_float+0x64>
 80040fc:	2d07      	cmp	r5, #7
 80040fe:	d197      	bne.n	8004030 <_scanf_float+0x64>
 8004100:	2508      	movs	r5, #8
 8004102:	e029      	b.n	8004158 <_scanf_float+0x18c>
 8004104:	2b74      	cmp	r3, #116	; 0x74
 8004106:	d06f      	beq.n	80041e8 <_scanf_float+0x21c>
 8004108:	2b79      	cmp	r3, #121	; 0x79
 800410a:	e7f6      	b.n	80040fa <_scanf_float+0x12e>
 800410c:	6821      	ldr	r1, [r4, #0]
 800410e:	05c8      	lsls	r0, r1, #23
 8004110:	d51a      	bpl.n	8004148 <_scanf_float+0x17c>
 8004112:	9b02      	ldr	r3, [sp, #8]
 8004114:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004118:	6021      	str	r1, [r4, #0]
 800411a:	f109 0901 	add.w	r9, r9, #1
 800411e:	b11b      	cbz	r3, 8004128 <_scanf_float+0x15c>
 8004120:	3b01      	subs	r3, #1
 8004122:	3201      	adds	r2, #1
 8004124:	9302      	str	r3, [sp, #8]
 8004126:	60a2      	str	r2, [r4, #8]
 8004128:	68a3      	ldr	r3, [r4, #8]
 800412a:	3b01      	subs	r3, #1
 800412c:	60a3      	str	r3, [r4, #8]
 800412e:	6923      	ldr	r3, [r4, #16]
 8004130:	3301      	adds	r3, #1
 8004132:	6123      	str	r3, [r4, #16]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3b01      	subs	r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	f340 8084 	ble.w	8004248 <_scanf_float+0x27c>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	3301      	adds	r3, #1
 8004144:	603b      	str	r3, [r7, #0]
 8004146:	e766      	b.n	8004016 <_scanf_float+0x4a>
 8004148:	eb1a 0f05 	cmn.w	sl, r5
 800414c:	f47f af70 	bne.w	8004030 <_scanf_float+0x64>
 8004150:	6822      	ldr	r2, [r4, #0]
 8004152:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004156:	6022      	str	r2, [r4, #0]
 8004158:	f806 3b01 	strb.w	r3, [r6], #1
 800415c:	e7e4      	b.n	8004128 <_scanf_float+0x15c>
 800415e:	6822      	ldr	r2, [r4, #0]
 8004160:	0610      	lsls	r0, r2, #24
 8004162:	f57f af65 	bpl.w	8004030 <_scanf_float+0x64>
 8004166:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800416a:	e7f4      	b.n	8004156 <_scanf_float+0x18a>
 800416c:	f1ba 0f00 	cmp.w	sl, #0
 8004170:	d10e      	bne.n	8004190 <_scanf_float+0x1c4>
 8004172:	f1b9 0f00 	cmp.w	r9, #0
 8004176:	d10e      	bne.n	8004196 <_scanf_float+0x1ca>
 8004178:	6822      	ldr	r2, [r4, #0]
 800417a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800417e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004182:	d108      	bne.n	8004196 <_scanf_float+0x1ca>
 8004184:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004188:	f04f 0a01 	mov.w	sl, #1
 800418c:	6022      	str	r2, [r4, #0]
 800418e:	e7e3      	b.n	8004158 <_scanf_float+0x18c>
 8004190:	f1ba 0f02 	cmp.w	sl, #2
 8004194:	d055      	beq.n	8004242 <_scanf_float+0x276>
 8004196:	2d01      	cmp	r5, #1
 8004198:	d002      	beq.n	80041a0 <_scanf_float+0x1d4>
 800419a:	2d04      	cmp	r5, #4
 800419c:	f47f af48 	bne.w	8004030 <_scanf_float+0x64>
 80041a0:	3501      	adds	r5, #1
 80041a2:	b2ed      	uxtb	r5, r5
 80041a4:	e7d8      	b.n	8004158 <_scanf_float+0x18c>
 80041a6:	f1ba 0f01 	cmp.w	sl, #1
 80041aa:	f47f af41 	bne.w	8004030 <_scanf_float+0x64>
 80041ae:	f04f 0a02 	mov.w	sl, #2
 80041b2:	e7d1      	b.n	8004158 <_scanf_float+0x18c>
 80041b4:	b97d      	cbnz	r5, 80041d6 <_scanf_float+0x20a>
 80041b6:	f1b9 0f00 	cmp.w	r9, #0
 80041ba:	f47f af3c 	bne.w	8004036 <_scanf_float+0x6a>
 80041be:	6822      	ldr	r2, [r4, #0]
 80041c0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80041c4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80041c8:	f47f af39 	bne.w	800403e <_scanf_float+0x72>
 80041cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80041d0:	2501      	movs	r5, #1
 80041d2:	6022      	str	r2, [r4, #0]
 80041d4:	e7c0      	b.n	8004158 <_scanf_float+0x18c>
 80041d6:	2d03      	cmp	r5, #3
 80041d8:	d0e2      	beq.n	80041a0 <_scanf_float+0x1d4>
 80041da:	2d05      	cmp	r5, #5
 80041dc:	e7de      	b.n	800419c <_scanf_float+0x1d0>
 80041de:	2d02      	cmp	r5, #2
 80041e0:	f47f af26 	bne.w	8004030 <_scanf_float+0x64>
 80041e4:	2503      	movs	r5, #3
 80041e6:	e7b7      	b.n	8004158 <_scanf_float+0x18c>
 80041e8:	2d06      	cmp	r5, #6
 80041ea:	f47f af21 	bne.w	8004030 <_scanf_float+0x64>
 80041ee:	2507      	movs	r5, #7
 80041f0:	e7b2      	b.n	8004158 <_scanf_float+0x18c>
 80041f2:	6822      	ldr	r2, [r4, #0]
 80041f4:	0591      	lsls	r1, r2, #22
 80041f6:	f57f af1b 	bpl.w	8004030 <_scanf_float+0x64>
 80041fa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80041fe:	6022      	str	r2, [r4, #0]
 8004200:	f8cd 9004 	str.w	r9, [sp, #4]
 8004204:	e7a8      	b.n	8004158 <_scanf_float+0x18c>
 8004206:	6822      	ldr	r2, [r4, #0]
 8004208:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800420c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004210:	d006      	beq.n	8004220 <_scanf_float+0x254>
 8004212:	0550      	lsls	r0, r2, #21
 8004214:	f57f af0c 	bpl.w	8004030 <_scanf_float+0x64>
 8004218:	f1b9 0f00 	cmp.w	r9, #0
 800421c:	f43f af0f 	beq.w	800403e <_scanf_float+0x72>
 8004220:	0591      	lsls	r1, r2, #22
 8004222:	bf58      	it	pl
 8004224:	9901      	ldrpl	r1, [sp, #4]
 8004226:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800422a:	bf58      	it	pl
 800422c:	eba9 0101 	subpl.w	r1, r9, r1
 8004230:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004234:	f04f 0900 	mov.w	r9, #0
 8004238:	bf58      	it	pl
 800423a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800423e:	6022      	str	r2, [r4, #0]
 8004240:	e78a      	b.n	8004158 <_scanf_float+0x18c>
 8004242:	f04f 0a03 	mov.w	sl, #3
 8004246:	e787      	b.n	8004158 <_scanf_float+0x18c>
 8004248:	4639      	mov	r1, r7
 800424a:	4640      	mov	r0, r8
 800424c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004250:	4798      	blx	r3
 8004252:	2800      	cmp	r0, #0
 8004254:	f43f aedf 	beq.w	8004016 <_scanf_float+0x4a>
 8004258:	e6ea      	b.n	8004030 <_scanf_float+0x64>
 800425a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800425e:	463a      	mov	r2, r7
 8004260:	4640      	mov	r0, r8
 8004262:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004266:	4798      	blx	r3
 8004268:	6923      	ldr	r3, [r4, #16]
 800426a:	3b01      	subs	r3, #1
 800426c:	6123      	str	r3, [r4, #16]
 800426e:	e6ec      	b.n	800404a <_scanf_float+0x7e>
 8004270:	1e6b      	subs	r3, r5, #1
 8004272:	2b06      	cmp	r3, #6
 8004274:	d825      	bhi.n	80042c2 <_scanf_float+0x2f6>
 8004276:	2d02      	cmp	r5, #2
 8004278:	d836      	bhi.n	80042e8 <_scanf_float+0x31c>
 800427a:	455e      	cmp	r6, fp
 800427c:	f67f aee8 	bls.w	8004050 <_scanf_float+0x84>
 8004280:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004284:	463a      	mov	r2, r7
 8004286:	4640      	mov	r0, r8
 8004288:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800428c:	4798      	blx	r3
 800428e:	6923      	ldr	r3, [r4, #16]
 8004290:	3b01      	subs	r3, #1
 8004292:	6123      	str	r3, [r4, #16]
 8004294:	e7f1      	b.n	800427a <_scanf_float+0x2ae>
 8004296:	9802      	ldr	r0, [sp, #8]
 8004298:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800429c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80042a0:	463a      	mov	r2, r7
 80042a2:	9002      	str	r0, [sp, #8]
 80042a4:	4640      	mov	r0, r8
 80042a6:	4798      	blx	r3
 80042a8:	6923      	ldr	r3, [r4, #16]
 80042aa:	3b01      	subs	r3, #1
 80042ac:	6123      	str	r3, [r4, #16]
 80042ae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80042b2:	fa5f fa8a 	uxtb.w	sl, sl
 80042b6:	f1ba 0f02 	cmp.w	sl, #2
 80042ba:	d1ec      	bne.n	8004296 <_scanf_float+0x2ca>
 80042bc:	3d03      	subs	r5, #3
 80042be:	b2ed      	uxtb	r5, r5
 80042c0:	1b76      	subs	r6, r6, r5
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	05da      	lsls	r2, r3, #23
 80042c6:	d52f      	bpl.n	8004328 <_scanf_float+0x35c>
 80042c8:	055b      	lsls	r3, r3, #21
 80042ca:	d510      	bpl.n	80042ee <_scanf_float+0x322>
 80042cc:	455e      	cmp	r6, fp
 80042ce:	f67f aebf 	bls.w	8004050 <_scanf_float+0x84>
 80042d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042d6:	463a      	mov	r2, r7
 80042d8:	4640      	mov	r0, r8
 80042da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80042de:	4798      	blx	r3
 80042e0:	6923      	ldr	r3, [r4, #16]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	e7f1      	b.n	80042cc <_scanf_float+0x300>
 80042e8:	46aa      	mov	sl, r5
 80042ea:	9602      	str	r6, [sp, #8]
 80042ec:	e7df      	b.n	80042ae <_scanf_float+0x2e2>
 80042ee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80042f2:	6923      	ldr	r3, [r4, #16]
 80042f4:	2965      	cmp	r1, #101	; 0x65
 80042f6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80042fa:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80042fe:	6123      	str	r3, [r4, #16]
 8004300:	d00c      	beq.n	800431c <_scanf_float+0x350>
 8004302:	2945      	cmp	r1, #69	; 0x45
 8004304:	d00a      	beq.n	800431c <_scanf_float+0x350>
 8004306:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800430a:	463a      	mov	r2, r7
 800430c:	4640      	mov	r0, r8
 800430e:	4798      	blx	r3
 8004310:	6923      	ldr	r3, [r4, #16]
 8004312:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004316:	3b01      	subs	r3, #1
 8004318:	1eb5      	subs	r5, r6, #2
 800431a:	6123      	str	r3, [r4, #16]
 800431c:	463a      	mov	r2, r7
 800431e:	4640      	mov	r0, r8
 8004320:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004324:	4798      	blx	r3
 8004326:	462e      	mov	r6, r5
 8004328:	6825      	ldr	r5, [r4, #0]
 800432a:	f015 0510 	ands.w	r5, r5, #16
 800432e:	d155      	bne.n	80043dc <_scanf_float+0x410>
 8004330:	7035      	strb	r5, [r6, #0]
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800433c:	d11b      	bne.n	8004376 <_scanf_float+0x3aa>
 800433e:	9b01      	ldr	r3, [sp, #4]
 8004340:	454b      	cmp	r3, r9
 8004342:	eba3 0209 	sub.w	r2, r3, r9
 8004346:	d123      	bne.n	8004390 <_scanf_float+0x3c4>
 8004348:	2200      	movs	r2, #0
 800434a:	4659      	mov	r1, fp
 800434c:	4640      	mov	r0, r8
 800434e:	f000 fe7b 	bl	8005048 <_strtod_r>
 8004352:	6822      	ldr	r2, [r4, #0]
 8004354:	9b03      	ldr	r3, [sp, #12]
 8004356:	f012 0f02 	tst.w	r2, #2
 800435a:	4606      	mov	r6, r0
 800435c:	460f      	mov	r7, r1
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	d021      	beq.n	80043a6 <_scanf_float+0x3da>
 8004362:	1d1a      	adds	r2, r3, #4
 8004364:	9903      	ldr	r1, [sp, #12]
 8004366:	600a      	str	r2, [r1, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	e9c3 6700 	strd	r6, r7, [r3]
 800436e:	68e3      	ldr	r3, [r4, #12]
 8004370:	3301      	adds	r3, #1
 8004372:	60e3      	str	r3, [r4, #12]
 8004374:	e66d      	b.n	8004052 <_scanf_float+0x86>
 8004376:	9b04      	ldr	r3, [sp, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0e5      	beq.n	8004348 <_scanf_float+0x37c>
 800437c:	9905      	ldr	r1, [sp, #20]
 800437e:	230a      	movs	r3, #10
 8004380:	462a      	mov	r2, r5
 8004382:	4640      	mov	r0, r8
 8004384:	3101      	adds	r1, #1
 8004386:	f000 fee1 	bl	800514c <_strtol_r>
 800438a:	9b04      	ldr	r3, [sp, #16]
 800438c:	9e05      	ldr	r6, [sp, #20]
 800438e:	1ac2      	subs	r2, r0, r3
 8004390:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004394:	429e      	cmp	r6, r3
 8004396:	bf28      	it	cs
 8004398:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800439c:	4630      	mov	r0, r6
 800439e:	4910      	ldr	r1, [pc, #64]	; (80043e0 <_scanf_float+0x414>)
 80043a0:	f000 f826 	bl	80043f0 <siprintf>
 80043a4:	e7d0      	b.n	8004348 <_scanf_float+0x37c>
 80043a6:	f012 0f04 	tst.w	r2, #4
 80043aa:	f103 0204 	add.w	r2, r3, #4
 80043ae:	d1d9      	bne.n	8004364 <_scanf_float+0x398>
 80043b0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80043b4:	f8cc 2000 	str.w	r2, [ip]
 80043b8:	f8d3 8000 	ldr.w	r8, [r3]
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	f7fc fb3c 	bl	8000a3c <__aeabi_dcmpun>
 80043c4:	b128      	cbz	r0, 80043d2 <_scanf_float+0x406>
 80043c6:	4807      	ldr	r0, [pc, #28]	; (80043e4 <_scanf_float+0x418>)
 80043c8:	f000 f80e 	bl	80043e8 <nanf>
 80043cc:	f8c8 0000 	str.w	r0, [r8]
 80043d0:	e7cd      	b.n	800436e <_scanf_float+0x3a2>
 80043d2:	4630      	mov	r0, r6
 80043d4:	4639      	mov	r1, r7
 80043d6:	f7fc fb8f 	bl	8000af8 <__aeabi_d2f>
 80043da:	e7f7      	b.n	80043cc <_scanf_float+0x400>
 80043dc:	2500      	movs	r5, #0
 80043de:	e638      	b.n	8004052 <_scanf_float+0x86>
 80043e0:	08008040 	.word	0x08008040
 80043e4:	08008448 	.word	0x08008448

080043e8 <nanf>:
 80043e8:	4800      	ldr	r0, [pc, #0]	; (80043ec <nanf+0x4>)
 80043ea:	4770      	bx	lr
 80043ec:	7fc00000 	.word	0x7fc00000

080043f0 <siprintf>:
 80043f0:	b40e      	push	{r1, r2, r3}
 80043f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80043f6:	b500      	push	{lr}
 80043f8:	b09c      	sub	sp, #112	; 0x70
 80043fa:	ab1d      	add	r3, sp, #116	; 0x74
 80043fc:	9002      	str	r0, [sp, #8]
 80043fe:	9006      	str	r0, [sp, #24]
 8004400:	9107      	str	r1, [sp, #28]
 8004402:	9104      	str	r1, [sp, #16]
 8004404:	4808      	ldr	r0, [pc, #32]	; (8004428 <siprintf+0x38>)
 8004406:	4909      	ldr	r1, [pc, #36]	; (800442c <siprintf+0x3c>)
 8004408:	f853 2b04 	ldr.w	r2, [r3], #4
 800440c:	9105      	str	r1, [sp, #20]
 800440e:	6800      	ldr	r0, [r0, #0]
 8004410:	a902      	add	r1, sp, #8
 8004412:	9301      	str	r3, [sp, #4]
 8004414:	f002 feba 	bl	800718c <_svfiprintf_r>
 8004418:	2200      	movs	r2, #0
 800441a:	9b02      	ldr	r3, [sp, #8]
 800441c:	701a      	strb	r2, [r3, #0]
 800441e:	b01c      	add	sp, #112	; 0x70
 8004420:	f85d eb04 	ldr.w	lr, [sp], #4
 8004424:	b003      	add	sp, #12
 8004426:	4770      	bx	lr
 8004428:	2000000c 	.word	0x2000000c
 800442c:	ffff0208 	.word	0xffff0208

08004430 <sulp>:
 8004430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004434:	460f      	mov	r7, r1
 8004436:	4690      	mov	r8, r2
 8004438:	f002 fc14 	bl	8006c64 <__ulp>
 800443c:	4604      	mov	r4, r0
 800443e:	460d      	mov	r5, r1
 8004440:	f1b8 0f00 	cmp.w	r8, #0
 8004444:	d011      	beq.n	800446a <sulp+0x3a>
 8004446:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800444a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800444e:	2b00      	cmp	r3, #0
 8004450:	dd0b      	ble.n	800446a <sulp+0x3a>
 8004452:	2400      	movs	r4, #0
 8004454:	051b      	lsls	r3, r3, #20
 8004456:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800445a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800445e:	4622      	mov	r2, r4
 8004460:	462b      	mov	r3, r5
 8004462:	f7fc f851 	bl	8000508 <__aeabi_dmul>
 8004466:	4604      	mov	r4, r0
 8004468:	460d      	mov	r5, r1
 800446a:	4620      	mov	r0, r4
 800446c:	4629      	mov	r1, r5
 800446e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004472:	0000      	movs	r0, r0
 8004474:	0000      	movs	r0, r0
	...

08004478 <_strtod_l>:
 8004478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800447c:	469b      	mov	fp, r3
 800447e:	2300      	movs	r3, #0
 8004480:	b09f      	sub	sp, #124	; 0x7c
 8004482:	931a      	str	r3, [sp, #104]	; 0x68
 8004484:	4b9e      	ldr	r3, [pc, #632]	; (8004700 <_strtod_l+0x288>)
 8004486:	4682      	mov	sl, r0
 8004488:	681f      	ldr	r7, [r3, #0]
 800448a:	460e      	mov	r6, r1
 800448c:	4638      	mov	r0, r7
 800448e:	9215      	str	r2, [sp, #84]	; 0x54
 8004490:	f7fb fe76 	bl	8000180 <strlen>
 8004494:	f04f 0800 	mov.w	r8, #0
 8004498:	4604      	mov	r4, r0
 800449a:	f04f 0900 	mov.w	r9, #0
 800449e:	9619      	str	r6, [sp, #100]	; 0x64
 80044a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044a2:	781a      	ldrb	r2, [r3, #0]
 80044a4:	2a2b      	cmp	r2, #43	; 0x2b
 80044a6:	d04c      	beq.n	8004542 <_strtod_l+0xca>
 80044a8:	d83a      	bhi.n	8004520 <_strtod_l+0xa8>
 80044aa:	2a0d      	cmp	r2, #13
 80044ac:	d833      	bhi.n	8004516 <_strtod_l+0x9e>
 80044ae:	2a08      	cmp	r2, #8
 80044b0:	d833      	bhi.n	800451a <_strtod_l+0xa2>
 80044b2:	2a00      	cmp	r2, #0
 80044b4:	d03d      	beq.n	8004532 <_strtod_l+0xba>
 80044b6:	2300      	movs	r3, #0
 80044b8:	930a      	str	r3, [sp, #40]	; 0x28
 80044ba:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80044bc:	782b      	ldrb	r3, [r5, #0]
 80044be:	2b30      	cmp	r3, #48	; 0x30
 80044c0:	f040 80aa 	bne.w	8004618 <_strtod_l+0x1a0>
 80044c4:	786b      	ldrb	r3, [r5, #1]
 80044c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80044ca:	2b58      	cmp	r3, #88	; 0x58
 80044cc:	d166      	bne.n	800459c <_strtod_l+0x124>
 80044ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d0:	4650      	mov	r0, sl
 80044d2:	9301      	str	r3, [sp, #4]
 80044d4:	ab1a      	add	r3, sp, #104	; 0x68
 80044d6:	9300      	str	r3, [sp, #0]
 80044d8:	4a8a      	ldr	r2, [pc, #552]	; (8004704 <_strtod_l+0x28c>)
 80044da:	f8cd b008 	str.w	fp, [sp, #8]
 80044de:	ab1b      	add	r3, sp, #108	; 0x6c
 80044e0:	a919      	add	r1, sp, #100	; 0x64
 80044e2:	f001 fd17 	bl	8005f14 <__gethex>
 80044e6:	f010 0607 	ands.w	r6, r0, #7
 80044ea:	4604      	mov	r4, r0
 80044ec:	d005      	beq.n	80044fa <_strtod_l+0x82>
 80044ee:	2e06      	cmp	r6, #6
 80044f0:	d129      	bne.n	8004546 <_strtod_l+0xce>
 80044f2:	2300      	movs	r3, #0
 80044f4:	3501      	adds	r5, #1
 80044f6:	9519      	str	r5, [sp, #100]	; 0x64
 80044f8:	930a      	str	r3, [sp, #40]	; 0x28
 80044fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f040 858a 	bne.w	8005016 <_strtod_l+0xb9e>
 8004502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004504:	b1d3      	cbz	r3, 800453c <_strtod_l+0xc4>
 8004506:	4642      	mov	r2, r8
 8004508:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800450c:	4610      	mov	r0, r2
 800450e:	4619      	mov	r1, r3
 8004510:	b01f      	add	sp, #124	; 0x7c
 8004512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004516:	2a20      	cmp	r2, #32
 8004518:	d1cd      	bne.n	80044b6 <_strtod_l+0x3e>
 800451a:	3301      	adds	r3, #1
 800451c:	9319      	str	r3, [sp, #100]	; 0x64
 800451e:	e7bf      	b.n	80044a0 <_strtod_l+0x28>
 8004520:	2a2d      	cmp	r2, #45	; 0x2d
 8004522:	d1c8      	bne.n	80044b6 <_strtod_l+0x3e>
 8004524:	2201      	movs	r2, #1
 8004526:	920a      	str	r2, [sp, #40]	; 0x28
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	9219      	str	r2, [sp, #100]	; 0x64
 800452c:	785b      	ldrb	r3, [r3, #1]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1c3      	bne.n	80044ba <_strtod_l+0x42>
 8004532:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004534:	9619      	str	r6, [sp, #100]	; 0x64
 8004536:	2b00      	cmp	r3, #0
 8004538:	f040 856b 	bne.w	8005012 <_strtod_l+0xb9a>
 800453c:	4642      	mov	r2, r8
 800453e:	464b      	mov	r3, r9
 8004540:	e7e4      	b.n	800450c <_strtod_l+0x94>
 8004542:	2200      	movs	r2, #0
 8004544:	e7ef      	b.n	8004526 <_strtod_l+0xae>
 8004546:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004548:	b13a      	cbz	r2, 800455a <_strtod_l+0xe2>
 800454a:	2135      	movs	r1, #53	; 0x35
 800454c:	a81c      	add	r0, sp, #112	; 0x70
 800454e:	f002 fc8d 	bl	8006e6c <__copybits>
 8004552:	4650      	mov	r0, sl
 8004554:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004556:	f002 f855 	bl	8006604 <_Bfree>
 800455a:	3e01      	subs	r6, #1
 800455c:	2e04      	cmp	r6, #4
 800455e:	d806      	bhi.n	800456e <_strtod_l+0xf6>
 8004560:	e8df f006 	tbb	[pc, r6]
 8004564:	1714030a 	.word	0x1714030a
 8004568:	0a          	.byte	0x0a
 8004569:	00          	.byte	0x00
 800456a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800456e:	0721      	lsls	r1, r4, #28
 8004570:	d5c3      	bpl.n	80044fa <_strtod_l+0x82>
 8004572:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004576:	e7c0      	b.n	80044fa <_strtod_l+0x82>
 8004578:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800457a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800457e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004582:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004586:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800458a:	e7f0      	b.n	800456e <_strtod_l+0xf6>
 800458c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004708 <_strtod_l+0x290>
 8004590:	e7ed      	b.n	800456e <_strtod_l+0xf6>
 8004592:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004596:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800459a:	e7e8      	b.n	800456e <_strtod_l+0xf6>
 800459c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	9219      	str	r2, [sp, #100]	; 0x64
 80045a2:	785b      	ldrb	r3, [r3, #1]
 80045a4:	2b30      	cmp	r3, #48	; 0x30
 80045a6:	d0f9      	beq.n	800459c <_strtod_l+0x124>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0a6      	beq.n	80044fa <_strtod_l+0x82>
 80045ac:	2301      	movs	r3, #1
 80045ae:	9307      	str	r3, [sp, #28]
 80045b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80045b2:	220a      	movs	r2, #10
 80045b4:	9308      	str	r3, [sp, #32]
 80045b6:	2300      	movs	r3, #0
 80045b8:	469b      	mov	fp, r3
 80045ba:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80045be:	9819      	ldr	r0, [sp, #100]	; 0x64
 80045c0:	7805      	ldrb	r5, [r0, #0]
 80045c2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80045c6:	b2d9      	uxtb	r1, r3
 80045c8:	2909      	cmp	r1, #9
 80045ca:	d927      	bls.n	800461c <_strtod_l+0x1a4>
 80045cc:	4622      	mov	r2, r4
 80045ce:	4639      	mov	r1, r7
 80045d0:	f002 fef2 	bl	80073b8 <strncmp>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	d033      	beq.n	8004640 <_strtod_l+0x1c8>
 80045d8:	2000      	movs	r0, #0
 80045da:	462a      	mov	r2, r5
 80045dc:	465c      	mov	r4, fp
 80045de:	4603      	mov	r3, r0
 80045e0:	9004      	str	r0, [sp, #16]
 80045e2:	2a65      	cmp	r2, #101	; 0x65
 80045e4:	d001      	beq.n	80045ea <_strtod_l+0x172>
 80045e6:	2a45      	cmp	r2, #69	; 0x45
 80045e8:	d114      	bne.n	8004614 <_strtod_l+0x19c>
 80045ea:	b91c      	cbnz	r4, 80045f4 <_strtod_l+0x17c>
 80045ec:	9a07      	ldr	r2, [sp, #28]
 80045ee:	4302      	orrs	r2, r0
 80045f0:	d09f      	beq.n	8004532 <_strtod_l+0xba>
 80045f2:	2400      	movs	r4, #0
 80045f4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80045f6:	1c72      	adds	r2, r6, #1
 80045f8:	9219      	str	r2, [sp, #100]	; 0x64
 80045fa:	7872      	ldrb	r2, [r6, #1]
 80045fc:	2a2b      	cmp	r2, #43	; 0x2b
 80045fe:	d079      	beq.n	80046f4 <_strtod_l+0x27c>
 8004600:	2a2d      	cmp	r2, #45	; 0x2d
 8004602:	f000 8083 	beq.w	800470c <_strtod_l+0x294>
 8004606:	2700      	movs	r7, #0
 8004608:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800460c:	2909      	cmp	r1, #9
 800460e:	f240 8083 	bls.w	8004718 <_strtod_l+0x2a0>
 8004612:	9619      	str	r6, [sp, #100]	; 0x64
 8004614:	2500      	movs	r5, #0
 8004616:	e09f      	b.n	8004758 <_strtod_l+0x2e0>
 8004618:	2300      	movs	r3, #0
 800461a:	e7c8      	b.n	80045ae <_strtod_l+0x136>
 800461c:	f1bb 0f08 	cmp.w	fp, #8
 8004620:	bfd5      	itete	le
 8004622:	9906      	ldrle	r1, [sp, #24]
 8004624:	9905      	ldrgt	r1, [sp, #20]
 8004626:	fb02 3301 	mlale	r3, r2, r1, r3
 800462a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800462e:	f100 0001 	add.w	r0, r0, #1
 8004632:	bfd4      	ite	le
 8004634:	9306      	strle	r3, [sp, #24]
 8004636:	9305      	strgt	r3, [sp, #20]
 8004638:	f10b 0b01 	add.w	fp, fp, #1
 800463c:	9019      	str	r0, [sp, #100]	; 0x64
 800463e:	e7be      	b.n	80045be <_strtod_l+0x146>
 8004640:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004642:	191a      	adds	r2, r3, r4
 8004644:	9219      	str	r2, [sp, #100]	; 0x64
 8004646:	5d1a      	ldrb	r2, [r3, r4]
 8004648:	f1bb 0f00 	cmp.w	fp, #0
 800464c:	d036      	beq.n	80046bc <_strtod_l+0x244>
 800464e:	465c      	mov	r4, fp
 8004650:	9004      	str	r0, [sp, #16]
 8004652:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004656:	2b09      	cmp	r3, #9
 8004658:	d912      	bls.n	8004680 <_strtod_l+0x208>
 800465a:	2301      	movs	r3, #1
 800465c:	e7c1      	b.n	80045e2 <_strtod_l+0x16a>
 800465e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004660:	3001      	adds	r0, #1
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	9219      	str	r2, [sp, #100]	; 0x64
 8004666:	785a      	ldrb	r2, [r3, #1]
 8004668:	2a30      	cmp	r2, #48	; 0x30
 800466a:	d0f8      	beq.n	800465e <_strtod_l+0x1e6>
 800466c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004670:	2b08      	cmp	r3, #8
 8004672:	f200 84d5 	bhi.w	8005020 <_strtod_l+0xba8>
 8004676:	9004      	str	r0, [sp, #16]
 8004678:	2000      	movs	r0, #0
 800467a:	4604      	mov	r4, r0
 800467c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800467e:	9308      	str	r3, [sp, #32]
 8004680:	3a30      	subs	r2, #48	; 0x30
 8004682:	f100 0301 	add.w	r3, r0, #1
 8004686:	d013      	beq.n	80046b0 <_strtod_l+0x238>
 8004688:	9904      	ldr	r1, [sp, #16]
 800468a:	1905      	adds	r5, r0, r4
 800468c:	4419      	add	r1, r3
 800468e:	9104      	str	r1, [sp, #16]
 8004690:	4623      	mov	r3, r4
 8004692:	210a      	movs	r1, #10
 8004694:	42ab      	cmp	r3, r5
 8004696:	d113      	bne.n	80046c0 <_strtod_l+0x248>
 8004698:	1823      	adds	r3, r4, r0
 800469a:	2b08      	cmp	r3, #8
 800469c:	f104 0401 	add.w	r4, r4, #1
 80046a0:	4404      	add	r4, r0
 80046a2:	dc1b      	bgt.n	80046dc <_strtod_l+0x264>
 80046a4:	230a      	movs	r3, #10
 80046a6:	9906      	ldr	r1, [sp, #24]
 80046a8:	fb03 2301 	mla	r3, r3, r1, r2
 80046ac:	9306      	str	r3, [sp, #24]
 80046ae:	2300      	movs	r3, #0
 80046b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80046b2:	4618      	mov	r0, r3
 80046b4:	1c51      	adds	r1, r2, #1
 80046b6:	9119      	str	r1, [sp, #100]	; 0x64
 80046b8:	7852      	ldrb	r2, [r2, #1]
 80046ba:	e7ca      	b.n	8004652 <_strtod_l+0x1da>
 80046bc:	4658      	mov	r0, fp
 80046be:	e7d3      	b.n	8004668 <_strtod_l+0x1f0>
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	dc04      	bgt.n	80046ce <_strtod_l+0x256>
 80046c4:	9f06      	ldr	r7, [sp, #24]
 80046c6:	434f      	muls	r7, r1
 80046c8:	9706      	str	r7, [sp, #24]
 80046ca:	3301      	adds	r3, #1
 80046cc:	e7e2      	b.n	8004694 <_strtod_l+0x21c>
 80046ce:	1c5f      	adds	r7, r3, #1
 80046d0:	2f10      	cmp	r7, #16
 80046d2:	bfde      	ittt	le
 80046d4:	9f05      	ldrle	r7, [sp, #20]
 80046d6:	434f      	mulle	r7, r1
 80046d8:	9705      	strle	r7, [sp, #20]
 80046da:	e7f6      	b.n	80046ca <_strtod_l+0x252>
 80046dc:	2c10      	cmp	r4, #16
 80046de:	bfdf      	itttt	le
 80046e0:	230a      	movle	r3, #10
 80046e2:	9905      	ldrle	r1, [sp, #20]
 80046e4:	fb03 2301 	mlale	r3, r3, r1, r2
 80046e8:	9305      	strle	r3, [sp, #20]
 80046ea:	e7e0      	b.n	80046ae <_strtod_l+0x236>
 80046ec:	2300      	movs	r3, #0
 80046ee:	9304      	str	r3, [sp, #16]
 80046f0:	2301      	movs	r3, #1
 80046f2:	e77b      	b.n	80045ec <_strtod_l+0x174>
 80046f4:	2700      	movs	r7, #0
 80046f6:	1cb2      	adds	r2, r6, #2
 80046f8:	9219      	str	r2, [sp, #100]	; 0x64
 80046fa:	78b2      	ldrb	r2, [r6, #2]
 80046fc:	e784      	b.n	8004608 <_strtod_l+0x190>
 80046fe:	bf00      	nop
 8004700:	08008290 	.word	0x08008290
 8004704:	08008048 	.word	0x08008048
 8004708:	7ff00000 	.word	0x7ff00000
 800470c:	2701      	movs	r7, #1
 800470e:	e7f2      	b.n	80046f6 <_strtod_l+0x27e>
 8004710:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004712:	1c51      	adds	r1, r2, #1
 8004714:	9119      	str	r1, [sp, #100]	; 0x64
 8004716:	7852      	ldrb	r2, [r2, #1]
 8004718:	2a30      	cmp	r2, #48	; 0x30
 800471a:	d0f9      	beq.n	8004710 <_strtod_l+0x298>
 800471c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004720:	2908      	cmp	r1, #8
 8004722:	f63f af77 	bhi.w	8004614 <_strtod_l+0x19c>
 8004726:	f04f 0e0a 	mov.w	lr, #10
 800472a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800472e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004730:	9209      	str	r2, [sp, #36]	; 0x24
 8004732:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004734:	1c51      	adds	r1, r2, #1
 8004736:	9119      	str	r1, [sp, #100]	; 0x64
 8004738:	7852      	ldrb	r2, [r2, #1]
 800473a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800473e:	2d09      	cmp	r5, #9
 8004740:	d935      	bls.n	80047ae <_strtod_l+0x336>
 8004742:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004744:	1b49      	subs	r1, r1, r5
 8004746:	2908      	cmp	r1, #8
 8004748:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800474c:	dc02      	bgt.n	8004754 <_strtod_l+0x2dc>
 800474e:	4565      	cmp	r5, ip
 8004750:	bfa8      	it	ge
 8004752:	4665      	movge	r5, ip
 8004754:	b107      	cbz	r7, 8004758 <_strtod_l+0x2e0>
 8004756:	426d      	negs	r5, r5
 8004758:	2c00      	cmp	r4, #0
 800475a:	d14c      	bne.n	80047f6 <_strtod_l+0x37e>
 800475c:	9907      	ldr	r1, [sp, #28]
 800475e:	4301      	orrs	r1, r0
 8004760:	f47f aecb 	bne.w	80044fa <_strtod_l+0x82>
 8004764:	2b00      	cmp	r3, #0
 8004766:	f47f aee4 	bne.w	8004532 <_strtod_l+0xba>
 800476a:	2a69      	cmp	r2, #105	; 0x69
 800476c:	d026      	beq.n	80047bc <_strtod_l+0x344>
 800476e:	dc23      	bgt.n	80047b8 <_strtod_l+0x340>
 8004770:	2a49      	cmp	r2, #73	; 0x49
 8004772:	d023      	beq.n	80047bc <_strtod_l+0x344>
 8004774:	2a4e      	cmp	r2, #78	; 0x4e
 8004776:	f47f aedc 	bne.w	8004532 <_strtod_l+0xba>
 800477a:	499d      	ldr	r1, [pc, #628]	; (80049f0 <_strtod_l+0x578>)
 800477c:	a819      	add	r0, sp, #100	; 0x64
 800477e:	f001 fe17 	bl	80063b0 <__match>
 8004782:	2800      	cmp	r0, #0
 8004784:	f43f aed5 	beq.w	8004532 <_strtod_l+0xba>
 8004788:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	2b28      	cmp	r3, #40	; 0x28
 800478e:	d12c      	bne.n	80047ea <_strtod_l+0x372>
 8004790:	4998      	ldr	r1, [pc, #608]	; (80049f4 <_strtod_l+0x57c>)
 8004792:	aa1c      	add	r2, sp, #112	; 0x70
 8004794:	a819      	add	r0, sp, #100	; 0x64
 8004796:	f001 fe1f 	bl	80063d8 <__hexnan>
 800479a:	2805      	cmp	r0, #5
 800479c:	d125      	bne.n	80047ea <_strtod_l+0x372>
 800479e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80047a0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80047a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80047a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80047ac:	e6a5      	b.n	80044fa <_strtod_l+0x82>
 80047ae:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80047b2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80047b6:	e7bc      	b.n	8004732 <_strtod_l+0x2ba>
 80047b8:	2a6e      	cmp	r2, #110	; 0x6e
 80047ba:	e7dc      	b.n	8004776 <_strtod_l+0x2fe>
 80047bc:	498e      	ldr	r1, [pc, #568]	; (80049f8 <_strtod_l+0x580>)
 80047be:	a819      	add	r0, sp, #100	; 0x64
 80047c0:	f001 fdf6 	bl	80063b0 <__match>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	f43f aeb4 	beq.w	8004532 <_strtod_l+0xba>
 80047ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80047cc:	498b      	ldr	r1, [pc, #556]	; (80049fc <_strtod_l+0x584>)
 80047ce:	3b01      	subs	r3, #1
 80047d0:	a819      	add	r0, sp, #100	; 0x64
 80047d2:	9319      	str	r3, [sp, #100]	; 0x64
 80047d4:	f001 fdec 	bl	80063b0 <__match>
 80047d8:	b910      	cbnz	r0, 80047e0 <_strtod_l+0x368>
 80047da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80047dc:	3301      	adds	r3, #1
 80047de:	9319      	str	r3, [sp, #100]	; 0x64
 80047e0:	f04f 0800 	mov.w	r8, #0
 80047e4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8004a00 <_strtod_l+0x588>
 80047e8:	e687      	b.n	80044fa <_strtod_l+0x82>
 80047ea:	4886      	ldr	r0, [pc, #536]	; (8004a04 <_strtod_l+0x58c>)
 80047ec:	f002 fdce 	bl	800738c <nan>
 80047f0:	4680      	mov	r8, r0
 80047f2:	4689      	mov	r9, r1
 80047f4:	e681      	b.n	80044fa <_strtod_l+0x82>
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	f1bb 0f00 	cmp.w	fp, #0
 80047fc:	bf08      	it	eq
 80047fe:	46a3      	moveq	fp, r4
 8004800:	1aeb      	subs	r3, r5, r3
 8004802:	2c10      	cmp	r4, #16
 8004804:	9806      	ldr	r0, [sp, #24]
 8004806:	4626      	mov	r6, r4
 8004808:	9307      	str	r3, [sp, #28]
 800480a:	bfa8      	it	ge
 800480c:	2610      	movge	r6, #16
 800480e:	f7fb fe01 	bl	8000414 <__aeabi_ui2d>
 8004812:	2c09      	cmp	r4, #9
 8004814:	4680      	mov	r8, r0
 8004816:	4689      	mov	r9, r1
 8004818:	dd13      	ble.n	8004842 <_strtod_l+0x3ca>
 800481a:	4b7b      	ldr	r3, [pc, #492]	; (8004a08 <_strtod_l+0x590>)
 800481c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004820:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004824:	f7fb fe70 	bl	8000508 <__aeabi_dmul>
 8004828:	4680      	mov	r8, r0
 800482a:	9805      	ldr	r0, [sp, #20]
 800482c:	4689      	mov	r9, r1
 800482e:	f7fb fdf1 	bl	8000414 <__aeabi_ui2d>
 8004832:	4602      	mov	r2, r0
 8004834:	460b      	mov	r3, r1
 8004836:	4640      	mov	r0, r8
 8004838:	4649      	mov	r1, r9
 800483a:	f7fb fcaf 	bl	800019c <__adddf3>
 800483e:	4680      	mov	r8, r0
 8004840:	4689      	mov	r9, r1
 8004842:	2c0f      	cmp	r4, #15
 8004844:	dc36      	bgt.n	80048b4 <_strtod_l+0x43c>
 8004846:	9b07      	ldr	r3, [sp, #28]
 8004848:	2b00      	cmp	r3, #0
 800484a:	f43f ae56 	beq.w	80044fa <_strtod_l+0x82>
 800484e:	dd22      	ble.n	8004896 <_strtod_l+0x41e>
 8004850:	2b16      	cmp	r3, #22
 8004852:	dc09      	bgt.n	8004868 <_strtod_l+0x3f0>
 8004854:	496c      	ldr	r1, [pc, #432]	; (8004a08 <_strtod_l+0x590>)
 8004856:	4642      	mov	r2, r8
 8004858:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800485c:	464b      	mov	r3, r9
 800485e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004862:	f7fb fe51 	bl	8000508 <__aeabi_dmul>
 8004866:	e7c3      	b.n	80047f0 <_strtod_l+0x378>
 8004868:	9a07      	ldr	r2, [sp, #28]
 800486a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800486e:	4293      	cmp	r3, r2
 8004870:	db20      	blt.n	80048b4 <_strtod_l+0x43c>
 8004872:	4d65      	ldr	r5, [pc, #404]	; (8004a08 <_strtod_l+0x590>)
 8004874:	f1c4 040f 	rsb	r4, r4, #15
 8004878:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800487c:	4642      	mov	r2, r8
 800487e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004882:	464b      	mov	r3, r9
 8004884:	f7fb fe40 	bl	8000508 <__aeabi_dmul>
 8004888:	9b07      	ldr	r3, [sp, #28]
 800488a:	1b1c      	subs	r4, r3, r4
 800488c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004890:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004894:	e7e5      	b.n	8004862 <_strtod_l+0x3ea>
 8004896:	9b07      	ldr	r3, [sp, #28]
 8004898:	3316      	adds	r3, #22
 800489a:	db0b      	blt.n	80048b4 <_strtod_l+0x43c>
 800489c:	9b04      	ldr	r3, [sp, #16]
 800489e:	4640      	mov	r0, r8
 80048a0:	1b5d      	subs	r5, r3, r5
 80048a2:	4b59      	ldr	r3, [pc, #356]	; (8004a08 <_strtod_l+0x590>)
 80048a4:	4649      	mov	r1, r9
 80048a6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80048aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048ae:	f7fb ff55 	bl	800075c <__aeabi_ddiv>
 80048b2:	e79d      	b.n	80047f0 <_strtod_l+0x378>
 80048b4:	9b07      	ldr	r3, [sp, #28]
 80048b6:	1ba6      	subs	r6, r4, r6
 80048b8:	441e      	add	r6, r3
 80048ba:	2e00      	cmp	r6, #0
 80048bc:	dd74      	ble.n	80049a8 <_strtod_l+0x530>
 80048be:	f016 030f 	ands.w	r3, r6, #15
 80048c2:	d00a      	beq.n	80048da <_strtod_l+0x462>
 80048c4:	4950      	ldr	r1, [pc, #320]	; (8004a08 <_strtod_l+0x590>)
 80048c6:	4642      	mov	r2, r8
 80048c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80048cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048d0:	464b      	mov	r3, r9
 80048d2:	f7fb fe19 	bl	8000508 <__aeabi_dmul>
 80048d6:	4680      	mov	r8, r0
 80048d8:	4689      	mov	r9, r1
 80048da:	f036 060f 	bics.w	r6, r6, #15
 80048de:	d052      	beq.n	8004986 <_strtod_l+0x50e>
 80048e0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80048e4:	dd27      	ble.n	8004936 <_strtod_l+0x4be>
 80048e6:	f04f 0b00 	mov.w	fp, #0
 80048ea:	f8cd b010 	str.w	fp, [sp, #16]
 80048ee:	f8cd b020 	str.w	fp, [sp, #32]
 80048f2:	f8cd b018 	str.w	fp, [sp, #24]
 80048f6:	2322      	movs	r3, #34	; 0x22
 80048f8:	f04f 0800 	mov.w	r8, #0
 80048fc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8004a00 <_strtod_l+0x588>
 8004900:	f8ca 3000 	str.w	r3, [sl]
 8004904:	9b08      	ldr	r3, [sp, #32]
 8004906:	2b00      	cmp	r3, #0
 8004908:	f43f adf7 	beq.w	80044fa <_strtod_l+0x82>
 800490c:	4650      	mov	r0, sl
 800490e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004910:	f001 fe78 	bl	8006604 <_Bfree>
 8004914:	4650      	mov	r0, sl
 8004916:	9906      	ldr	r1, [sp, #24]
 8004918:	f001 fe74 	bl	8006604 <_Bfree>
 800491c:	4650      	mov	r0, sl
 800491e:	9904      	ldr	r1, [sp, #16]
 8004920:	f001 fe70 	bl	8006604 <_Bfree>
 8004924:	4650      	mov	r0, sl
 8004926:	9908      	ldr	r1, [sp, #32]
 8004928:	f001 fe6c 	bl	8006604 <_Bfree>
 800492c:	4659      	mov	r1, fp
 800492e:	4650      	mov	r0, sl
 8004930:	f001 fe68 	bl	8006604 <_Bfree>
 8004934:	e5e1      	b.n	80044fa <_strtod_l+0x82>
 8004936:	4b35      	ldr	r3, [pc, #212]	; (8004a0c <_strtod_l+0x594>)
 8004938:	4640      	mov	r0, r8
 800493a:	9305      	str	r3, [sp, #20]
 800493c:	2300      	movs	r3, #0
 800493e:	4649      	mov	r1, r9
 8004940:	461f      	mov	r7, r3
 8004942:	1136      	asrs	r6, r6, #4
 8004944:	2e01      	cmp	r6, #1
 8004946:	dc21      	bgt.n	800498c <_strtod_l+0x514>
 8004948:	b10b      	cbz	r3, 800494e <_strtod_l+0x4d6>
 800494a:	4680      	mov	r8, r0
 800494c:	4689      	mov	r9, r1
 800494e:	4b2f      	ldr	r3, [pc, #188]	; (8004a0c <_strtod_l+0x594>)
 8004950:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8004954:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8004958:	4642      	mov	r2, r8
 800495a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800495e:	464b      	mov	r3, r9
 8004960:	f7fb fdd2 	bl	8000508 <__aeabi_dmul>
 8004964:	4b26      	ldr	r3, [pc, #152]	; (8004a00 <_strtod_l+0x588>)
 8004966:	460a      	mov	r2, r1
 8004968:	400b      	ands	r3, r1
 800496a:	4929      	ldr	r1, [pc, #164]	; (8004a10 <_strtod_l+0x598>)
 800496c:	4680      	mov	r8, r0
 800496e:	428b      	cmp	r3, r1
 8004970:	d8b9      	bhi.n	80048e6 <_strtod_l+0x46e>
 8004972:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004976:	428b      	cmp	r3, r1
 8004978:	bf86      	itte	hi
 800497a:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800497e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004a14 <_strtod_l+0x59c>
 8004982:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8004986:	2300      	movs	r3, #0
 8004988:	9305      	str	r3, [sp, #20]
 800498a:	e07f      	b.n	8004a8c <_strtod_l+0x614>
 800498c:	07f2      	lsls	r2, r6, #31
 800498e:	d505      	bpl.n	800499c <_strtod_l+0x524>
 8004990:	9b05      	ldr	r3, [sp, #20]
 8004992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004996:	f7fb fdb7 	bl	8000508 <__aeabi_dmul>
 800499a:	2301      	movs	r3, #1
 800499c:	9a05      	ldr	r2, [sp, #20]
 800499e:	3701      	adds	r7, #1
 80049a0:	3208      	adds	r2, #8
 80049a2:	1076      	asrs	r6, r6, #1
 80049a4:	9205      	str	r2, [sp, #20]
 80049a6:	e7cd      	b.n	8004944 <_strtod_l+0x4cc>
 80049a8:	d0ed      	beq.n	8004986 <_strtod_l+0x50e>
 80049aa:	4276      	negs	r6, r6
 80049ac:	f016 020f 	ands.w	r2, r6, #15
 80049b0:	d00a      	beq.n	80049c8 <_strtod_l+0x550>
 80049b2:	4b15      	ldr	r3, [pc, #84]	; (8004a08 <_strtod_l+0x590>)
 80049b4:	4640      	mov	r0, r8
 80049b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049ba:	4649      	mov	r1, r9
 80049bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c0:	f7fb fecc 	bl	800075c <__aeabi_ddiv>
 80049c4:	4680      	mov	r8, r0
 80049c6:	4689      	mov	r9, r1
 80049c8:	1136      	asrs	r6, r6, #4
 80049ca:	d0dc      	beq.n	8004986 <_strtod_l+0x50e>
 80049cc:	2e1f      	cmp	r6, #31
 80049ce:	dd23      	ble.n	8004a18 <_strtod_l+0x5a0>
 80049d0:	f04f 0b00 	mov.w	fp, #0
 80049d4:	f8cd b010 	str.w	fp, [sp, #16]
 80049d8:	f8cd b020 	str.w	fp, [sp, #32]
 80049dc:	f8cd b018 	str.w	fp, [sp, #24]
 80049e0:	2322      	movs	r3, #34	; 0x22
 80049e2:	f04f 0800 	mov.w	r8, #0
 80049e6:	f04f 0900 	mov.w	r9, #0
 80049ea:	f8ca 3000 	str.w	r3, [sl]
 80049ee:	e789      	b.n	8004904 <_strtod_l+0x48c>
 80049f0:	08008019 	.word	0x08008019
 80049f4:	0800805c 	.word	0x0800805c
 80049f8:	08008011 	.word	0x08008011
 80049fc:	0800819c 	.word	0x0800819c
 8004a00:	7ff00000 	.word	0x7ff00000
 8004a04:	08008448 	.word	0x08008448
 8004a08:	08008328 	.word	0x08008328
 8004a0c:	08008300 	.word	0x08008300
 8004a10:	7ca00000 	.word	0x7ca00000
 8004a14:	7fefffff 	.word	0x7fefffff
 8004a18:	f016 0310 	ands.w	r3, r6, #16
 8004a1c:	bf18      	it	ne
 8004a1e:	236a      	movne	r3, #106	; 0x6a
 8004a20:	4640      	mov	r0, r8
 8004a22:	9305      	str	r3, [sp, #20]
 8004a24:	4649      	mov	r1, r9
 8004a26:	2300      	movs	r3, #0
 8004a28:	4fb0      	ldr	r7, [pc, #704]	; (8004cec <_strtod_l+0x874>)
 8004a2a:	07f2      	lsls	r2, r6, #31
 8004a2c:	d504      	bpl.n	8004a38 <_strtod_l+0x5c0>
 8004a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a32:	f7fb fd69 	bl	8000508 <__aeabi_dmul>
 8004a36:	2301      	movs	r3, #1
 8004a38:	1076      	asrs	r6, r6, #1
 8004a3a:	f107 0708 	add.w	r7, r7, #8
 8004a3e:	d1f4      	bne.n	8004a2a <_strtod_l+0x5b2>
 8004a40:	b10b      	cbz	r3, 8004a46 <_strtod_l+0x5ce>
 8004a42:	4680      	mov	r8, r0
 8004a44:	4689      	mov	r9, r1
 8004a46:	9b05      	ldr	r3, [sp, #20]
 8004a48:	b1c3      	cbz	r3, 8004a7c <_strtod_l+0x604>
 8004a4a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8004a4e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	4649      	mov	r1, r9
 8004a56:	dd11      	ble.n	8004a7c <_strtod_l+0x604>
 8004a58:	2b1f      	cmp	r3, #31
 8004a5a:	f340 8127 	ble.w	8004cac <_strtod_l+0x834>
 8004a5e:	2b34      	cmp	r3, #52	; 0x34
 8004a60:	bfd8      	it	le
 8004a62:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8004a66:	f04f 0800 	mov.w	r8, #0
 8004a6a:	bfcf      	iteee	gt
 8004a6c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8004a70:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8004a74:	fa03 f202 	lslle.w	r2, r3, r2
 8004a78:	ea02 0901 	andle.w	r9, r2, r1
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2300      	movs	r3, #0
 8004a80:	4640      	mov	r0, r8
 8004a82:	4649      	mov	r1, r9
 8004a84:	f7fb ffa8 	bl	80009d8 <__aeabi_dcmpeq>
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d1a1      	bne.n	80049d0 <_strtod_l+0x558>
 8004a8c:	9b06      	ldr	r3, [sp, #24]
 8004a8e:	465a      	mov	r2, fp
 8004a90:	9300      	str	r3, [sp, #0]
 8004a92:	4650      	mov	r0, sl
 8004a94:	4623      	mov	r3, r4
 8004a96:	9908      	ldr	r1, [sp, #32]
 8004a98:	f001 fe1c 	bl	80066d4 <__s2b>
 8004a9c:	9008      	str	r0, [sp, #32]
 8004a9e:	2800      	cmp	r0, #0
 8004aa0:	f43f af21 	beq.w	80048e6 <_strtod_l+0x46e>
 8004aa4:	9b04      	ldr	r3, [sp, #16]
 8004aa6:	f04f 0b00 	mov.w	fp, #0
 8004aaa:	1b5d      	subs	r5, r3, r5
 8004aac:	9b07      	ldr	r3, [sp, #28]
 8004aae:	f8cd b010 	str.w	fp, [sp, #16]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	bfb4      	ite	lt
 8004ab6:	462b      	movlt	r3, r5
 8004ab8:	2300      	movge	r3, #0
 8004aba:	930e      	str	r3, [sp, #56]	; 0x38
 8004abc:	9b07      	ldr	r3, [sp, #28]
 8004abe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004ac2:	9314      	str	r3, [sp, #80]	; 0x50
 8004ac4:	9b08      	ldr	r3, [sp, #32]
 8004ac6:	4650      	mov	r0, sl
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	f001 fd5b 	bl	8006584 <_Balloc>
 8004ace:	9006      	str	r0, [sp, #24]
 8004ad0:	2800      	cmp	r0, #0
 8004ad2:	f43f af10 	beq.w	80048f6 <_strtod_l+0x47e>
 8004ad6:	9b08      	ldr	r3, [sp, #32]
 8004ad8:	300c      	adds	r0, #12
 8004ada:	691a      	ldr	r2, [r3, #16]
 8004adc:	f103 010c 	add.w	r1, r3, #12
 8004ae0:	3202      	adds	r2, #2
 8004ae2:	0092      	lsls	r2, r2, #2
 8004ae4:	f001 fd40 	bl	8006568 <memcpy>
 8004ae8:	ab1c      	add	r3, sp, #112	; 0x70
 8004aea:	9301      	str	r3, [sp, #4]
 8004aec:	ab1b      	add	r3, sp, #108	; 0x6c
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	4642      	mov	r2, r8
 8004af2:	464b      	mov	r3, r9
 8004af4:	4650      	mov	r0, sl
 8004af6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8004afa:	f002 f92d 	bl	8006d58 <__d2b>
 8004afe:	901a      	str	r0, [sp, #104]	; 0x68
 8004b00:	2800      	cmp	r0, #0
 8004b02:	f43f aef8 	beq.w	80048f6 <_strtod_l+0x47e>
 8004b06:	2101      	movs	r1, #1
 8004b08:	4650      	mov	r0, sl
 8004b0a:	f001 fe7b 	bl	8006804 <__i2b>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	9004      	str	r0, [sp, #16]
 8004b12:	2800      	cmp	r0, #0
 8004b14:	f43f aeef 	beq.w	80048f6 <_strtod_l+0x47e>
 8004b18:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004b1a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004b1c:	2d00      	cmp	r5, #0
 8004b1e:	bfab      	itete	ge
 8004b20:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004b22:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8004b24:	18ee      	addge	r6, r5, r3
 8004b26:	1b5c      	sublt	r4, r3, r5
 8004b28:	9b05      	ldr	r3, [sp, #20]
 8004b2a:	bfa8      	it	ge
 8004b2c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8004b2e:	eba5 0503 	sub.w	r5, r5, r3
 8004b32:	4415      	add	r5, r2
 8004b34:	4b6e      	ldr	r3, [pc, #440]	; (8004cf0 <_strtod_l+0x878>)
 8004b36:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8004b3a:	bfb8      	it	lt
 8004b3c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004b3e:	429d      	cmp	r5, r3
 8004b40:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004b44:	f280 80c4 	bge.w	8004cd0 <_strtod_l+0x858>
 8004b48:	1b5b      	subs	r3, r3, r5
 8004b4a:	2b1f      	cmp	r3, #31
 8004b4c:	f04f 0701 	mov.w	r7, #1
 8004b50:	eba2 0203 	sub.w	r2, r2, r3
 8004b54:	f300 80b1 	bgt.w	8004cba <_strtod_l+0x842>
 8004b58:	2500      	movs	r5, #0
 8004b5a:	fa07 f303 	lsl.w	r3, r7, r3
 8004b5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b60:	18b7      	adds	r7, r6, r2
 8004b62:	9b05      	ldr	r3, [sp, #20]
 8004b64:	42be      	cmp	r6, r7
 8004b66:	4414      	add	r4, r2
 8004b68:	441c      	add	r4, r3
 8004b6a:	4633      	mov	r3, r6
 8004b6c:	bfa8      	it	ge
 8004b6e:	463b      	movge	r3, r7
 8004b70:	42a3      	cmp	r3, r4
 8004b72:	bfa8      	it	ge
 8004b74:	4623      	movge	r3, r4
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	bfc2      	ittt	gt
 8004b7a:	1aff      	subgt	r7, r7, r3
 8004b7c:	1ae4      	subgt	r4, r4, r3
 8004b7e:	1af6      	subgt	r6, r6, r3
 8004b80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	dd17      	ble.n	8004bb6 <_strtod_l+0x73e>
 8004b86:	461a      	mov	r2, r3
 8004b88:	4650      	mov	r0, sl
 8004b8a:	9904      	ldr	r1, [sp, #16]
 8004b8c:	f001 fef8 	bl	8006980 <__pow5mult>
 8004b90:	9004      	str	r0, [sp, #16]
 8004b92:	2800      	cmp	r0, #0
 8004b94:	f43f aeaf 	beq.w	80048f6 <_strtod_l+0x47e>
 8004b98:	4601      	mov	r1, r0
 8004b9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004b9c:	4650      	mov	r0, sl
 8004b9e:	f001 fe47 	bl	8006830 <__multiply>
 8004ba2:	9009      	str	r0, [sp, #36]	; 0x24
 8004ba4:	2800      	cmp	r0, #0
 8004ba6:	f43f aea6 	beq.w	80048f6 <_strtod_l+0x47e>
 8004baa:	4650      	mov	r0, sl
 8004bac:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004bae:	f001 fd29 	bl	8006604 <_Bfree>
 8004bb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8004bb6:	2f00      	cmp	r7, #0
 8004bb8:	f300 808e 	bgt.w	8004cd8 <_strtod_l+0x860>
 8004bbc:	9b07      	ldr	r3, [sp, #28]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	dd08      	ble.n	8004bd4 <_strtod_l+0x75c>
 8004bc2:	4650      	mov	r0, sl
 8004bc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004bc6:	9906      	ldr	r1, [sp, #24]
 8004bc8:	f001 feda 	bl	8006980 <__pow5mult>
 8004bcc:	9006      	str	r0, [sp, #24]
 8004bce:	2800      	cmp	r0, #0
 8004bd0:	f43f ae91 	beq.w	80048f6 <_strtod_l+0x47e>
 8004bd4:	2c00      	cmp	r4, #0
 8004bd6:	dd08      	ble.n	8004bea <_strtod_l+0x772>
 8004bd8:	4622      	mov	r2, r4
 8004bda:	4650      	mov	r0, sl
 8004bdc:	9906      	ldr	r1, [sp, #24]
 8004bde:	f001 ff29 	bl	8006a34 <__lshift>
 8004be2:	9006      	str	r0, [sp, #24]
 8004be4:	2800      	cmp	r0, #0
 8004be6:	f43f ae86 	beq.w	80048f6 <_strtod_l+0x47e>
 8004bea:	2e00      	cmp	r6, #0
 8004bec:	dd08      	ble.n	8004c00 <_strtod_l+0x788>
 8004bee:	4632      	mov	r2, r6
 8004bf0:	4650      	mov	r0, sl
 8004bf2:	9904      	ldr	r1, [sp, #16]
 8004bf4:	f001 ff1e 	bl	8006a34 <__lshift>
 8004bf8:	9004      	str	r0, [sp, #16]
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	f43f ae7b 	beq.w	80048f6 <_strtod_l+0x47e>
 8004c00:	4650      	mov	r0, sl
 8004c02:	9a06      	ldr	r2, [sp, #24]
 8004c04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004c06:	f001 ffa1 	bl	8006b4c <__mdiff>
 8004c0a:	4683      	mov	fp, r0
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	f43f ae72 	beq.w	80048f6 <_strtod_l+0x47e>
 8004c12:	2400      	movs	r4, #0
 8004c14:	68c3      	ldr	r3, [r0, #12]
 8004c16:	9904      	ldr	r1, [sp, #16]
 8004c18:	60c4      	str	r4, [r0, #12]
 8004c1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c1c:	f001 ff7a 	bl	8006b14 <__mcmp>
 8004c20:	42a0      	cmp	r0, r4
 8004c22:	da6b      	bge.n	8004cfc <_strtod_l+0x884>
 8004c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c26:	ea53 0308 	orrs.w	r3, r3, r8
 8004c2a:	f040 8091 	bne.w	8004d50 <_strtod_l+0x8d8>
 8004c2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f040 808c 	bne.w	8004d50 <_strtod_l+0x8d8>
 8004c38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c3c:	0d1b      	lsrs	r3, r3, #20
 8004c3e:	051b      	lsls	r3, r3, #20
 8004c40:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004c44:	f240 8084 	bls.w	8004d50 <_strtod_l+0x8d8>
 8004c48:	f8db 3014 	ldr.w	r3, [fp, #20]
 8004c4c:	b91b      	cbnz	r3, 8004c56 <_strtod_l+0x7de>
 8004c4e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	dd7c      	ble.n	8004d50 <_strtod_l+0x8d8>
 8004c56:	4659      	mov	r1, fp
 8004c58:	2201      	movs	r2, #1
 8004c5a:	4650      	mov	r0, sl
 8004c5c:	f001 feea 	bl	8006a34 <__lshift>
 8004c60:	9904      	ldr	r1, [sp, #16]
 8004c62:	4683      	mov	fp, r0
 8004c64:	f001 ff56 	bl	8006b14 <__mcmp>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	dd71      	ble.n	8004d50 <_strtod_l+0x8d8>
 8004c6c:	9905      	ldr	r1, [sp, #20]
 8004c6e:	464b      	mov	r3, r9
 8004c70:	4a20      	ldr	r2, [pc, #128]	; (8004cf4 <_strtod_l+0x87c>)
 8004c72:	2900      	cmp	r1, #0
 8004c74:	f000 808c 	beq.w	8004d90 <_strtod_l+0x918>
 8004c78:	ea02 0109 	and.w	r1, r2, r9
 8004c7c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004c80:	f300 8086 	bgt.w	8004d90 <_strtod_l+0x918>
 8004c84:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004c88:	f77f aeaa 	ble.w	80049e0 <_strtod_l+0x568>
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	4649      	mov	r1, r9
 8004c90:	4b19      	ldr	r3, [pc, #100]	; (8004cf8 <_strtod_l+0x880>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	f7fb fc38 	bl	8000508 <__aeabi_dmul>
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4303      	orrs	r3, r0
 8004c9c:	bf08      	it	eq
 8004c9e:	2322      	moveq	r3, #34	; 0x22
 8004ca0:	4680      	mov	r8, r0
 8004ca2:	4689      	mov	r9, r1
 8004ca4:	bf08      	it	eq
 8004ca6:	f8ca 3000 	streq.w	r3, [sl]
 8004caa:	e62f      	b.n	800490c <_strtod_l+0x494>
 8004cac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	ea03 0808 	and.w	r8, r3, r8
 8004cb8:	e6e0      	b.n	8004a7c <_strtod_l+0x604>
 8004cba:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8004cbe:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8004cc2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004cc6:	35e2      	adds	r5, #226	; 0xe2
 8004cc8:	fa07 f505 	lsl.w	r5, r7, r5
 8004ccc:	970f      	str	r7, [sp, #60]	; 0x3c
 8004cce:	e747      	b.n	8004b60 <_strtod_l+0x6e8>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	2500      	movs	r5, #0
 8004cd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cd6:	e743      	b.n	8004b60 <_strtod_l+0x6e8>
 8004cd8:	463a      	mov	r2, r7
 8004cda:	4650      	mov	r0, sl
 8004cdc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004cde:	f001 fea9 	bl	8006a34 <__lshift>
 8004ce2:	901a      	str	r0, [sp, #104]	; 0x68
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	f47f af69 	bne.w	8004bbc <_strtod_l+0x744>
 8004cea:	e604      	b.n	80048f6 <_strtod_l+0x47e>
 8004cec:	08008070 	.word	0x08008070
 8004cf0:	fffffc02 	.word	0xfffffc02
 8004cf4:	7ff00000 	.word	0x7ff00000
 8004cf8:	39500000 	.word	0x39500000
 8004cfc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8004d00:	d165      	bne.n	8004dce <_strtod_l+0x956>
 8004d02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004d08:	b35a      	cbz	r2, 8004d62 <_strtod_l+0x8ea>
 8004d0a:	4a99      	ldr	r2, [pc, #612]	; (8004f70 <_strtod_l+0xaf8>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d12b      	bne.n	8004d68 <_strtod_l+0x8f0>
 8004d10:	9b05      	ldr	r3, [sp, #20]
 8004d12:	4641      	mov	r1, r8
 8004d14:	b303      	cbz	r3, 8004d58 <_strtod_l+0x8e0>
 8004d16:	464a      	mov	r2, r9
 8004d18:	4b96      	ldr	r3, [pc, #600]	; (8004f74 <_strtod_l+0xafc>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004d20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d24:	d81b      	bhi.n	8004d5e <_strtod_l+0x8e6>
 8004d26:	0d1b      	lsrs	r3, r3, #20
 8004d28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	4299      	cmp	r1, r3
 8004d32:	d119      	bne.n	8004d68 <_strtod_l+0x8f0>
 8004d34:	4b90      	ldr	r3, [pc, #576]	; (8004f78 <_strtod_l+0xb00>)
 8004d36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d102      	bne.n	8004d42 <_strtod_l+0x8ca>
 8004d3c:	3101      	adds	r1, #1
 8004d3e:	f43f adda 	beq.w	80048f6 <_strtod_l+0x47e>
 8004d42:	f04f 0800 	mov.w	r8, #0
 8004d46:	4b8b      	ldr	r3, [pc, #556]	; (8004f74 <_strtod_l+0xafc>)
 8004d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d4a:	401a      	ands	r2, r3
 8004d4c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8004d50:	9b05      	ldr	r3, [sp, #20]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d19a      	bne.n	8004c8c <_strtod_l+0x814>
 8004d56:	e5d9      	b.n	800490c <_strtod_l+0x494>
 8004d58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d5c:	e7e8      	b.n	8004d30 <_strtod_l+0x8b8>
 8004d5e:	4613      	mov	r3, r2
 8004d60:	e7e6      	b.n	8004d30 <_strtod_l+0x8b8>
 8004d62:	ea53 0308 	orrs.w	r3, r3, r8
 8004d66:	d081      	beq.n	8004c6c <_strtod_l+0x7f4>
 8004d68:	b1e5      	cbz	r5, 8004da4 <_strtod_l+0x92c>
 8004d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d6c:	421d      	tst	r5, r3
 8004d6e:	d0ef      	beq.n	8004d50 <_strtod_l+0x8d8>
 8004d70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d72:	4640      	mov	r0, r8
 8004d74:	4649      	mov	r1, r9
 8004d76:	9a05      	ldr	r2, [sp, #20]
 8004d78:	b1c3      	cbz	r3, 8004dac <_strtod_l+0x934>
 8004d7a:	f7ff fb59 	bl	8004430 <sulp>
 8004d7e:	4602      	mov	r2, r0
 8004d80:	460b      	mov	r3, r1
 8004d82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004d86:	f7fb fa09 	bl	800019c <__adddf3>
 8004d8a:	4680      	mov	r8, r0
 8004d8c:	4689      	mov	r9, r1
 8004d8e:	e7df      	b.n	8004d50 <_strtod_l+0x8d8>
 8004d90:	4013      	ands	r3, r2
 8004d92:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004d96:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8004d9a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004d9e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004da2:	e7d5      	b.n	8004d50 <_strtod_l+0x8d8>
 8004da4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004da6:	ea13 0f08 	tst.w	r3, r8
 8004daa:	e7e0      	b.n	8004d6e <_strtod_l+0x8f6>
 8004dac:	f7ff fb40 	bl	8004430 <sulp>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004db8:	f7fb f9ee 	bl	8000198 <__aeabi_dsub>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	4680      	mov	r8, r0
 8004dc2:	4689      	mov	r9, r1
 8004dc4:	f7fb fe08 	bl	80009d8 <__aeabi_dcmpeq>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	d0c1      	beq.n	8004d50 <_strtod_l+0x8d8>
 8004dcc:	e608      	b.n	80049e0 <_strtod_l+0x568>
 8004dce:	4658      	mov	r0, fp
 8004dd0:	9904      	ldr	r1, [sp, #16]
 8004dd2:	f002 f81d 	bl	8006e10 <__ratio>
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ddc:	4606      	mov	r6, r0
 8004dde:	460f      	mov	r7, r1
 8004de0:	f7fb fe0e 	bl	8000a00 <__aeabi_dcmple>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	d070      	beq.n	8004eca <_strtod_l+0xa52>
 8004de8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d042      	beq.n	8004e74 <_strtod_l+0x9fc>
 8004dee:	2600      	movs	r6, #0
 8004df0:	4f62      	ldr	r7, [pc, #392]	; (8004f7c <_strtod_l+0xb04>)
 8004df2:	4d62      	ldr	r5, [pc, #392]	; (8004f7c <_strtod_l+0xb04>)
 8004df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004df6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004dfa:	0d1b      	lsrs	r3, r3, #20
 8004dfc:	051b      	lsls	r3, r3, #20
 8004dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004e02:	4b5f      	ldr	r3, [pc, #380]	; (8004f80 <_strtod_l+0xb08>)
 8004e04:	429a      	cmp	r2, r3
 8004e06:	f040 80c3 	bne.w	8004f90 <_strtod_l+0xb18>
 8004e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e0c:	4640      	mov	r0, r8
 8004e0e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004e12:	4649      	mov	r1, r9
 8004e14:	f001 ff26 	bl	8006c64 <__ulp>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4630      	mov	r0, r6
 8004e1e:	4639      	mov	r1, r7
 8004e20:	f7fb fb72 	bl	8000508 <__aeabi_dmul>
 8004e24:	4642      	mov	r2, r8
 8004e26:	464b      	mov	r3, r9
 8004e28:	f7fb f9b8 	bl	800019c <__adddf3>
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4951      	ldr	r1, [pc, #324]	; (8004f74 <_strtod_l+0xafc>)
 8004e30:	4a54      	ldr	r2, [pc, #336]	; (8004f84 <_strtod_l+0xb0c>)
 8004e32:	4019      	ands	r1, r3
 8004e34:	4291      	cmp	r1, r2
 8004e36:	4680      	mov	r8, r0
 8004e38:	d95d      	bls.n	8004ef6 <_strtod_l+0xa7e>
 8004e3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e3c:	4b4e      	ldr	r3, [pc, #312]	; (8004f78 <_strtod_l+0xb00>)
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d103      	bne.n	8004e4a <_strtod_l+0x9d2>
 8004e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e44:	3301      	adds	r3, #1
 8004e46:	f43f ad56 	beq.w	80048f6 <_strtod_l+0x47e>
 8004e4a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8004e4e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8004f78 <_strtod_l+0xb00>
 8004e52:	4650      	mov	r0, sl
 8004e54:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004e56:	f001 fbd5 	bl	8006604 <_Bfree>
 8004e5a:	4650      	mov	r0, sl
 8004e5c:	9906      	ldr	r1, [sp, #24]
 8004e5e:	f001 fbd1 	bl	8006604 <_Bfree>
 8004e62:	4650      	mov	r0, sl
 8004e64:	9904      	ldr	r1, [sp, #16]
 8004e66:	f001 fbcd 	bl	8006604 <_Bfree>
 8004e6a:	4659      	mov	r1, fp
 8004e6c:	4650      	mov	r0, sl
 8004e6e:	f001 fbc9 	bl	8006604 <_Bfree>
 8004e72:	e627      	b.n	8004ac4 <_strtod_l+0x64c>
 8004e74:	f1b8 0f00 	cmp.w	r8, #0
 8004e78:	d119      	bne.n	8004eae <_strtod_l+0xa36>
 8004e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e80:	b9e3      	cbnz	r3, 8004ebc <_strtod_l+0xa44>
 8004e82:	2200      	movs	r2, #0
 8004e84:	4630      	mov	r0, r6
 8004e86:	4639      	mov	r1, r7
 8004e88:	4b3c      	ldr	r3, [pc, #240]	; (8004f7c <_strtod_l+0xb04>)
 8004e8a:	f7fb fdaf 	bl	80009ec <__aeabi_dcmplt>
 8004e8e:	b9c8      	cbnz	r0, 8004ec4 <_strtod_l+0xa4c>
 8004e90:	2200      	movs	r2, #0
 8004e92:	4630      	mov	r0, r6
 8004e94:	4639      	mov	r1, r7
 8004e96:	4b3c      	ldr	r3, [pc, #240]	; (8004f88 <_strtod_l+0xb10>)
 8004e98:	f7fb fb36 	bl	8000508 <__aeabi_dmul>
 8004e9c:	4604      	mov	r4, r0
 8004e9e:	460d      	mov	r5, r1
 8004ea0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004ea4:	9416      	str	r4, [sp, #88]	; 0x58
 8004ea6:	9317      	str	r3, [sp, #92]	; 0x5c
 8004ea8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8004eac:	e7a2      	b.n	8004df4 <_strtod_l+0x97c>
 8004eae:	f1b8 0f01 	cmp.w	r8, #1
 8004eb2:	d103      	bne.n	8004ebc <_strtod_l+0xa44>
 8004eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f43f ad92 	beq.w	80049e0 <_strtod_l+0x568>
 8004ebc:	2600      	movs	r6, #0
 8004ebe:	2400      	movs	r4, #0
 8004ec0:	4f32      	ldr	r7, [pc, #200]	; (8004f8c <_strtod_l+0xb14>)
 8004ec2:	e796      	b.n	8004df2 <_strtod_l+0x97a>
 8004ec4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004ec6:	4d30      	ldr	r5, [pc, #192]	; (8004f88 <_strtod_l+0xb10>)
 8004ec8:	e7ea      	b.n	8004ea0 <_strtod_l+0xa28>
 8004eca:	4b2f      	ldr	r3, [pc, #188]	; (8004f88 <_strtod_l+0xb10>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	4630      	mov	r0, r6
 8004ed0:	4639      	mov	r1, r7
 8004ed2:	f7fb fb19 	bl	8000508 <__aeabi_dmul>
 8004ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ed8:	4604      	mov	r4, r0
 8004eda:	460d      	mov	r5, r1
 8004edc:	b933      	cbnz	r3, 8004eec <_strtod_l+0xa74>
 8004ede:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ee2:	9010      	str	r0, [sp, #64]	; 0x40
 8004ee4:	9311      	str	r3, [sp, #68]	; 0x44
 8004ee6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004eea:	e783      	b.n	8004df4 <_strtod_l+0x97c>
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004ef4:	e7f7      	b.n	8004ee6 <_strtod_l+0xa6e>
 8004ef6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004efa:	9b05      	ldr	r3, [sp, #20]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1a8      	bne.n	8004e52 <_strtod_l+0x9da>
 8004f00:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f06:	0d1b      	lsrs	r3, r3, #20
 8004f08:	051b      	lsls	r3, r3, #20
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d1a1      	bne.n	8004e52 <_strtod_l+0x9da>
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f7fb fe59 	bl	8000bc8 <__aeabi_d2lz>
 8004f16:	f7fb fac9 	bl	80004ac <__aeabi_l2d>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4620      	mov	r0, r4
 8004f20:	4629      	mov	r1, r5
 8004f22:	f7fb f939 	bl	8000198 <__aeabi_dsub>
 8004f26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004f2c:	ea43 0308 	orr.w	r3, r3, r8
 8004f30:	4313      	orrs	r3, r2
 8004f32:	4604      	mov	r4, r0
 8004f34:	460d      	mov	r5, r1
 8004f36:	d066      	beq.n	8005006 <_strtod_l+0xb8e>
 8004f38:	a309      	add	r3, pc, #36	; (adr r3, 8004f60 <_strtod_l+0xae8>)
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	f7fb fd55 	bl	80009ec <__aeabi_dcmplt>
 8004f42:	2800      	cmp	r0, #0
 8004f44:	f47f ace2 	bne.w	800490c <_strtod_l+0x494>
 8004f48:	a307      	add	r3, pc, #28	; (adr r3, 8004f68 <_strtod_l+0xaf0>)
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	4620      	mov	r0, r4
 8004f50:	4629      	mov	r1, r5
 8004f52:	f7fb fd69 	bl	8000a28 <__aeabi_dcmpgt>
 8004f56:	2800      	cmp	r0, #0
 8004f58:	f43f af7b 	beq.w	8004e52 <_strtod_l+0x9da>
 8004f5c:	e4d6      	b.n	800490c <_strtod_l+0x494>
 8004f5e:	bf00      	nop
 8004f60:	94a03595 	.word	0x94a03595
 8004f64:	3fdfffff 	.word	0x3fdfffff
 8004f68:	35afe535 	.word	0x35afe535
 8004f6c:	3fe00000 	.word	0x3fe00000
 8004f70:	000fffff 	.word	0x000fffff
 8004f74:	7ff00000 	.word	0x7ff00000
 8004f78:	7fefffff 	.word	0x7fefffff
 8004f7c:	3ff00000 	.word	0x3ff00000
 8004f80:	7fe00000 	.word	0x7fe00000
 8004f84:	7c9fffff 	.word	0x7c9fffff
 8004f88:	3fe00000 	.word	0x3fe00000
 8004f8c:	bff00000 	.word	0xbff00000
 8004f90:	9b05      	ldr	r3, [sp, #20]
 8004f92:	b313      	cbz	r3, 8004fda <_strtod_l+0xb62>
 8004f94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f96:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004f9a:	d81e      	bhi.n	8004fda <_strtod_l+0xb62>
 8004f9c:	a326      	add	r3, pc, #152	; (adr r3, 8005038 <_strtod_l+0xbc0>)
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	4629      	mov	r1, r5
 8004fa6:	f7fb fd2b 	bl	8000a00 <__aeabi_dcmple>
 8004faa:	b190      	cbz	r0, 8004fd2 <_strtod_l+0xb5a>
 8004fac:	4629      	mov	r1, r5
 8004fae:	4620      	mov	r0, r4
 8004fb0:	f7fb fd82 	bl	8000ab8 <__aeabi_d2uiz>
 8004fb4:	2801      	cmp	r0, #1
 8004fb6:	bf38      	it	cc
 8004fb8:	2001      	movcc	r0, #1
 8004fba:	f7fb fa2b 	bl	8000414 <__aeabi_ui2d>
 8004fbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	460d      	mov	r5, r1
 8004fc4:	b9d3      	cbnz	r3, 8004ffc <_strtod_l+0xb84>
 8004fc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fca:	9012      	str	r0, [sp, #72]	; 0x48
 8004fcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8004fce:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8004fd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004fd4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004fd8:	1a9f      	subs	r7, r3, r2
 8004fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fde:	f001 fe41 	bl	8006c64 <__ulp>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	4639      	mov	r1, r7
 8004fea:	f7fb fa8d 	bl	8000508 <__aeabi_dmul>
 8004fee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004ff2:	f7fb f8d3 	bl	800019c <__adddf3>
 8004ff6:	4680      	mov	r8, r0
 8004ff8:	4689      	mov	r9, r1
 8004ffa:	e77e      	b.n	8004efa <_strtod_l+0xa82>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005004:	e7e3      	b.n	8004fce <_strtod_l+0xb56>
 8005006:	a30e      	add	r3, pc, #56	; (adr r3, 8005040 <_strtod_l+0xbc8>)
 8005008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500c:	f7fb fcee 	bl	80009ec <__aeabi_dcmplt>
 8005010:	e7a1      	b.n	8004f56 <_strtod_l+0xade>
 8005012:	2300      	movs	r3, #0
 8005014:	930a      	str	r3, [sp, #40]	; 0x28
 8005016:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005018:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	f7ff ba71 	b.w	8004502 <_strtod_l+0x8a>
 8005020:	2a65      	cmp	r2, #101	; 0x65
 8005022:	f43f ab63 	beq.w	80046ec <_strtod_l+0x274>
 8005026:	2a45      	cmp	r2, #69	; 0x45
 8005028:	f43f ab60 	beq.w	80046ec <_strtod_l+0x274>
 800502c:	2301      	movs	r3, #1
 800502e:	f7ff bb95 	b.w	800475c <_strtod_l+0x2e4>
 8005032:	bf00      	nop
 8005034:	f3af 8000 	nop.w
 8005038:	ffc00000 	.word	0xffc00000
 800503c:	41dfffff 	.word	0x41dfffff
 8005040:	94a03595 	.word	0x94a03595
 8005044:	3fcfffff 	.word	0x3fcfffff

08005048 <_strtod_r>:
 8005048:	4b01      	ldr	r3, [pc, #4]	; (8005050 <_strtod_r+0x8>)
 800504a:	f7ff ba15 	b.w	8004478 <_strtod_l>
 800504e:	bf00      	nop
 8005050:	20000074 	.word	0x20000074

08005054 <_strtol_l.constprop.0>:
 8005054:	2b01      	cmp	r3, #1
 8005056:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800505a:	4680      	mov	r8, r0
 800505c:	d001      	beq.n	8005062 <_strtol_l.constprop.0+0xe>
 800505e:	2b24      	cmp	r3, #36	; 0x24
 8005060:	d906      	bls.n	8005070 <_strtol_l.constprop.0+0x1c>
 8005062:	f7fe fb21 	bl	80036a8 <__errno>
 8005066:	2316      	movs	r3, #22
 8005068:	6003      	str	r3, [r0, #0]
 800506a:	2000      	movs	r0, #0
 800506c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005070:	460d      	mov	r5, r1
 8005072:	4f35      	ldr	r7, [pc, #212]	; (8005148 <_strtol_l.constprop.0+0xf4>)
 8005074:	4628      	mov	r0, r5
 8005076:	f815 4b01 	ldrb.w	r4, [r5], #1
 800507a:	5de6      	ldrb	r6, [r4, r7]
 800507c:	f016 0608 	ands.w	r6, r6, #8
 8005080:	d1f8      	bne.n	8005074 <_strtol_l.constprop.0+0x20>
 8005082:	2c2d      	cmp	r4, #45	; 0x2d
 8005084:	d12f      	bne.n	80050e6 <_strtol_l.constprop.0+0x92>
 8005086:	2601      	movs	r6, #1
 8005088:	782c      	ldrb	r4, [r5, #0]
 800508a:	1c85      	adds	r5, r0, #2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d057      	beq.n	8005140 <_strtol_l.constprop.0+0xec>
 8005090:	2b10      	cmp	r3, #16
 8005092:	d109      	bne.n	80050a8 <_strtol_l.constprop.0+0x54>
 8005094:	2c30      	cmp	r4, #48	; 0x30
 8005096:	d107      	bne.n	80050a8 <_strtol_l.constprop.0+0x54>
 8005098:	7828      	ldrb	r0, [r5, #0]
 800509a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800509e:	2858      	cmp	r0, #88	; 0x58
 80050a0:	d149      	bne.n	8005136 <_strtol_l.constprop.0+0xe2>
 80050a2:	2310      	movs	r3, #16
 80050a4:	786c      	ldrb	r4, [r5, #1]
 80050a6:	3502      	adds	r5, #2
 80050a8:	2700      	movs	r7, #0
 80050aa:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80050ae:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 80050b2:	fbbe f9f3 	udiv	r9, lr, r3
 80050b6:	4638      	mov	r0, r7
 80050b8:	fb03 ea19 	mls	sl, r3, r9, lr
 80050bc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80050c0:	f1bc 0f09 	cmp.w	ip, #9
 80050c4:	d814      	bhi.n	80050f0 <_strtol_l.constprop.0+0x9c>
 80050c6:	4664      	mov	r4, ip
 80050c8:	42a3      	cmp	r3, r4
 80050ca:	dd22      	ble.n	8005112 <_strtol_l.constprop.0+0xbe>
 80050cc:	2f00      	cmp	r7, #0
 80050ce:	db1d      	blt.n	800510c <_strtol_l.constprop.0+0xb8>
 80050d0:	4581      	cmp	r9, r0
 80050d2:	d31b      	bcc.n	800510c <_strtol_l.constprop.0+0xb8>
 80050d4:	d101      	bne.n	80050da <_strtol_l.constprop.0+0x86>
 80050d6:	45a2      	cmp	sl, r4
 80050d8:	db18      	blt.n	800510c <_strtol_l.constprop.0+0xb8>
 80050da:	2701      	movs	r7, #1
 80050dc:	fb00 4003 	mla	r0, r0, r3, r4
 80050e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80050e4:	e7ea      	b.n	80050bc <_strtol_l.constprop.0+0x68>
 80050e6:	2c2b      	cmp	r4, #43	; 0x2b
 80050e8:	bf04      	itt	eq
 80050ea:	782c      	ldrbeq	r4, [r5, #0]
 80050ec:	1c85      	addeq	r5, r0, #2
 80050ee:	e7cd      	b.n	800508c <_strtol_l.constprop.0+0x38>
 80050f0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80050f4:	f1bc 0f19 	cmp.w	ip, #25
 80050f8:	d801      	bhi.n	80050fe <_strtol_l.constprop.0+0xaa>
 80050fa:	3c37      	subs	r4, #55	; 0x37
 80050fc:	e7e4      	b.n	80050c8 <_strtol_l.constprop.0+0x74>
 80050fe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005102:	f1bc 0f19 	cmp.w	ip, #25
 8005106:	d804      	bhi.n	8005112 <_strtol_l.constprop.0+0xbe>
 8005108:	3c57      	subs	r4, #87	; 0x57
 800510a:	e7dd      	b.n	80050c8 <_strtol_l.constprop.0+0x74>
 800510c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005110:	e7e6      	b.n	80050e0 <_strtol_l.constprop.0+0x8c>
 8005112:	2f00      	cmp	r7, #0
 8005114:	da07      	bge.n	8005126 <_strtol_l.constprop.0+0xd2>
 8005116:	2322      	movs	r3, #34	; 0x22
 8005118:	4670      	mov	r0, lr
 800511a:	f8c8 3000 	str.w	r3, [r8]
 800511e:	2a00      	cmp	r2, #0
 8005120:	d0a4      	beq.n	800506c <_strtol_l.constprop.0+0x18>
 8005122:	1e69      	subs	r1, r5, #1
 8005124:	e005      	b.n	8005132 <_strtol_l.constprop.0+0xde>
 8005126:	b106      	cbz	r6, 800512a <_strtol_l.constprop.0+0xd6>
 8005128:	4240      	negs	r0, r0
 800512a:	2a00      	cmp	r2, #0
 800512c:	d09e      	beq.n	800506c <_strtol_l.constprop.0+0x18>
 800512e:	2f00      	cmp	r7, #0
 8005130:	d1f7      	bne.n	8005122 <_strtol_l.constprop.0+0xce>
 8005132:	6011      	str	r1, [r2, #0]
 8005134:	e79a      	b.n	800506c <_strtol_l.constprop.0+0x18>
 8005136:	2430      	movs	r4, #48	; 0x30
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1b5      	bne.n	80050a8 <_strtol_l.constprop.0+0x54>
 800513c:	2308      	movs	r3, #8
 800513e:	e7b3      	b.n	80050a8 <_strtol_l.constprop.0+0x54>
 8005140:	2c30      	cmp	r4, #48	; 0x30
 8005142:	d0a9      	beq.n	8005098 <_strtol_l.constprop.0+0x44>
 8005144:	230a      	movs	r3, #10
 8005146:	e7af      	b.n	80050a8 <_strtol_l.constprop.0+0x54>
 8005148:	08008099 	.word	0x08008099

0800514c <_strtol_r>:
 800514c:	f7ff bf82 	b.w	8005054 <_strtol_l.constprop.0>

08005150 <quorem>:
 8005150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005154:	6903      	ldr	r3, [r0, #16]
 8005156:	690c      	ldr	r4, [r1, #16]
 8005158:	4607      	mov	r7, r0
 800515a:	42a3      	cmp	r3, r4
 800515c:	f2c0 8082 	blt.w	8005264 <quorem+0x114>
 8005160:	3c01      	subs	r4, #1
 8005162:	f100 0514 	add.w	r5, r0, #20
 8005166:	f101 0814 	add.w	r8, r1, #20
 800516a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005174:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005178:	3301      	adds	r3, #1
 800517a:	429a      	cmp	r2, r3
 800517c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005180:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005184:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005188:	d331      	bcc.n	80051ee <quorem+0x9e>
 800518a:	f04f 0e00 	mov.w	lr, #0
 800518e:	4640      	mov	r0, r8
 8005190:	46ac      	mov	ip, r5
 8005192:	46f2      	mov	sl, lr
 8005194:	f850 2b04 	ldr.w	r2, [r0], #4
 8005198:	b293      	uxth	r3, r2
 800519a:	fb06 e303 	mla	r3, r6, r3, lr
 800519e:	0c12      	lsrs	r2, r2, #16
 80051a0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	fb06 e202 	mla	r2, r6, r2, lr
 80051aa:	ebaa 0303 	sub.w	r3, sl, r3
 80051ae:	f8dc a000 	ldr.w	sl, [ip]
 80051b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051b6:	fa1f fa8a 	uxth.w	sl, sl
 80051ba:	4453      	add	r3, sl
 80051bc:	f8dc a000 	ldr.w	sl, [ip]
 80051c0:	b292      	uxth	r2, r2
 80051c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80051c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051d0:	4581      	cmp	r9, r0
 80051d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051d6:	f84c 3b04 	str.w	r3, [ip], #4
 80051da:	d2db      	bcs.n	8005194 <quorem+0x44>
 80051dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80051e0:	b92b      	cbnz	r3, 80051ee <quorem+0x9e>
 80051e2:	9b01      	ldr	r3, [sp, #4]
 80051e4:	3b04      	subs	r3, #4
 80051e6:	429d      	cmp	r5, r3
 80051e8:	461a      	mov	r2, r3
 80051ea:	d32f      	bcc.n	800524c <quorem+0xfc>
 80051ec:	613c      	str	r4, [r7, #16]
 80051ee:	4638      	mov	r0, r7
 80051f0:	f001 fc90 	bl	8006b14 <__mcmp>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	db25      	blt.n	8005244 <quorem+0xf4>
 80051f8:	4628      	mov	r0, r5
 80051fa:	f04f 0c00 	mov.w	ip, #0
 80051fe:	3601      	adds	r6, #1
 8005200:	f858 1b04 	ldr.w	r1, [r8], #4
 8005204:	f8d0 e000 	ldr.w	lr, [r0]
 8005208:	b28b      	uxth	r3, r1
 800520a:	ebac 0303 	sub.w	r3, ip, r3
 800520e:	fa1f f28e 	uxth.w	r2, lr
 8005212:	4413      	add	r3, r2
 8005214:	0c0a      	lsrs	r2, r1, #16
 8005216:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800521a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800521e:	b29b      	uxth	r3, r3
 8005220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005224:	45c1      	cmp	r9, r8
 8005226:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800522a:	f840 3b04 	str.w	r3, [r0], #4
 800522e:	d2e7      	bcs.n	8005200 <quorem+0xb0>
 8005230:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005234:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005238:	b922      	cbnz	r2, 8005244 <quorem+0xf4>
 800523a:	3b04      	subs	r3, #4
 800523c:	429d      	cmp	r5, r3
 800523e:	461a      	mov	r2, r3
 8005240:	d30a      	bcc.n	8005258 <quorem+0x108>
 8005242:	613c      	str	r4, [r7, #16]
 8005244:	4630      	mov	r0, r6
 8005246:	b003      	add	sp, #12
 8005248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	3b04      	subs	r3, #4
 8005250:	2a00      	cmp	r2, #0
 8005252:	d1cb      	bne.n	80051ec <quorem+0x9c>
 8005254:	3c01      	subs	r4, #1
 8005256:	e7c6      	b.n	80051e6 <quorem+0x96>
 8005258:	6812      	ldr	r2, [r2, #0]
 800525a:	3b04      	subs	r3, #4
 800525c:	2a00      	cmp	r2, #0
 800525e:	d1f0      	bne.n	8005242 <quorem+0xf2>
 8005260:	3c01      	subs	r4, #1
 8005262:	e7eb      	b.n	800523c <quorem+0xec>
 8005264:	2000      	movs	r0, #0
 8005266:	e7ee      	b.n	8005246 <quorem+0xf6>

08005268 <_dtoa_r>:
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	4616      	mov	r6, r2
 800526e:	461f      	mov	r7, r3
 8005270:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005272:	b099      	sub	sp, #100	; 0x64
 8005274:	4605      	mov	r5, r0
 8005276:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800527a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800527e:	b974      	cbnz	r4, 800529e <_dtoa_r+0x36>
 8005280:	2010      	movs	r0, #16
 8005282:	f001 f949 	bl	8006518 <malloc>
 8005286:	4602      	mov	r2, r0
 8005288:	6268      	str	r0, [r5, #36]	; 0x24
 800528a:	b920      	cbnz	r0, 8005296 <_dtoa_r+0x2e>
 800528c:	21ea      	movs	r1, #234	; 0xea
 800528e:	4ba8      	ldr	r3, [pc, #672]	; (8005530 <_dtoa_r+0x2c8>)
 8005290:	48a8      	ldr	r0, [pc, #672]	; (8005534 <_dtoa_r+0x2cc>)
 8005292:	f002 f8b3 	bl	80073fc <__assert_func>
 8005296:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800529a:	6004      	str	r4, [r0, #0]
 800529c:	60c4      	str	r4, [r0, #12]
 800529e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80052a0:	6819      	ldr	r1, [r3, #0]
 80052a2:	b151      	cbz	r1, 80052ba <_dtoa_r+0x52>
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	2301      	movs	r3, #1
 80052a8:	4093      	lsls	r3, r2
 80052aa:	604a      	str	r2, [r1, #4]
 80052ac:	608b      	str	r3, [r1, #8]
 80052ae:	4628      	mov	r0, r5
 80052b0:	f001 f9a8 	bl	8006604 <_Bfree>
 80052b4:	2200      	movs	r2, #0
 80052b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	1e3b      	subs	r3, r7, #0
 80052bc:	bfaf      	iteee	ge
 80052be:	2300      	movge	r3, #0
 80052c0:	2201      	movlt	r2, #1
 80052c2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80052c6:	9305      	strlt	r3, [sp, #20]
 80052c8:	bfa8      	it	ge
 80052ca:	f8c8 3000 	strge.w	r3, [r8]
 80052ce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80052d2:	4b99      	ldr	r3, [pc, #612]	; (8005538 <_dtoa_r+0x2d0>)
 80052d4:	bfb8      	it	lt
 80052d6:	f8c8 2000 	strlt.w	r2, [r8]
 80052da:	ea33 0309 	bics.w	r3, r3, r9
 80052de:	d119      	bne.n	8005314 <_dtoa_r+0xac>
 80052e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80052e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80052ec:	4333      	orrs	r3, r6
 80052ee:	f000 857f 	beq.w	8005df0 <_dtoa_r+0xb88>
 80052f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052f4:	b953      	cbnz	r3, 800530c <_dtoa_r+0xa4>
 80052f6:	4b91      	ldr	r3, [pc, #580]	; (800553c <_dtoa_r+0x2d4>)
 80052f8:	e022      	b.n	8005340 <_dtoa_r+0xd8>
 80052fa:	4b91      	ldr	r3, [pc, #580]	; (8005540 <_dtoa_r+0x2d8>)
 80052fc:	9303      	str	r3, [sp, #12]
 80052fe:	3308      	adds	r3, #8
 8005300:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	9803      	ldr	r0, [sp, #12]
 8005306:	b019      	add	sp, #100	; 0x64
 8005308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800530c:	4b8b      	ldr	r3, [pc, #556]	; (800553c <_dtoa_r+0x2d4>)
 800530e:	9303      	str	r3, [sp, #12]
 8005310:	3303      	adds	r3, #3
 8005312:	e7f5      	b.n	8005300 <_dtoa_r+0x98>
 8005314:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005318:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800531c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005320:	2200      	movs	r2, #0
 8005322:	2300      	movs	r3, #0
 8005324:	f7fb fb58 	bl	80009d8 <__aeabi_dcmpeq>
 8005328:	4680      	mov	r8, r0
 800532a:	b158      	cbz	r0, 8005344 <_dtoa_r+0xdc>
 800532c:	2301      	movs	r3, #1
 800532e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 8558 	beq.w	8005dea <_dtoa_r+0xb82>
 800533a:	4882      	ldr	r0, [pc, #520]	; (8005544 <_dtoa_r+0x2dc>)
 800533c:	6018      	str	r0, [r3, #0]
 800533e:	1e43      	subs	r3, r0, #1
 8005340:	9303      	str	r3, [sp, #12]
 8005342:	e7df      	b.n	8005304 <_dtoa_r+0x9c>
 8005344:	ab16      	add	r3, sp, #88	; 0x58
 8005346:	9301      	str	r3, [sp, #4]
 8005348:	ab17      	add	r3, sp, #92	; 0x5c
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	4628      	mov	r0, r5
 800534e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005352:	f001 fd01 	bl	8006d58 <__d2b>
 8005356:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800535a:	4683      	mov	fp, r0
 800535c:	2c00      	cmp	r4, #0
 800535e:	d07f      	beq.n	8005460 <_dtoa_r+0x1f8>
 8005360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005366:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800536a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800536e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005372:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005376:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800537a:	2200      	movs	r2, #0
 800537c:	4b72      	ldr	r3, [pc, #456]	; (8005548 <_dtoa_r+0x2e0>)
 800537e:	f7fa ff0b 	bl	8000198 <__aeabi_dsub>
 8005382:	a365      	add	r3, pc, #404	; (adr r3, 8005518 <_dtoa_r+0x2b0>)
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f7fb f8be 	bl	8000508 <__aeabi_dmul>
 800538c:	a364      	add	r3, pc, #400	; (adr r3, 8005520 <_dtoa_r+0x2b8>)
 800538e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005392:	f7fa ff03 	bl	800019c <__adddf3>
 8005396:	4606      	mov	r6, r0
 8005398:	4620      	mov	r0, r4
 800539a:	460f      	mov	r7, r1
 800539c:	f7fb f84a 	bl	8000434 <__aeabi_i2d>
 80053a0:	a361      	add	r3, pc, #388	; (adr r3, 8005528 <_dtoa_r+0x2c0>)
 80053a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a6:	f7fb f8af 	bl	8000508 <__aeabi_dmul>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	4630      	mov	r0, r6
 80053b0:	4639      	mov	r1, r7
 80053b2:	f7fa fef3 	bl	800019c <__adddf3>
 80053b6:	4606      	mov	r6, r0
 80053b8:	460f      	mov	r7, r1
 80053ba:	f7fb fb55 	bl	8000a68 <__aeabi_d2iz>
 80053be:	2200      	movs	r2, #0
 80053c0:	4682      	mov	sl, r0
 80053c2:	2300      	movs	r3, #0
 80053c4:	4630      	mov	r0, r6
 80053c6:	4639      	mov	r1, r7
 80053c8:	f7fb fb10 	bl	80009ec <__aeabi_dcmplt>
 80053cc:	b148      	cbz	r0, 80053e2 <_dtoa_r+0x17a>
 80053ce:	4650      	mov	r0, sl
 80053d0:	f7fb f830 	bl	8000434 <__aeabi_i2d>
 80053d4:	4632      	mov	r2, r6
 80053d6:	463b      	mov	r3, r7
 80053d8:	f7fb fafe 	bl	80009d8 <__aeabi_dcmpeq>
 80053dc:	b908      	cbnz	r0, 80053e2 <_dtoa_r+0x17a>
 80053de:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80053e2:	f1ba 0f16 	cmp.w	sl, #22
 80053e6:	d858      	bhi.n	800549a <_dtoa_r+0x232>
 80053e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80053ec:	4b57      	ldr	r3, [pc, #348]	; (800554c <_dtoa_r+0x2e4>)
 80053ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80053f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f6:	f7fb faf9 	bl	80009ec <__aeabi_dcmplt>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d04f      	beq.n	800549e <_dtoa_r+0x236>
 80053fe:	2300      	movs	r3, #0
 8005400:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005404:	930f      	str	r3, [sp, #60]	; 0x3c
 8005406:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005408:	1b1c      	subs	r4, r3, r4
 800540a:	1e63      	subs	r3, r4, #1
 800540c:	9309      	str	r3, [sp, #36]	; 0x24
 800540e:	bf49      	itett	mi
 8005410:	f1c4 0301 	rsbmi	r3, r4, #1
 8005414:	2300      	movpl	r3, #0
 8005416:	9306      	strmi	r3, [sp, #24]
 8005418:	2300      	movmi	r3, #0
 800541a:	bf54      	ite	pl
 800541c:	9306      	strpl	r3, [sp, #24]
 800541e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005420:	f1ba 0f00 	cmp.w	sl, #0
 8005424:	db3d      	blt.n	80054a2 <_dtoa_r+0x23a>
 8005426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005428:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800542c:	4453      	add	r3, sl
 800542e:	9309      	str	r3, [sp, #36]	; 0x24
 8005430:	2300      	movs	r3, #0
 8005432:	930a      	str	r3, [sp, #40]	; 0x28
 8005434:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005436:	2b09      	cmp	r3, #9
 8005438:	f200 808c 	bhi.w	8005554 <_dtoa_r+0x2ec>
 800543c:	2b05      	cmp	r3, #5
 800543e:	bfc4      	itt	gt
 8005440:	3b04      	subgt	r3, #4
 8005442:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005444:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005446:	bfc8      	it	gt
 8005448:	2400      	movgt	r4, #0
 800544a:	f1a3 0302 	sub.w	r3, r3, #2
 800544e:	bfd8      	it	le
 8005450:	2401      	movle	r4, #1
 8005452:	2b03      	cmp	r3, #3
 8005454:	f200 808a 	bhi.w	800556c <_dtoa_r+0x304>
 8005458:	e8df f003 	tbb	[pc, r3]
 800545c:	5b4d4f2d 	.word	0x5b4d4f2d
 8005460:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005464:	441c      	add	r4, r3
 8005466:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800546a:	2b20      	cmp	r3, #32
 800546c:	bfc3      	ittte	gt
 800546e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005472:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005476:	fa09 f303 	lslgt.w	r3, r9, r3
 800547a:	f1c3 0320 	rsble	r3, r3, #32
 800547e:	bfc6      	itte	gt
 8005480:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005484:	4318      	orrgt	r0, r3
 8005486:	fa06 f003 	lslle.w	r0, r6, r3
 800548a:	f7fa ffc3 	bl	8000414 <__aeabi_ui2d>
 800548e:	2301      	movs	r3, #1
 8005490:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005494:	3c01      	subs	r4, #1
 8005496:	9313      	str	r3, [sp, #76]	; 0x4c
 8005498:	e76f      	b.n	800537a <_dtoa_r+0x112>
 800549a:	2301      	movs	r3, #1
 800549c:	e7b2      	b.n	8005404 <_dtoa_r+0x19c>
 800549e:	900f      	str	r0, [sp, #60]	; 0x3c
 80054a0:	e7b1      	b.n	8005406 <_dtoa_r+0x19e>
 80054a2:	9b06      	ldr	r3, [sp, #24]
 80054a4:	eba3 030a 	sub.w	r3, r3, sl
 80054a8:	9306      	str	r3, [sp, #24]
 80054aa:	f1ca 0300 	rsb	r3, sl, #0
 80054ae:	930a      	str	r3, [sp, #40]	; 0x28
 80054b0:	2300      	movs	r3, #0
 80054b2:	930e      	str	r3, [sp, #56]	; 0x38
 80054b4:	e7be      	b.n	8005434 <_dtoa_r+0x1cc>
 80054b6:	2300      	movs	r3, #0
 80054b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80054ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	dc58      	bgt.n	8005572 <_dtoa_r+0x30a>
 80054c0:	f04f 0901 	mov.w	r9, #1
 80054c4:	464b      	mov	r3, r9
 80054c6:	f8cd 9020 	str.w	r9, [sp, #32]
 80054ca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80054ce:	2200      	movs	r2, #0
 80054d0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80054d2:	6042      	str	r2, [r0, #4]
 80054d4:	2204      	movs	r2, #4
 80054d6:	f102 0614 	add.w	r6, r2, #20
 80054da:	429e      	cmp	r6, r3
 80054dc:	6841      	ldr	r1, [r0, #4]
 80054de:	d94e      	bls.n	800557e <_dtoa_r+0x316>
 80054e0:	4628      	mov	r0, r5
 80054e2:	f001 f84f 	bl	8006584 <_Balloc>
 80054e6:	9003      	str	r0, [sp, #12]
 80054e8:	2800      	cmp	r0, #0
 80054ea:	d14c      	bne.n	8005586 <_dtoa_r+0x31e>
 80054ec:	4602      	mov	r2, r0
 80054ee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80054f2:	4b17      	ldr	r3, [pc, #92]	; (8005550 <_dtoa_r+0x2e8>)
 80054f4:	e6cc      	b.n	8005290 <_dtoa_r+0x28>
 80054f6:	2301      	movs	r3, #1
 80054f8:	e7de      	b.n	80054b8 <_dtoa_r+0x250>
 80054fa:	2300      	movs	r3, #0
 80054fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80054fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005500:	eb0a 0903 	add.w	r9, sl, r3
 8005504:	f109 0301 	add.w	r3, r9, #1
 8005508:	2b01      	cmp	r3, #1
 800550a:	9308      	str	r3, [sp, #32]
 800550c:	bfb8      	it	lt
 800550e:	2301      	movlt	r3, #1
 8005510:	e7dd      	b.n	80054ce <_dtoa_r+0x266>
 8005512:	2301      	movs	r3, #1
 8005514:	e7f2      	b.n	80054fc <_dtoa_r+0x294>
 8005516:	bf00      	nop
 8005518:	636f4361 	.word	0x636f4361
 800551c:	3fd287a7 	.word	0x3fd287a7
 8005520:	8b60c8b3 	.word	0x8b60c8b3
 8005524:	3fc68a28 	.word	0x3fc68a28
 8005528:	509f79fb 	.word	0x509f79fb
 800552c:	3fd34413 	.word	0x3fd34413
 8005530:	080081a6 	.word	0x080081a6
 8005534:	080081bd 	.word	0x080081bd
 8005538:	7ff00000 	.word	0x7ff00000
 800553c:	080081a2 	.word	0x080081a2
 8005540:	08008199 	.word	0x08008199
 8005544:	0800801d 	.word	0x0800801d
 8005548:	3ff80000 	.word	0x3ff80000
 800554c:	08008328 	.word	0x08008328
 8005550:	08008218 	.word	0x08008218
 8005554:	2401      	movs	r4, #1
 8005556:	2300      	movs	r3, #0
 8005558:	940b      	str	r4, [sp, #44]	; 0x2c
 800555a:	9322      	str	r3, [sp, #136]	; 0x88
 800555c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8005560:	2200      	movs	r2, #0
 8005562:	2312      	movs	r3, #18
 8005564:	f8cd 9020 	str.w	r9, [sp, #32]
 8005568:	9223      	str	r2, [sp, #140]	; 0x8c
 800556a:	e7b0      	b.n	80054ce <_dtoa_r+0x266>
 800556c:	2301      	movs	r3, #1
 800556e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005570:	e7f4      	b.n	800555c <_dtoa_r+0x2f4>
 8005572:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005576:	464b      	mov	r3, r9
 8005578:	f8cd 9020 	str.w	r9, [sp, #32]
 800557c:	e7a7      	b.n	80054ce <_dtoa_r+0x266>
 800557e:	3101      	adds	r1, #1
 8005580:	6041      	str	r1, [r0, #4]
 8005582:	0052      	lsls	r2, r2, #1
 8005584:	e7a7      	b.n	80054d6 <_dtoa_r+0x26e>
 8005586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005588:	9a03      	ldr	r2, [sp, #12]
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	9b08      	ldr	r3, [sp, #32]
 800558e:	2b0e      	cmp	r3, #14
 8005590:	f200 80a8 	bhi.w	80056e4 <_dtoa_r+0x47c>
 8005594:	2c00      	cmp	r4, #0
 8005596:	f000 80a5 	beq.w	80056e4 <_dtoa_r+0x47c>
 800559a:	f1ba 0f00 	cmp.w	sl, #0
 800559e:	dd34      	ble.n	800560a <_dtoa_r+0x3a2>
 80055a0:	4a9a      	ldr	r2, [pc, #616]	; (800580c <_dtoa_r+0x5a4>)
 80055a2:	f00a 030f 	and.w	r3, sl, #15
 80055a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055aa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80055ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 80055b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80055b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80055ba:	d016      	beq.n	80055ea <_dtoa_r+0x382>
 80055bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055c0:	4b93      	ldr	r3, [pc, #588]	; (8005810 <_dtoa_r+0x5a8>)
 80055c2:	2703      	movs	r7, #3
 80055c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055c8:	f7fb f8c8 	bl	800075c <__aeabi_ddiv>
 80055cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055d0:	f004 040f 	and.w	r4, r4, #15
 80055d4:	4e8e      	ldr	r6, [pc, #568]	; (8005810 <_dtoa_r+0x5a8>)
 80055d6:	b954      	cbnz	r4, 80055ee <_dtoa_r+0x386>
 80055d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80055dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055e0:	f7fb f8bc 	bl	800075c <__aeabi_ddiv>
 80055e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055e8:	e029      	b.n	800563e <_dtoa_r+0x3d6>
 80055ea:	2702      	movs	r7, #2
 80055ec:	e7f2      	b.n	80055d4 <_dtoa_r+0x36c>
 80055ee:	07e1      	lsls	r1, r4, #31
 80055f0:	d508      	bpl.n	8005604 <_dtoa_r+0x39c>
 80055f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055fa:	f7fa ff85 	bl	8000508 <__aeabi_dmul>
 80055fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005602:	3701      	adds	r7, #1
 8005604:	1064      	asrs	r4, r4, #1
 8005606:	3608      	adds	r6, #8
 8005608:	e7e5      	b.n	80055d6 <_dtoa_r+0x36e>
 800560a:	f000 80a5 	beq.w	8005758 <_dtoa_r+0x4f0>
 800560e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005612:	f1ca 0400 	rsb	r4, sl, #0
 8005616:	4b7d      	ldr	r3, [pc, #500]	; (800580c <_dtoa_r+0x5a4>)
 8005618:	f004 020f 	and.w	r2, r4, #15
 800561c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005624:	f7fa ff70 	bl	8000508 <__aeabi_dmul>
 8005628:	2702      	movs	r7, #2
 800562a:	2300      	movs	r3, #0
 800562c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005630:	4e77      	ldr	r6, [pc, #476]	; (8005810 <_dtoa_r+0x5a8>)
 8005632:	1124      	asrs	r4, r4, #4
 8005634:	2c00      	cmp	r4, #0
 8005636:	f040 8084 	bne.w	8005742 <_dtoa_r+0x4da>
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1d2      	bne.n	80055e4 <_dtoa_r+0x37c>
 800563e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 808b 	beq.w	800575c <_dtoa_r+0x4f4>
 8005646:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800564a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800564e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005652:	2200      	movs	r2, #0
 8005654:	4b6f      	ldr	r3, [pc, #444]	; (8005814 <_dtoa_r+0x5ac>)
 8005656:	f7fb f9c9 	bl	80009ec <__aeabi_dcmplt>
 800565a:	2800      	cmp	r0, #0
 800565c:	d07e      	beq.n	800575c <_dtoa_r+0x4f4>
 800565e:	9b08      	ldr	r3, [sp, #32]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d07b      	beq.n	800575c <_dtoa_r+0x4f4>
 8005664:	f1b9 0f00 	cmp.w	r9, #0
 8005668:	dd38      	ble.n	80056dc <_dtoa_r+0x474>
 800566a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800566e:	2200      	movs	r2, #0
 8005670:	4b69      	ldr	r3, [pc, #420]	; (8005818 <_dtoa_r+0x5b0>)
 8005672:	f7fa ff49 	bl	8000508 <__aeabi_dmul>
 8005676:	464c      	mov	r4, r9
 8005678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800567c:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8005680:	3701      	adds	r7, #1
 8005682:	4638      	mov	r0, r7
 8005684:	f7fa fed6 	bl	8000434 <__aeabi_i2d>
 8005688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800568c:	f7fa ff3c 	bl	8000508 <__aeabi_dmul>
 8005690:	2200      	movs	r2, #0
 8005692:	4b62      	ldr	r3, [pc, #392]	; (800581c <_dtoa_r+0x5b4>)
 8005694:	f7fa fd82 	bl	800019c <__adddf3>
 8005698:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800569c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80056a0:	9611      	str	r6, [sp, #68]	; 0x44
 80056a2:	2c00      	cmp	r4, #0
 80056a4:	d15d      	bne.n	8005762 <_dtoa_r+0x4fa>
 80056a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056aa:	2200      	movs	r2, #0
 80056ac:	4b5c      	ldr	r3, [pc, #368]	; (8005820 <_dtoa_r+0x5b8>)
 80056ae:	f7fa fd73 	bl	8000198 <__aeabi_dsub>
 80056b2:	4602      	mov	r2, r0
 80056b4:	460b      	mov	r3, r1
 80056b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80056ba:	4633      	mov	r3, r6
 80056bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80056be:	f7fb f9b3 	bl	8000a28 <__aeabi_dcmpgt>
 80056c2:	2800      	cmp	r0, #0
 80056c4:	f040 829c 	bne.w	8005c00 <_dtoa_r+0x998>
 80056c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80056ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80056d2:	f7fb f98b 	bl	80009ec <__aeabi_dcmplt>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	f040 8290 	bne.w	8005bfc <_dtoa_r+0x994>
 80056dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80056e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f2c0 8152 	blt.w	8005990 <_dtoa_r+0x728>
 80056ec:	f1ba 0f0e 	cmp.w	sl, #14
 80056f0:	f300 814e 	bgt.w	8005990 <_dtoa_r+0x728>
 80056f4:	4b45      	ldr	r3, [pc, #276]	; (800580c <_dtoa_r+0x5a4>)
 80056f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80056fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005702:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005704:	2b00      	cmp	r3, #0
 8005706:	f280 80db 	bge.w	80058c0 <_dtoa_r+0x658>
 800570a:	9b08      	ldr	r3, [sp, #32]
 800570c:	2b00      	cmp	r3, #0
 800570e:	f300 80d7 	bgt.w	80058c0 <_dtoa_r+0x658>
 8005712:	f040 8272 	bne.w	8005bfa <_dtoa_r+0x992>
 8005716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800571a:	2200      	movs	r2, #0
 800571c:	4b40      	ldr	r3, [pc, #256]	; (8005820 <_dtoa_r+0x5b8>)
 800571e:	f7fa fef3 	bl	8000508 <__aeabi_dmul>
 8005722:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005726:	f7fb f975 	bl	8000a14 <__aeabi_dcmpge>
 800572a:	9c08      	ldr	r4, [sp, #32]
 800572c:	4626      	mov	r6, r4
 800572e:	2800      	cmp	r0, #0
 8005730:	f040 8248 	bne.w	8005bc4 <_dtoa_r+0x95c>
 8005734:	2331      	movs	r3, #49	; 0x31
 8005736:	9f03      	ldr	r7, [sp, #12]
 8005738:	f10a 0a01 	add.w	sl, sl, #1
 800573c:	f807 3b01 	strb.w	r3, [r7], #1
 8005740:	e244      	b.n	8005bcc <_dtoa_r+0x964>
 8005742:	07e2      	lsls	r2, r4, #31
 8005744:	d505      	bpl.n	8005752 <_dtoa_r+0x4ea>
 8005746:	e9d6 2300 	ldrd	r2, r3, [r6]
 800574a:	f7fa fedd 	bl	8000508 <__aeabi_dmul>
 800574e:	2301      	movs	r3, #1
 8005750:	3701      	adds	r7, #1
 8005752:	1064      	asrs	r4, r4, #1
 8005754:	3608      	adds	r6, #8
 8005756:	e76d      	b.n	8005634 <_dtoa_r+0x3cc>
 8005758:	2702      	movs	r7, #2
 800575a:	e770      	b.n	800563e <_dtoa_r+0x3d6>
 800575c:	46d0      	mov	r8, sl
 800575e:	9c08      	ldr	r4, [sp, #32]
 8005760:	e78f      	b.n	8005682 <_dtoa_r+0x41a>
 8005762:	9903      	ldr	r1, [sp, #12]
 8005764:	4b29      	ldr	r3, [pc, #164]	; (800580c <_dtoa_r+0x5a4>)
 8005766:	4421      	add	r1, r4
 8005768:	9112      	str	r1, [sp, #72]	; 0x48
 800576a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800576c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005770:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005774:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005778:	2900      	cmp	r1, #0
 800577a:	d055      	beq.n	8005828 <_dtoa_r+0x5c0>
 800577c:	2000      	movs	r0, #0
 800577e:	4929      	ldr	r1, [pc, #164]	; (8005824 <_dtoa_r+0x5bc>)
 8005780:	f7fa ffec 	bl	800075c <__aeabi_ddiv>
 8005784:	463b      	mov	r3, r7
 8005786:	4632      	mov	r2, r6
 8005788:	f7fa fd06 	bl	8000198 <__aeabi_dsub>
 800578c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005790:	9f03      	ldr	r7, [sp, #12]
 8005792:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005796:	f7fb f967 	bl	8000a68 <__aeabi_d2iz>
 800579a:	4604      	mov	r4, r0
 800579c:	f7fa fe4a 	bl	8000434 <__aeabi_i2d>
 80057a0:	4602      	mov	r2, r0
 80057a2:	460b      	mov	r3, r1
 80057a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057a8:	f7fa fcf6 	bl	8000198 <__aeabi_dsub>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	3430      	adds	r4, #48	; 0x30
 80057b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80057b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80057ba:	f807 4b01 	strb.w	r4, [r7], #1
 80057be:	f7fb f915 	bl	80009ec <__aeabi_dcmplt>
 80057c2:	2800      	cmp	r0, #0
 80057c4:	d174      	bne.n	80058b0 <_dtoa_r+0x648>
 80057c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ca:	2000      	movs	r0, #0
 80057cc:	4911      	ldr	r1, [pc, #68]	; (8005814 <_dtoa_r+0x5ac>)
 80057ce:	f7fa fce3 	bl	8000198 <__aeabi_dsub>
 80057d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80057d6:	f7fb f909 	bl	80009ec <__aeabi_dcmplt>
 80057da:	2800      	cmp	r0, #0
 80057dc:	f040 80b7 	bne.w	800594e <_dtoa_r+0x6e6>
 80057e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057e2:	429f      	cmp	r7, r3
 80057e4:	f43f af7a 	beq.w	80056dc <_dtoa_r+0x474>
 80057e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057ec:	2200      	movs	r2, #0
 80057ee:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <_dtoa_r+0x5b0>)
 80057f0:	f7fa fe8a 	bl	8000508 <__aeabi_dmul>
 80057f4:	2200      	movs	r2, #0
 80057f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057fe:	4b06      	ldr	r3, [pc, #24]	; (8005818 <_dtoa_r+0x5b0>)
 8005800:	f7fa fe82 	bl	8000508 <__aeabi_dmul>
 8005804:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005808:	e7c3      	b.n	8005792 <_dtoa_r+0x52a>
 800580a:	bf00      	nop
 800580c:	08008328 	.word	0x08008328
 8005810:	08008300 	.word	0x08008300
 8005814:	3ff00000 	.word	0x3ff00000
 8005818:	40240000 	.word	0x40240000
 800581c:	401c0000 	.word	0x401c0000
 8005820:	40140000 	.word	0x40140000
 8005824:	3fe00000 	.word	0x3fe00000
 8005828:	4630      	mov	r0, r6
 800582a:	4639      	mov	r1, r7
 800582c:	f7fa fe6c 	bl	8000508 <__aeabi_dmul>
 8005830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005832:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005836:	9c03      	ldr	r4, [sp, #12]
 8005838:	9314      	str	r3, [sp, #80]	; 0x50
 800583a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800583e:	f7fb f913 	bl	8000a68 <__aeabi_d2iz>
 8005842:	9015      	str	r0, [sp, #84]	; 0x54
 8005844:	f7fa fdf6 	bl	8000434 <__aeabi_i2d>
 8005848:	4602      	mov	r2, r0
 800584a:	460b      	mov	r3, r1
 800584c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005850:	f7fa fca2 	bl	8000198 <__aeabi_dsub>
 8005854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005856:	4606      	mov	r6, r0
 8005858:	3330      	adds	r3, #48	; 0x30
 800585a:	f804 3b01 	strb.w	r3, [r4], #1
 800585e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005860:	460f      	mov	r7, r1
 8005862:	429c      	cmp	r4, r3
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	d124      	bne.n	80058b4 <_dtoa_r+0x64c>
 800586a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800586e:	4bb0      	ldr	r3, [pc, #704]	; (8005b30 <_dtoa_r+0x8c8>)
 8005870:	f7fa fc94 	bl	800019c <__adddf3>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4630      	mov	r0, r6
 800587a:	4639      	mov	r1, r7
 800587c:	f7fb f8d4 	bl	8000a28 <__aeabi_dcmpgt>
 8005880:	2800      	cmp	r0, #0
 8005882:	d163      	bne.n	800594c <_dtoa_r+0x6e4>
 8005884:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005888:	2000      	movs	r0, #0
 800588a:	49a9      	ldr	r1, [pc, #676]	; (8005b30 <_dtoa_r+0x8c8>)
 800588c:	f7fa fc84 	bl	8000198 <__aeabi_dsub>
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	4630      	mov	r0, r6
 8005896:	4639      	mov	r1, r7
 8005898:	f7fb f8a8 	bl	80009ec <__aeabi_dcmplt>
 800589c:	2800      	cmp	r0, #0
 800589e:	f43f af1d 	beq.w	80056dc <_dtoa_r+0x474>
 80058a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80058a4:	1e7b      	subs	r3, r7, #1
 80058a6:	9314      	str	r3, [sp, #80]	; 0x50
 80058a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80058ac:	2b30      	cmp	r3, #48	; 0x30
 80058ae:	d0f8      	beq.n	80058a2 <_dtoa_r+0x63a>
 80058b0:	46c2      	mov	sl, r8
 80058b2:	e03b      	b.n	800592c <_dtoa_r+0x6c4>
 80058b4:	4b9f      	ldr	r3, [pc, #636]	; (8005b34 <_dtoa_r+0x8cc>)
 80058b6:	f7fa fe27 	bl	8000508 <__aeabi_dmul>
 80058ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058be:	e7bc      	b.n	800583a <_dtoa_r+0x5d2>
 80058c0:	9f03      	ldr	r7, [sp, #12]
 80058c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80058c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058ca:	4640      	mov	r0, r8
 80058cc:	4649      	mov	r1, r9
 80058ce:	f7fa ff45 	bl	800075c <__aeabi_ddiv>
 80058d2:	f7fb f8c9 	bl	8000a68 <__aeabi_d2iz>
 80058d6:	4604      	mov	r4, r0
 80058d8:	f7fa fdac 	bl	8000434 <__aeabi_i2d>
 80058dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058e0:	f7fa fe12 	bl	8000508 <__aeabi_dmul>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4640      	mov	r0, r8
 80058ea:	4649      	mov	r1, r9
 80058ec:	f7fa fc54 	bl	8000198 <__aeabi_dsub>
 80058f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80058f4:	f807 6b01 	strb.w	r6, [r7], #1
 80058f8:	9e03      	ldr	r6, [sp, #12]
 80058fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80058fe:	1bbe      	subs	r6, r7, r6
 8005900:	45b4      	cmp	ip, r6
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	d136      	bne.n	8005976 <_dtoa_r+0x70e>
 8005908:	f7fa fc48 	bl	800019c <__adddf3>
 800590c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005910:	4680      	mov	r8, r0
 8005912:	4689      	mov	r9, r1
 8005914:	f7fb f888 	bl	8000a28 <__aeabi_dcmpgt>
 8005918:	bb58      	cbnz	r0, 8005972 <_dtoa_r+0x70a>
 800591a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800591e:	4640      	mov	r0, r8
 8005920:	4649      	mov	r1, r9
 8005922:	f7fb f859 	bl	80009d8 <__aeabi_dcmpeq>
 8005926:	b108      	cbz	r0, 800592c <_dtoa_r+0x6c4>
 8005928:	07e1      	lsls	r1, r4, #31
 800592a:	d422      	bmi.n	8005972 <_dtoa_r+0x70a>
 800592c:	4628      	mov	r0, r5
 800592e:	4659      	mov	r1, fp
 8005930:	f000 fe68 	bl	8006604 <_Bfree>
 8005934:	2300      	movs	r3, #0
 8005936:	703b      	strb	r3, [r7, #0]
 8005938:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800593a:	f10a 0001 	add.w	r0, sl, #1
 800593e:	6018      	str	r0, [r3, #0]
 8005940:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005942:	2b00      	cmp	r3, #0
 8005944:	f43f acde 	beq.w	8005304 <_dtoa_r+0x9c>
 8005948:	601f      	str	r7, [r3, #0]
 800594a:	e4db      	b.n	8005304 <_dtoa_r+0x9c>
 800594c:	4627      	mov	r7, r4
 800594e:	463b      	mov	r3, r7
 8005950:	461f      	mov	r7, r3
 8005952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005956:	2a39      	cmp	r2, #57	; 0x39
 8005958:	d107      	bne.n	800596a <_dtoa_r+0x702>
 800595a:	9a03      	ldr	r2, [sp, #12]
 800595c:	429a      	cmp	r2, r3
 800595e:	d1f7      	bne.n	8005950 <_dtoa_r+0x6e8>
 8005960:	2230      	movs	r2, #48	; 0x30
 8005962:	9903      	ldr	r1, [sp, #12]
 8005964:	f108 0801 	add.w	r8, r8, #1
 8005968:	700a      	strb	r2, [r1, #0]
 800596a:	781a      	ldrb	r2, [r3, #0]
 800596c:	3201      	adds	r2, #1
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	e79e      	b.n	80058b0 <_dtoa_r+0x648>
 8005972:	46d0      	mov	r8, sl
 8005974:	e7eb      	b.n	800594e <_dtoa_r+0x6e6>
 8005976:	2200      	movs	r2, #0
 8005978:	4b6e      	ldr	r3, [pc, #440]	; (8005b34 <_dtoa_r+0x8cc>)
 800597a:	f7fa fdc5 	bl	8000508 <__aeabi_dmul>
 800597e:	2200      	movs	r2, #0
 8005980:	2300      	movs	r3, #0
 8005982:	4680      	mov	r8, r0
 8005984:	4689      	mov	r9, r1
 8005986:	f7fb f827 	bl	80009d8 <__aeabi_dcmpeq>
 800598a:	2800      	cmp	r0, #0
 800598c:	d09b      	beq.n	80058c6 <_dtoa_r+0x65e>
 800598e:	e7cd      	b.n	800592c <_dtoa_r+0x6c4>
 8005990:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005992:	2a00      	cmp	r2, #0
 8005994:	f000 80d0 	beq.w	8005b38 <_dtoa_r+0x8d0>
 8005998:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800599a:	2a01      	cmp	r2, #1
 800599c:	f300 80ae 	bgt.w	8005afc <_dtoa_r+0x894>
 80059a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80059a2:	2a00      	cmp	r2, #0
 80059a4:	f000 80a6 	beq.w	8005af4 <_dtoa_r+0x88c>
 80059a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80059ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80059ae:	9f06      	ldr	r7, [sp, #24]
 80059b0:	9a06      	ldr	r2, [sp, #24]
 80059b2:	2101      	movs	r1, #1
 80059b4:	441a      	add	r2, r3
 80059b6:	9206      	str	r2, [sp, #24]
 80059b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059ba:	4628      	mov	r0, r5
 80059bc:	441a      	add	r2, r3
 80059be:	9209      	str	r2, [sp, #36]	; 0x24
 80059c0:	f000 ff20 	bl	8006804 <__i2b>
 80059c4:	4606      	mov	r6, r0
 80059c6:	2f00      	cmp	r7, #0
 80059c8:	dd0c      	ble.n	80059e4 <_dtoa_r+0x77c>
 80059ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	dd09      	ble.n	80059e4 <_dtoa_r+0x77c>
 80059d0:	42bb      	cmp	r3, r7
 80059d2:	bfa8      	it	ge
 80059d4:	463b      	movge	r3, r7
 80059d6:	9a06      	ldr	r2, [sp, #24]
 80059d8:	1aff      	subs	r7, r7, r3
 80059da:	1ad2      	subs	r2, r2, r3
 80059dc:	9206      	str	r2, [sp, #24]
 80059de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	9309      	str	r3, [sp, #36]	; 0x24
 80059e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e6:	b1f3      	cbz	r3, 8005a26 <_dtoa_r+0x7be>
 80059e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 80a8 	beq.w	8005b40 <_dtoa_r+0x8d8>
 80059f0:	2c00      	cmp	r4, #0
 80059f2:	dd10      	ble.n	8005a16 <_dtoa_r+0x7ae>
 80059f4:	4631      	mov	r1, r6
 80059f6:	4622      	mov	r2, r4
 80059f8:	4628      	mov	r0, r5
 80059fa:	f000 ffc1 	bl	8006980 <__pow5mult>
 80059fe:	465a      	mov	r2, fp
 8005a00:	4601      	mov	r1, r0
 8005a02:	4606      	mov	r6, r0
 8005a04:	4628      	mov	r0, r5
 8005a06:	f000 ff13 	bl	8006830 <__multiply>
 8005a0a:	4680      	mov	r8, r0
 8005a0c:	4659      	mov	r1, fp
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f000 fdf8 	bl	8006604 <_Bfree>
 8005a14:	46c3      	mov	fp, r8
 8005a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a18:	1b1a      	subs	r2, r3, r4
 8005a1a:	d004      	beq.n	8005a26 <_dtoa_r+0x7be>
 8005a1c:	4659      	mov	r1, fp
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f000 ffae 	bl	8006980 <__pow5mult>
 8005a24:	4683      	mov	fp, r0
 8005a26:	2101      	movs	r1, #1
 8005a28:	4628      	mov	r0, r5
 8005a2a:	f000 feeb 	bl	8006804 <__i2b>
 8005a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a30:	4604      	mov	r4, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f340 8086 	ble.w	8005b44 <_dtoa_r+0x8dc>
 8005a38:	461a      	mov	r2, r3
 8005a3a:	4601      	mov	r1, r0
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	f000 ff9f 	bl	8006980 <__pow5mult>
 8005a42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a44:	4604      	mov	r4, r0
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	dd7f      	ble.n	8005b4a <_dtoa_r+0x8e2>
 8005a4a:	f04f 0800 	mov.w	r8, #0
 8005a4e:	6923      	ldr	r3, [r4, #16]
 8005a50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a54:	6918      	ldr	r0, [r3, #16]
 8005a56:	f000 fe87 	bl	8006768 <__hi0bits>
 8005a5a:	f1c0 0020 	rsb	r0, r0, #32
 8005a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a60:	4418      	add	r0, r3
 8005a62:	f010 001f 	ands.w	r0, r0, #31
 8005a66:	f000 8092 	beq.w	8005b8e <_dtoa_r+0x926>
 8005a6a:	f1c0 0320 	rsb	r3, r0, #32
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	f340 808a 	ble.w	8005b88 <_dtoa_r+0x920>
 8005a74:	f1c0 001c 	rsb	r0, r0, #28
 8005a78:	9b06      	ldr	r3, [sp, #24]
 8005a7a:	4407      	add	r7, r0
 8005a7c:	4403      	add	r3, r0
 8005a7e:	9306      	str	r3, [sp, #24]
 8005a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a82:	4403      	add	r3, r0
 8005a84:	9309      	str	r3, [sp, #36]	; 0x24
 8005a86:	9b06      	ldr	r3, [sp, #24]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	dd05      	ble.n	8005a98 <_dtoa_r+0x830>
 8005a8c:	4659      	mov	r1, fp
 8005a8e:	461a      	mov	r2, r3
 8005a90:	4628      	mov	r0, r5
 8005a92:	f000 ffcf 	bl	8006a34 <__lshift>
 8005a96:	4683      	mov	fp, r0
 8005a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dd05      	ble.n	8005aaa <_dtoa_r+0x842>
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4628      	mov	r0, r5
 8005aa4:	f000 ffc6 	bl	8006a34 <__lshift>
 8005aa8:	4604      	mov	r4, r0
 8005aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d070      	beq.n	8005b92 <_dtoa_r+0x92a>
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	4658      	mov	r0, fp
 8005ab4:	f001 f82e 	bl	8006b14 <__mcmp>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	da6a      	bge.n	8005b92 <_dtoa_r+0x92a>
 8005abc:	2300      	movs	r3, #0
 8005abe:	4659      	mov	r1, fp
 8005ac0:	220a      	movs	r2, #10
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	f000 fdc0 	bl	8006648 <__multadd>
 8005ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005aca:	4683      	mov	fp, r0
 8005acc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8194 	beq.w	8005dfe <_dtoa_r+0xb96>
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	2300      	movs	r3, #0
 8005ada:	220a      	movs	r2, #10
 8005adc:	4628      	mov	r0, r5
 8005ade:	f000 fdb3 	bl	8006648 <__multadd>
 8005ae2:	f1b9 0f00 	cmp.w	r9, #0
 8005ae6:	4606      	mov	r6, r0
 8005ae8:	f300 8093 	bgt.w	8005c12 <_dtoa_r+0x9aa>
 8005aec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	dc57      	bgt.n	8005ba2 <_dtoa_r+0x93a>
 8005af2:	e08e      	b.n	8005c12 <_dtoa_r+0x9aa>
 8005af4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005af6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005afa:	e757      	b.n	80059ac <_dtoa_r+0x744>
 8005afc:	9b08      	ldr	r3, [sp, #32]
 8005afe:	1e5c      	subs	r4, r3, #1
 8005b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b02:	42a3      	cmp	r3, r4
 8005b04:	bfb7      	itett	lt
 8005b06:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005b08:	1b1c      	subge	r4, r3, r4
 8005b0a:	1ae2      	sublt	r2, r4, r3
 8005b0c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005b0e:	bfbe      	ittt	lt
 8005b10:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005b12:	189b      	addlt	r3, r3, r2
 8005b14:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005b16:	9b08      	ldr	r3, [sp, #32]
 8005b18:	bfb8      	it	lt
 8005b1a:	2400      	movlt	r4, #0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	bfbb      	ittet	lt
 8005b20:	9b06      	ldrlt	r3, [sp, #24]
 8005b22:	9a08      	ldrlt	r2, [sp, #32]
 8005b24:	9f06      	ldrge	r7, [sp, #24]
 8005b26:	1a9f      	sublt	r7, r3, r2
 8005b28:	bfac      	ite	ge
 8005b2a:	9b08      	ldrge	r3, [sp, #32]
 8005b2c:	2300      	movlt	r3, #0
 8005b2e:	e73f      	b.n	80059b0 <_dtoa_r+0x748>
 8005b30:	3fe00000 	.word	0x3fe00000
 8005b34:	40240000 	.word	0x40240000
 8005b38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005b3a:	9f06      	ldr	r7, [sp, #24]
 8005b3c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005b3e:	e742      	b.n	80059c6 <_dtoa_r+0x75e>
 8005b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b42:	e76b      	b.n	8005a1c <_dtoa_r+0x7b4>
 8005b44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	dc19      	bgt.n	8005b7e <_dtoa_r+0x916>
 8005b4a:	9b04      	ldr	r3, [sp, #16]
 8005b4c:	b9bb      	cbnz	r3, 8005b7e <_dtoa_r+0x916>
 8005b4e:	9b05      	ldr	r3, [sp, #20]
 8005b50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b54:	b99b      	cbnz	r3, 8005b7e <_dtoa_r+0x916>
 8005b56:	9b05      	ldr	r3, [sp, #20]
 8005b58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b5c:	0d1b      	lsrs	r3, r3, #20
 8005b5e:	051b      	lsls	r3, r3, #20
 8005b60:	b183      	cbz	r3, 8005b84 <_dtoa_r+0x91c>
 8005b62:	f04f 0801 	mov.w	r8, #1
 8005b66:	9b06      	ldr	r3, [sp, #24]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	9306      	str	r3, [sp, #24]
 8005b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b6e:	3301      	adds	r3, #1
 8005b70:	9309      	str	r3, [sp, #36]	; 0x24
 8005b72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f47f af6a 	bne.w	8005a4e <_dtoa_r+0x7e6>
 8005b7a:	2001      	movs	r0, #1
 8005b7c:	e76f      	b.n	8005a5e <_dtoa_r+0x7f6>
 8005b7e:	f04f 0800 	mov.w	r8, #0
 8005b82:	e7f6      	b.n	8005b72 <_dtoa_r+0x90a>
 8005b84:	4698      	mov	r8, r3
 8005b86:	e7f4      	b.n	8005b72 <_dtoa_r+0x90a>
 8005b88:	f43f af7d 	beq.w	8005a86 <_dtoa_r+0x81e>
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	301c      	adds	r0, #28
 8005b90:	e772      	b.n	8005a78 <_dtoa_r+0x810>
 8005b92:	9b08      	ldr	r3, [sp, #32]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	dc36      	bgt.n	8005c06 <_dtoa_r+0x99e>
 8005b98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	dd33      	ble.n	8005c06 <_dtoa_r+0x99e>
 8005b9e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ba2:	f1b9 0f00 	cmp.w	r9, #0
 8005ba6:	d10d      	bne.n	8005bc4 <_dtoa_r+0x95c>
 8005ba8:	4621      	mov	r1, r4
 8005baa:	464b      	mov	r3, r9
 8005bac:	2205      	movs	r2, #5
 8005bae:	4628      	mov	r0, r5
 8005bb0:	f000 fd4a 	bl	8006648 <__multadd>
 8005bb4:	4601      	mov	r1, r0
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	4658      	mov	r0, fp
 8005bba:	f000 ffab 	bl	8006b14 <__mcmp>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	f73f adb8 	bgt.w	8005734 <_dtoa_r+0x4cc>
 8005bc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bc6:	9f03      	ldr	r7, [sp, #12]
 8005bc8:	ea6f 0a03 	mvn.w	sl, r3
 8005bcc:	f04f 0800 	mov.w	r8, #0
 8005bd0:	4621      	mov	r1, r4
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	f000 fd16 	bl	8006604 <_Bfree>
 8005bd8:	2e00      	cmp	r6, #0
 8005bda:	f43f aea7 	beq.w	800592c <_dtoa_r+0x6c4>
 8005bde:	f1b8 0f00 	cmp.w	r8, #0
 8005be2:	d005      	beq.n	8005bf0 <_dtoa_r+0x988>
 8005be4:	45b0      	cmp	r8, r6
 8005be6:	d003      	beq.n	8005bf0 <_dtoa_r+0x988>
 8005be8:	4641      	mov	r1, r8
 8005bea:	4628      	mov	r0, r5
 8005bec:	f000 fd0a 	bl	8006604 <_Bfree>
 8005bf0:	4631      	mov	r1, r6
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	f000 fd06 	bl	8006604 <_Bfree>
 8005bf8:	e698      	b.n	800592c <_dtoa_r+0x6c4>
 8005bfa:	2400      	movs	r4, #0
 8005bfc:	4626      	mov	r6, r4
 8005bfe:	e7e1      	b.n	8005bc4 <_dtoa_r+0x95c>
 8005c00:	46c2      	mov	sl, r8
 8005c02:	4626      	mov	r6, r4
 8005c04:	e596      	b.n	8005734 <_dtoa_r+0x4cc>
 8005c06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80fd 	beq.w	8005e0c <_dtoa_r+0xba4>
 8005c12:	2f00      	cmp	r7, #0
 8005c14:	dd05      	ble.n	8005c22 <_dtoa_r+0x9ba>
 8005c16:	4631      	mov	r1, r6
 8005c18:	463a      	mov	r2, r7
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	f000 ff0a 	bl	8006a34 <__lshift>
 8005c20:	4606      	mov	r6, r0
 8005c22:	f1b8 0f00 	cmp.w	r8, #0
 8005c26:	d05c      	beq.n	8005ce2 <_dtoa_r+0xa7a>
 8005c28:	4628      	mov	r0, r5
 8005c2a:	6871      	ldr	r1, [r6, #4]
 8005c2c:	f000 fcaa 	bl	8006584 <_Balloc>
 8005c30:	4607      	mov	r7, r0
 8005c32:	b928      	cbnz	r0, 8005c40 <_dtoa_r+0x9d8>
 8005c34:	4602      	mov	r2, r0
 8005c36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005c3a:	4b7f      	ldr	r3, [pc, #508]	; (8005e38 <_dtoa_r+0xbd0>)
 8005c3c:	f7ff bb28 	b.w	8005290 <_dtoa_r+0x28>
 8005c40:	6932      	ldr	r2, [r6, #16]
 8005c42:	f106 010c 	add.w	r1, r6, #12
 8005c46:	3202      	adds	r2, #2
 8005c48:	0092      	lsls	r2, r2, #2
 8005c4a:	300c      	adds	r0, #12
 8005c4c:	f000 fc8c 	bl	8006568 <memcpy>
 8005c50:	2201      	movs	r2, #1
 8005c52:	4639      	mov	r1, r7
 8005c54:	4628      	mov	r0, r5
 8005c56:	f000 feed 	bl	8006a34 <__lshift>
 8005c5a:	46b0      	mov	r8, r6
 8005c5c:	4606      	mov	r6, r0
 8005c5e:	9b03      	ldr	r3, [sp, #12]
 8005c60:	3301      	adds	r3, #1
 8005c62:	9308      	str	r3, [sp, #32]
 8005c64:	9b03      	ldr	r3, [sp, #12]
 8005c66:	444b      	add	r3, r9
 8005c68:	930a      	str	r3, [sp, #40]	; 0x28
 8005c6a:	9b04      	ldr	r3, [sp, #16]
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	9309      	str	r3, [sp, #36]	; 0x24
 8005c72:	9b08      	ldr	r3, [sp, #32]
 8005c74:	4621      	mov	r1, r4
 8005c76:	3b01      	subs	r3, #1
 8005c78:	4658      	mov	r0, fp
 8005c7a:	9304      	str	r3, [sp, #16]
 8005c7c:	f7ff fa68 	bl	8005150 <quorem>
 8005c80:	4603      	mov	r3, r0
 8005c82:	4641      	mov	r1, r8
 8005c84:	3330      	adds	r3, #48	; 0x30
 8005c86:	9006      	str	r0, [sp, #24]
 8005c88:	4658      	mov	r0, fp
 8005c8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c8c:	f000 ff42 	bl	8006b14 <__mcmp>
 8005c90:	4632      	mov	r2, r6
 8005c92:	4681      	mov	r9, r0
 8005c94:	4621      	mov	r1, r4
 8005c96:	4628      	mov	r0, r5
 8005c98:	f000 ff58 	bl	8006b4c <__mdiff>
 8005c9c:	68c2      	ldr	r2, [r0, #12]
 8005c9e:	4607      	mov	r7, r0
 8005ca0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ca2:	bb02      	cbnz	r2, 8005ce6 <_dtoa_r+0xa7e>
 8005ca4:	4601      	mov	r1, r0
 8005ca6:	4658      	mov	r0, fp
 8005ca8:	f000 ff34 	bl	8006b14 <__mcmp>
 8005cac:	4602      	mov	r2, r0
 8005cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cb0:	4639      	mov	r1, r7
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005cb8:	f000 fca4 	bl	8006604 <_Bfree>
 8005cbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cc0:	9f08      	ldr	r7, [sp, #32]
 8005cc2:	ea43 0102 	orr.w	r1, r3, r2
 8005cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ccc:	d10d      	bne.n	8005cea <_dtoa_r+0xa82>
 8005cce:	2b39      	cmp	r3, #57	; 0x39
 8005cd0:	d029      	beq.n	8005d26 <_dtoa_r+0xabe>
 8005cd2:	f1b9 0f00 	cmp.w	r9, #0
 8005cd6:	dd01      	ble.n	8005cdc <_dtoa_r+0xa74>
 8005cd8:	9b06      	ldr	r3, [sp, #24]
 8005cda:	3331      	adds	r3, #49	; 0x31
 8005cdc:	9a04      	ldr	r2, [sp, #16]
 8005cde:	7013      	strb	r3, [r2, #0]
 8005ce0:	e776      	b.n	8005bd0 <_dtoa_r+0x968>
 8005ce2:	4630      	mov	r0, r6
 8005ce4:	e7b9      	b.n	8005c5a <_dtoa_r+0x9f2>
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	e7e2      	b.n	8005cb0 <_dtoa_r+0xa48>
 8005cea:	f1b9 0f00 	cmp.w	r9, #0
 8005cee:	db06      	blt.n	8005cfe <_dtoa_r+0xa96>
 8005cf0:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005cf2:	ea41 0909 	orr.w	r9, r1, r9
 8005cf6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cf8:	ea59 0101 	orrs.w	r1, r9, r1
 8005cfc:	d120      	bne.n	8005d40 <_dtoa_r+0xad8>
 8005cfe:	2a00      	cmp	r2, #0
 8005d00:	ddec      	ble.n	8005cdc <_dtoa_r+0xa74>
 8005d02:	4659      	mov	r1, fp
 8005d04:	2201      	movs	r2, #1
 8005d06:	4628      	mov	r0, r5
 8005d08:	9308      	str	r3, [sp, #32]
 8005d0a:	f000 fe93 	bl	8006a34 <__lshift>
 8005d0e:	4621      	mov	r1, r4
 8005d10:	4683      	mov	fp, r0
 8005d12:	f000 feff 	bl	8006b14 <__mcmp>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	9b08      	ldr	r3, [sp, #32]
 8005d1a:	dc02      	bgt.n	8005d22 <_dtoa_r+0xaba>
 8005d1c:	d1de      	bne.n	8005cdc <_dtoa_r+0xa74>
 8005d1e:	07da      	lsls	r2, r3, #31
 8005d20:	d5dc      	bpl.n	8005cdc <_dtoa_r+0xa74>
 8005d22:	2b39      	cmp	r3, #57	; 0x39
 8005d24:	d1d8      	bne.n	8005cd8 <_dtoa_r+0xa70>
 8005d26:	2339      	movs	r3, #57	; 0x39
 8005d28:	9a04      	ldr	r2, [sp, #16]
 8005d2a:	7013      	strb	r3, [r2, #0]
 8005d2c:	463b      	mov	r3, r7
 8005d2e:	461f      	mov	r7, r3
 8005d30:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005d34:	3b01      	subs	r3, #1
 8005d36:	2a39      	cmp	r2, #57	; 0x39
 8005d38:	d050      	beq.n	8005ddc <_dtoa_r+0xb74>
 8005d3a:	3201      	adds	r2, #1
 8005d3c:	701a      	strb	r2, [r3, #0]
 8005d3e:	e747      	b.n	8005bd0 <_dtoa_r+0x968>
 8005d40:	2a00      	cmp	r2, #0
 8005d42:	dd03      	ble.n	8005d4c <_dtoa_r+0xae4>
 8005d44:	2b39      	cmp	r3, #57	; 0x39
 8005d46:	d0ee      	beq.n	8005d26 <_dtoa_r+0xabe>
 8005d48:	3301      	adds	r3, #1
 8005d4a:	e7c7      	b.n	8005cdc <_dtoa_r+0xa74>
 8005d4c:	9a08      	ldr	r2, [sp, #32]
 8005d4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d54:	428a      	cmp	r2, r1
 8005d56:	d02a      	beq.n	8005dae <_dtoa_r+0xb46>
 8005d58:	4659      	mov	r1, fp
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	220a      	movs	r2, #10
 8005d5e:	4628      	mov	r0, r5
 8005d60:	f000 fc72 	bl	8006648 <__multadd>
 8005d64:	45b0      	cmp	r8, r6
 8005d66:	4683      	mov	fp, r0
 8005d68:	f04f 0300 	mov.w	r3, #0
 8005d6c:	f04f 020a 	mov.w	r2, #10
 8005d70:	4641      	mov	r1, r8
 8005d72:	4628      	mov	r0, r5
 8005d74:	d107      	bne.n	8005d86 <_dtoa_r+0xb1e>
 8005d76:	f000 fc67 	bl	8006648 <__multadd>
 8005d7a:	4680      	mov	r8, r0
 8005d7c:	4606      	mov	r6, r0
 8005d7e:	9b08      	ldr	r3, [sp, #32]
 8005d80:	3301      	adds	r3, #1
 8005d82:	9308      	str	r3, [sp, #32]
 8005d84:	e775      	b.n	8005c72 <_dtoa_r+0xa0a>
 8005d86:	f000 fc5f 	bl	8006648 <__multadd>
 8005d8a:	4631      	mov	r1, r6
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	2300      	movs	r3, #0
 8005d90:	220a      	movs	r2, #10
 8005d92:	4628      	mov	r0, r5
 8005d94:	f000 fc58 	bl	8006648 <__multadd>
 8005d98:	4606      	mov	r6, r0
 8005d9a:	e7f0      	b.n	8005d7e <_dtoa_r+0xb16>
 8005d9c:	f1b9 0f00 	cmp.w	r9, #0
 8005da0:	bfcc      	ite	gt
 8005da2:	464f      	movgt	r7, r9
 8005da4:	2701      	movle	r7, #1
 8005da6:	f04f 0800 	mov.w	r8, #0
 8005daa:	9a03      	ldr	r2, [sp, #12]
 8005dac:	4417      	add	r7, r2
 8005dae:	4659      	mov	r1, fp
 8005db0:	2201      	movs	r2, #1
 8005db2:	4628      	mov	r0, r5
 8005db4:	9308      	str	r3, [sp, #32]
 8005db6:	f000 fe3d 	bl	8006a34 <__lshift>
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4683      	mov	fp, r0
 8005dbe:	f000 fea9 	bl	8006b14 <__mcmp>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	dcb2      	bgt.n	8005d2c <_dtoa_r+0xac4>
 8005dc6:	d102      	bne.n	8005dce <_dtoa_r+0xb66>
 8005dc8:	9b08      	ldr	r3, [sp, #32]
 8005dca:	07db      	lsls	r3, r3, #31
 8005dcc:	d4ae      	bmi.n	8005d2c <_dtoa_r+0xac4>
 8005dce:	463b      	mov	r3, r7
 8005dd0:	461f      	mov	r7, r3
 8005dd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dd6:	2a30      	cmp	r2, #48	; 0x30
 8005dd8:	d0fa      	beq.n	8005dd0 <_dtoa_r+0xb68>
 8005dda:	e6f9      	b.n	8005bd0 <_dtoa_r+0x968>
 8005ddc:	9a03      	ldr	r2, [sp, #12]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d1a5      	bne.n	8005d2e <_dtoa_r+0xac6>
 8005de2:	2331      	movs	r3, #49	; 0x31
 8005de4:	f10a 0a01 	add.w	sl, sl, #1
 8005de8:	e779      	b.n	8005cde <_dtoa_r+0xa76>
 8005dea:	4b14      	ldr	r3, [pc, #80]	; (8005e3c <_dtoa_r+0xbd4>)
 8005dec:	f7ff baa8 	b.w	8005340 <_dtoa_r+0xd8>
 8005df0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f47f aa81 	bne.w	80052fa <_dtoa_r+0x92>
 8005df8:	4b11      	ldr	r3, [pc, #68]	; (8005e40 <_dtoa_r+0xbd8>)
 8005dfa:	f7ff baa1 	b.w	8005340 <_dtoa_r+0xd8>
 8005dfe:	f1b9 0f00 	cmp.w	r9, #0
 8005e02:	dc03      	bgt.n	8005e0c <_dtoa_r+0xba4>
 8005e04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	f73f aecb 	bgt.w	8005ba2 <_dtoa_r+0x93a>
 8005e0c:	9f03      	ldr	r7, [sp, #12]
 8005e0e:	4621      	mov	r1, r4
 8005e10:	4658      	mov	r0, fp
 8005e12:	f7ff f99d 	bl	8005150 <quorem>
 8005e16:	9a03      	ldr	r2, [sp, #12]
 8005e18:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e1c:	f807 3b01 	strb.w	r3, [r7], #1
 8005e20:	1aba      	subs	r2, r7, r2
 8005e22:	4591      	cmp	r9, r2
 8005e24:	ddba      	ble.n	8005d9c <_dtoa_r+0xb34>
 8005e26:	4659      	mov	r1, fp
 8005e28:	2300      	movs	r3, #0
 8005e2a:	220a      	movs	r2, #10
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	f000 fc0b 	bl	8006648 <__multadd>
 8005e32:	4683      	mov	fp, r0
 8005e34:	e7eb      	b.n	8005e0e <_dtoa_r+0xba6>
 8005e36:	bf00      	nop
 8005e38:	08008218 	.word	0x08008218
 8005e3c:	0800801c 	.word	0x0800801c
 8005e40:	08008199 	.word	0x08008199

08005e44 <rshift>:
 8005e44:	6903      	ldr	r3, [r0, #16]
 8005e46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e4a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005e4e:	f100 0414 	add.w	r4, r0, #20
 8005e52:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005e56:	dd46      	ble.n	8005ee6 <rshift+0xa2>
 8005e58:	f011 011f 	ands.w	r1, r1, #31
 8005e5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005e60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005e64:	d10c      	bne.n	8005e80 <rshift+0x3c>
 8005e66:	4629      	mov	r1, r5
 8005e68:	f100 0710 	add.w	r7, r0, #16
 8005e6c:	42b1      	cmp	r1, r6
 8005e6e:	d335      	bcc.n	8005edc <rshift+0x98>
 8005e70:	1a9b      	subs	r3, r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	1eea      	subs	r2, r5, #3
 8005e76:	4296      	cmp	r6, r2
 8005e78:	bf38      	it	cc
 8005e7a:	2300      	movcc	r3, #0
 8005e7c:	4423      	add	r3, r4
 8005e7e:	e015      	b.n	8005eac <rshift+0x68>
 8005e80:	46a1      	mov	r9, r4
 8005e82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005e86:	f1c1 0820 	rsb	r8, r1, #32
 8005e8a:	40cf      	lsrs	r7, r1
 8005e8c:	f105 0e04 	add.w	lr, r5, #4
 8005e90:	4576      	cmp	r6, lr
 8005e92:	46f4      	mov	ip, lr
 8005e94:	d816      	bhi.n	8005ec4 <rshift+0x80>
 8005e96:	1a9a      	subs	r2, r3, r2
 8005e98:	0092      	lsls	r2, r2, #2
 8005e9a:	3a04      	subs	r2, #4
 8005e9c:	3501      	adds	r5, #1
 8005e9e:	42ae      	cmp	r6, r5
 8005ea0:	bf38      	it	cc
 8005ea2:	2200      	movcc	r2, #0
 8005ea4:	18a3      	adds	r3, r4, r2
 8005ea6:	50a7      	str	r7, [r4, r2]
 8005ea8:	b107      	cbz	r7, 8005eac <rshift+0x68>
 8005eaa:	3304      	adds	r3, #4
 8005eac:	42a3      	cmp	r3, r4
 8005eae:	eba3 0204 	sub.w	r2, r3, r4
 8005eb2:	bf08      	it	eq
 8005eb4:	2300      	moveq	r3, #0
 8005eb6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005eba:	6102      	str	r2, [r0, #16]
 8005ebc:	bf08      	it	eq
 8005ebe:	6143      	streq	r3, [r0, #20]
 8005ec0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ec4:	f8dc c000 	ldr.w	ip, [ip]
 8005ec8:	fa0c fc08 	lsl.w	ip, ip, r8
 8005ecc:	ea4c 0707 	orr.w	r7, ip, r7
 8005ed0:	f849 7b04 	str.w	r7, [r9], #4
 8005ed4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005ed8:	40cf      	lsrs	r7, r1
 8005eda:	e7d9      	b.n	8005e90 <rshift+0x4c>
 8005edc:	f851 cb04 	ldr.w	ip, [r1], #4
 8005ee0:	f847 cf04 	str.w	ip, [r7, #4]!
 8005ee4:	e7c2      	b.n	8005e6c <rshift+0x28>
 8005ee6:	4623      	mov	r3, r4
 8005ee8:	e7e0      	b.n	8005eac <rshift+0x68>

08005eea <__hexdig_fun>:
 8005eea:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005eee:	2b09      	cmp	r3, #9
 8005ef0:	d802      	bhi.n	8005ef8 <__hexdig_fun+0xe>
 8005ef2:	3820      	subs	r0, #32
 8005ef4:	b2c0      	uxtb	r0, r0
 8005ef6:	4770      	bx	lr
 8005ef8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005efc:	2b05      	cmp	r3, #5
 8005efe:	d801      	bhi.n	8005f04 <__hexdig_fun+0x1a>
 8005f00:	3847      	subs	r0, #71	; 0x47
 8005f02:	e7f7      	b.n	8005ef4 <__hexdig_fun+0xa>
 8005f04:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005f08:	2b05      	cmp	r3, #5
 8005f0a:	d801      	bhi.n	8005f10 <__hexdig_fun+0x26>
 8005f0c:	3827      	subs	r0, #39	; 0x27
 8005f0e:	e7f1      	b.n	8005ef4 <__hexdig_fun+0xa>
 8005f10:	2000      	movs	r0, #0
 8005f12:	4770      	bx	lr

08005f14 <__gethex>:
 8005f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f18:	b08b      	sub	sp, #44	; 0x2c
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	4bb2      	ldr	r3, [pc, #712]	; (80061e8 <__gethex+0x2d4>)
 8005f1e:	9002      	str	r0, [sp, #8]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	468b      	mov	fp, r1
 8005f24:	4618      	mov	r0, r3
 8005f26:	4690      	mov	r8, r2
 8005f28:	9303      	str	r3, [sp, #12]
 8005f2a:	f7fa f929 	bl	8000180 <strlen>
 8005f2e:	4682      	mov	sl, r0
 8005f30:	9b03      	ldr	r3, [sp, #12]
 8005f32:	f8db 2000 	ldr.w	r2, [fp]
 8005f36:	4403      	add	r3, r0
 8005f38:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005f3c:	9306      	str	r3, [sp, #24]
 8005f3e:	1c93      	adds	r3, r2, #2
 8005f40:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005f44:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005f48:	32fe      	adds	r2, #254	; 0xfe
 8005f4a:	18d1      	adds	r1, r2, r3
 8005f4c:	461f      	mov	r7, r3
 8005f4e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005f52:	9101      	str	r1, [sp, #4]
 8005f54:	2830      	cmp	r0, #48	; 0x30
 8005f56:	d0f8      	beq.n	8005f4a <__gethex+0x36>
 8005f58:	f7ff ffc7 	bl	8005eea <__hexdig_fun>
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d13a      	bne.n	8005fd8 <__gethex+0xc4>
 8005f62:	4652      	mov	r2, sl
 8005f64:	4638      	mov	r0, r7
 8005f66:	9903      	ldr	r1, [sp, #12]
 8005f68:	f001 fa26 	bl	80073b8 <strncmp>
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	d166      	bne.n	8006040 <__gethex+0x12c>
 8005f72:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005f76:	eb07 060a 	add.w	r6, r7, sl
 8005f7a:	f7ff ffb6 	bl	8005eea <__hexdig_fun>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	d060      	beq.n	8006044 <__gethex+0x130>
 8005f82:	4633      	mov	r3, r6
 8005f84:	7818      	ldrb	r0, [r3, #0]
 8005f86:	461f      	mov	r7, r3
 8005f88:	2830      	cmp	r0, #48	; 0x30
 8005f8a:	f103 0301 	add.w	r3, r3, #1
 8005f8e:	d0f9      	beq.n	8005f84 <__gethex+0x70>
 8005f90:	f7ff ffab 	bl	8005eea <__hexdig_fun>
 8005f94:	2301      	movs	r3, #1
 8005f96:	fab0 f480 	clz	r4, r0
 8005f9a:	4635      	mov	r5, r6
 8005f9c:	0964      	lsrs	r4, r4, #5
 8005f9e:	9301      	str	r3, [sp, #4]
 8005fa0:	463a      	mov	r2, r7
 8005fa2:	4616      	mov	r6, r2
 8005fa4:	7830      	ldrb	r0, [r6, #0]
 8005fa6:	3201      	adds	r2, #1
 8005fa8:	f7ff ff9f 	bl	8005eea <__hexdig_fun>
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d1f8      	bne.n	8005fa2 <__gethex+0x8e>
 8005fb0:	4652      	mov	r2, sl
 8005fb2:	4630      	mov	r0, r6
 8005fb4:	9903      	ldr	r1, [sp, #12]
 8005fb6:	f001 f9ff 	bl	80073b8 <strncmp>
 8005fba:	b980      	cbnz	r0, 8005fde <__gethex+0xca>
 8005fbc:	b94d      	cbnz	r5, 8005fd2 <__gethex+0xbe>
 8005fbe:	eb06 050a 	add.w	r5, r6, sl
 8005fc2:	462a      	mov	r2, r5
 8005fc4:	4616      	mov	r6, r2
 8005fc6:	7830      	ldrb	r0, [r6, #0]
 8005fc8:	3201      	adds	r2, #1
 8005fca:	f7ff ff8e 	bl	8005eea <__hexdig_fun>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	d1f8      	bne.n	8005fc4 <__gethex+0xb0>
 8005fd2:	1bad      	subs	r5, r5, r6
 8005fd4:	00ad      	lsls	r5, r5, #2
 8005fd6:	e004      	b.n	8005fe2 <__gethex+0xce>
 8005fd8:	2400      	movs	r4, #0
 8005fda:	4625      	mov	r5, r4
 8005fdc:	e7e0      	b.n	8005fa0 <__gethex+0x8c>
 8005fde:	2d00      	cmp	r5, #0
 8005fe0:	d1f7      	bne.n	8005fd2 <__gethex+0xbe>
 8005fe2:	7833      	ldrb	r3, [r6, #0]
 8005fe4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005fe8:	2b50      	cmp	r3, #80	; 0x50
 8005fea:	d139      	bne.n	8006060 <__gethex+0x14c>
 8005fec:	7873      	ldrb	r3, [r6, #1]
 8005fee:	2b2b      	cmp	r3, #43	; 0x2b
 8005ff0:	d02a      	beq.n	8006048 <__gethex+0x134>
 8005ff2:	2b2d      	cmp	r3, #45	; 0x2d
 8005ff4:	d02c      	beq.n	8006050 <__gethex+0x13c>
 8005ff6:	f04f 0900 	mov.w	r9, #0
 8005ffa:	1c71      	adds	r1, r6, #1
 8005ffc:	7808      	ldrb	r0, [r1, #0]
 8005ffe:	f7ff ff74 	bl	8005eea <__hexdig_fun>
 8006002:	1e43      	subs	r3, r0, #1
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b18      	cmp	r3, #24
 8006008:	d82a      	bhi.n	8006060 <__gethex+0x14c>
 800600a:	f1a0 0210 	sub.w	r2, r0, #16
 800600e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006012:	f7ff ff6a 	bl	8005eea <__hexdig_fun>
 8006016:	1e43      	subs	r3, r0, #1
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b18      	cmp	r3, #24
 800601c:	d91b      	bls.n	8006056 <__gethex+0x142>
 800601e:	f1b9 0f00 	cmp.w	r9, #0
 8006022:	d000      	beq.n	8006026 <__gethex+0x112>
 8006024:	4252      	negs	r2, r2
 8006026:	4415      	add	r5, r2
 8006028:	f8cb 1000 	str.w	r1, [fp]
 800602c:	b1d4      	cbz	r4, 8006064 <__gethex+0x150>
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	2b00      	cmp	r3, #0
 8006032:	bf14      	ite	ne
 8006034:	2700      	movne	r7, #0
 8006036:	2706      	moveq	r7, #6
 8006038:	4638      	mov	r0, r7
 800603a:	b00b      	add	sp, #44	; 0x2c
 800603c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006040:	463e      	mov	r6, r7
 8006042:	4625      	mov	r5, r4
 8006044:	2401      	movs	r4, #1
 8006046:	e7cc      	b.n	8005fe2 <__gethex+0xce>
 8006048:	f04f 0900 	mov.w	r9, #0
 800604c:	1cb1      	adds	r1, r6, #2
 800604e:	e7d5      	b.n	8005ffc <__gethex+0xe8>
 8006050:	f04f 0901 	mov.w	r9, #1
 8006054:	e7fa      	b.n	800604c <__gethex+0x138>
 8006056:	230a      	movs	r3, #10
 8006058:	fb03 0202 	mla	r2, r3, r2, r0
 800605c:	3a10      	subs	r2, #16
 800605e:	e7d6      	b.n	800600e <__gethex+0xfa>
 8006060:	4631      	mov	r1, r6
 8006062:	e7e1      	b.n	8006028 <__gethex+0x114>
 8006064:	4621      	mov	r1, r4
 8006066:	1bf3      	subs	r3, r6, r7
 8006068:	3b01      	subs	r3, #1
 800606a:	2b07      	cmp	r3, #7
 800606c:	dc0a      	bgt.n	8006084 <__gethex+0x170>
 800606e:	9802      	ldr	r0, [sp, #8]
 8006070:	f000 fa88 	bl	8006584 <_Balloc>
 8006074:	4604      	mov	r4, r0
 8006076:	b940      	cbnz	r0, 800608a <__gethex+0x176>
 8006078:	4602      	mov	r2, r0
 800607a:	21de      	movs	r1, #222	; 0xde
 800607c:	4b5b      	ldr	r3, [pc, #364]	; (80061ec <__gethex+0x2d8>)
 800607e:	485c      	ldr	r0, [pc, #368]	; (80061f0 <__gethex+0x2dc>)
 8006080:	f001 f9bc 	bl	80073fc <__assert_func>
 8006084:	3101      	adds	r1, #1
 8006086:	105b      	asrs	r3, r3, #1
 8006088:	e7ef      	b.n	800606a <__gethex+0x156>
 800608a:	f04f 0b00 	mov.w	fp, #0
 800608e:	f100 0914 	add.w	r9, r0, #20
 8006092:	f1ca 0301 	rsb	r3, sl, #1
 8006096:	f8cd 9010 	str.w	r9, [sp, #16]
 800609a:	f8cd b004 	str.w	fp, [sp, #4]
 800609e:	9308      	str	r3, [sp, #32]
 80060a0:	42b7      	cmp	r7, r6
 80060a2:	d33f      	bcc.n	8006124 <__gethex+0x210>
 80060a4:	9f04      	ldr	r7, [sp, #16]
 80060a6:	9b01      	ldr	r3, [sp, #4]
 80060a8:	f847 3b04 	str.w	r3, [r7], #4
 80060ac:	eba7 0709 	sub.w	r7, r7, r9
 80060b0:	10bf      	asrs	r7, r7, #2
 80060b2:	6127      	str	r7, [r4, #16]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 fb57 	bl	8006768 <__hi0bits>
 80060ba:	017f      	lsls	r7, r7, #5
 80060bc:	f8d8 6000 	ldr.w	r6, [r8]
 80060c0:	1a3f      	subs	r7, r7, r0
 80060c2:	42b7      	cmp	r7, r6
 80060c4:	dd62      	ble.n	800618c <__gethex+0x278>
 80060c6:	1bbf      	subs	r7, r7, r6
 80060c8:	4639      	mov	r1, r7
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 fef1 	bl	8006eb2 <__any_on>
 80060d0:	4682      	mov	sl, r0
 80060d2:	b1a8      	cbz	r0, 8006100 <__gethex+0x1ec>
 80060d4:	f04f 0a01 	mov.w	sl, #1
 80060d8:	1e7b      	subs	r3, r7, #1
 80060da:	1159      	asrs	r1, r3, #5
 80060dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80060e0:	f003 021f 	and.w	r2, r3, #31
 80060e4:	fa0a f202 	lsl.w	r2, sl, r2
 80060e8:	420a      	tst	r2, r1
 80060ea:	d009      	beq.n	8006100 <__gethex+0x1ec>
 80060ec:	4553      	cmp	r3, sl
 80060ee:	dd05      	ble.n	80060fc <__gethex+0x1e8>
 80060f0:	4620      	mov	r0, r4
 80060f2:	1eb9      	subs	r1, r7, #2
 80060f4:	f000 fedd 	bl	8006eb2 <__any_on>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	d144      	bne.n	8006186 <__gethex+0x272>
 80060fc:	f04f 0a02 	mov.w	sl, #2
 8006100:	4639      	mov	r1, r7
 8006102:	4620      	mov	r0, r4
 8006104:	f7ff fe9e 	bl	8005e44 <rshift>
 8006108:	443d      	add	r5, r7
 800610a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800610e:	42ab      	cmp	r3, r5
 8006110:	da4a      	bge.n	80061a8 <__gethex+0x294>
 8006112:	4621      	mov	r1, r4
 8006114:	9802      	ldr	r0, [sp, #8]
 8006116:	f000 fa75 	bl	8006604 <_Bfree>
 800611a:	2300      	movs	r3, #0
 800611c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800611e:	27a3      	movs	r7, #163	; 0xa3
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	e789      	b.n	8006038 <__gethex+0x124>
 8006124:	1e73      	subs	r3, r6, #1
 8006126:	9a06      	ldr	r2, [sp, #24]
 8006128:	9307      	str	r3, [sp, #28]
 800612a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800612e:	4293      	cmp	r3, r2
 8006130:	d019      	beq.n	8006166 <__gethex+0x252>
 8006132:	f1bb 0f20 	cmp.w	fp, #32
 8006136:	d107      	bne.n	8006148 <__gethex+0x234>
 8006138:	9b04      	ldr	r3, [sp, #16]
 800613a:	9a01      	ldr	r2, [sp, #4]
 800613c:	f843 2b04 	str.w	r2, [r3], #4
 8006140:	9304      	str	r3, [sp, #16]
 8006142:	2300      	movs	r3, #0
 8006144:	469b      	mov	fp, r3
 8006146:	9301      	str	r3, [sp, #4]
 8006148:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800614c:	f7ff fecd 	bl	8005eea <__hexdig_fun>
 8006150:	9b01      	ldr	r3, [sp, #4]
 8006152:	f000 000f 	and.w	r0, r0, #15
 8006156:	fa00 f00b 	lsl.w	r0, r0, fp
 800615a:	4303      	orrs	r3, r0
 800615c:	9301      	str	r3, [sp, #4]
 800615e:	f10b 0b04 	add.w	fp, fp, #4
 8006162:	9b07      	ldr	r3, [sp, #28]
 8006164:	e00d      	b.n	8006182 <__gethex+0x26e>
 8006166:	9a08      	ldr	r2, [sp, #32]
 8006168:	1e73      	subs	r3, r6, #1
 800616a:	4413      	add	r3, r2
 800616c:	42bb      	cmp	r3, r7
 800616e:	d3e0      	bcc.n	8006132 <__gethex+0x21e>
 8006170:	4618      	mov	r0, r3
 8006172:	4652      	mov	r2, sl
 8006174:	9903      	ldr	r1, [sp, #12]
 8006176:	9309      	str	r3, [sp, #36]	; 0x24
 8006178:	f001 f91e 	bl	80073b8 <strncmp>
 800617c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800617e:	2800      	cmp	r0, #0
 8006180:	d1d7      	bne.n	8006132 <__gethex+0x21e>
 8006182:	461e      	mov	r6, r3
 8006184:	e78c      	b.n	80060a0 <__gethex+0x18c>
 8006186:	f04f 0a03 	mov.w	sl, #3
 800618a:	e7b9      	b.n	8006100 <__gethex+0x1ec>
 800618c:	da09      	bge.n	80061a2 <__gethex+0x28e>
 800618e:	1bf7      	subs	r7, r6, r7
 8006190:	4621      	mov	r1, r4
 8006192:	463a      	mov	r2, r7
 8006194:	9802      	ldr	r0, [sp, #8]
 8006196:	f000 fc4d 	bl	8006a34 <__lshift>
 800619a:	4604      	mov	r4, r0
 800619c:	1bed      	subs	r5, r5, r7
 800619e:	f100 0914 	add.w	r9, r0, #20
 80061a2:	f04f 0a00 	mov.w	sl, #0
 80061a6:	e7b0      	b.n	800610a <__gethex+0x1f6>
 80061a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80061ac:	42a8      	cmp	r0, r5
 80061ae:	dd72      	ble.n	8006296 <__gethex+0x382>
 80061b0:	1b45      	subs	r5, r0, r5
 80061b2:	42ae      	cmp	r6, r5
 80061b4:	dc35      	bgt.n	8006222 <__gethex+0x30e>
 80061b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d029      	beq.n	8006212 <__gethex+0x2fe>
 80061be:	2b03      	cmp	r3, #3
 80061c0:	d02b      	beq.n	800621a <__gethex+0x306>
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d11c      	bne.n	8006200 <__gethex+0x2ec>
 80061c6:	42ae      	cmp	r6, r5
 80061c8:	d11a      	bne.n	8006200 <__gethex+0x2ec>
 80061ca:	2e01      	cmp	r6, #1
 80061cc:	d112      	bne.n	80061f4 <__gethex+0x2e0>
 80061ce:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80061d2:	9a05      	ldr	r2, [sp, #20]
 80061d4:	2762      	movs	r7, #98	; 0x62
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	2301      	movs	r3, #1
 80061da:	6123      	str	r3, [r4, #16]
 80061dc:	f8c9 3000 	str.w	r3, [r9]
 80061e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80061e2:	601c      	str	r4, [r3, #0]
 80061e4:	e728      	b.n	8006038 <__gethex+0x124>
 80061e6:	bf00      	nop
 80061e8:	08008290 	.word	0x08008290
 80061ec:	08008218 	.word	0x08008218
 80061f0:	08008229 	.word	0x08008229
 80061f4:	4620      	mov	r0, r4
 80061f6:	1e71      	subs	r1, r6, #1
 80061f8:	f000 fe5b 	bl	8006eb2 <__any_on>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	d1e6      	bne.n	80061ce <__gethex+0x2ba>
 8006200:	4621      	mov	r1, r4
 8006202:	9802      	ldr	r0, [sp, #8]
 8006204:	f000 f9fe 	bl	8006604 <_Bfree>
 8006208:	2300      	movs	r3, #0
 800620a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800620c:	2750      	movs	r7, #80	; 0x50
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	e712      	b.n	8006038 <__gethex+0x124>
 8006212:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1f3      	bne.n	8006200 <__gethex+0x2ec>
 8006218:	e7d9      	b.n	80061ce <__gethex+0x2ba>
 800621a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800621c:	2b00      	cmp	r3, #0
 800621e:	d1d6      	bne.n	80061ce <__gethex+0x2ba>
 8006220:	e7ee      	b.n	8006200 <__gethex+0x2ec>
 8006222:	1e6f      	subs	r7, r5, #1
 8006224:	f1ba 0f00 	cmp.w	sl, #0
 8006228:	d132      	bne.n	8006290 <__gethex+0x37c>
 800622a:	b127      	cbz	r7, 8006236 <__gethex+0x322>
 800622c:	4639      	mov	r1, r7
 800622e:	4620      	mov	r0, r4
 8006230:	f000 fe3f 	bl	8006eb2 <__any_on>
 8006234:	4682      	mov	sl, r0
 8006236:	2101      	movs	r1, #1
 8006238:	117b      	asrs	r3, r7, #5
 800623a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800623e:	f007 071f 	and.w	r7, r7, #31
 8006242:	fa01 f707 	lsl.w	r7, r1, r7
 8006246:	421f      	tst	r7, r3
 8006248:	f04f 0702 	mov.w	r7, #2
 800624c:	4629      	mov	r1, r5
 800624e:	4620      	mov	r0, r4
 8006250:	bf18      	it	ne
 8006252:	f04a 0a02 	orrne.w	sl, sl, #2
 8006256:	1b76      	subs	r6, r6, r5
 8006258:	f7ff fdf4 	bl	8005e44 <rshift>
 800625c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006260:	f1ba 0f00 	cmp.w	sl, #0
 8006264:	d048      	beq.n	80062f8 <__gethex+0x3e4>
 8006266:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800626a:	2b02      	cmp	r3, #2
 800626c:	d015      	beq.n	800629a <__gethex+0x386>
 800626e:	2b03      	cmp	r3, #3
 8006270:	d017      	beq.n	80062a2 <__gethex+0x38e>
 8006272:	2b01      	cmp	r3, #1
 8006274:	d109      	bne.n	800628a <__gethex+0x376>
 8006276:	f01a 0f02 	tst.w	sl, #2
 800627a:	d006      	beq.n	800628a <__gethex+0x376>
 800627c:	f8d9 0000 	ldr.w	r0, [r9]
 8006280:	ea4a 0a00 	orr.w	sl, sl, r0
 8006284:	f01a 0f01 	tst.w	sl, #1
 8006288:	d10e      	bne.n	80062a8 <__gethex+0x394>
 800628a:	f047 0710 	orr.w	r7, r7, #16
 800628e:	e033      	b.n	80062f8 <__gethex+0x3e4>
 8006290:	f04f 0a01 	mov.w	sl, #1
 8006294:	e7cf      	b.n	8006236 <__gethex+0x322>
 8006296:	2701      	movs	r7, #1
 8006298:	e7e2      	b.n	8006260 <__gethex+0x34c>
 800629a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800629c:	f1c3 0301 	rsb	r3, r3, #1
 80062a0:	9315      	str	r3, [sp, #84]	; 0x54
 80062a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0f0      	beq.n	800628a <__gethex+0x376>
 80062a8:	f04f 0c00 	mov.w	ip, #0
 80062ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80062b0:	f104 0314 	add.w	r3, r4, #20
 80062b4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80062b8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80062bc:	4618      	mov	r0, r3
 80062be:	f853 2b04 	ldr.w	r2, [r3], #4
 80062c2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80062c6:	d01c      	beq.n	8006302 <__gethex+0x3ee>
 80062c8:	3201      	adds	r2, #1
 80062ca:	6002      	str	r2, [r0, #0]
 80062cc:	2f02      	cmp	r7, #2
 80062ce:	f104 0314 	add.w	r3, r4, #20
 80062d2:	d13d      	bne.n	8006350 <__gethex+0x43c>
 80062d4:	f8d8 2000 	ldr.w	r2, [r8]
 80062d8:	3a01      	subs	r2, #1
 80062da:	42b2      	cmp	r2, r6
 80062dc:	d10a      	bne.n	80062f4 <__gethex+0x3e0>
 80062de:	2201      	movs	r2, #1
 80062e0:	1171      	asrs	r1, r6, #5
 80062e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062e6:	f006 061f 	and.w	r6, r6, #31
 80062ea:	fa02 f606 	lsl.w	r6, r2, r6
 80062ee:	421e      	tst	r6, r3
 80062f0:	bf18      	it	ne
 80062f2:	4617      	movne	r7, r2
 80062f4:	f047 0720 	orr.w	r7, r7, #32
 80062f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062fa:	601c      	str	r4, [r3, #0]
 80062fc:	9b05      	ldr	r3, [sp, #20]
 80062fe:	601d      	str	r5, [r3, #0]
 8006300:	e69a      	b.n	8006038 <__gethex+0x124>
 8006302:	4299      	cmp	r1, r3
 8006304:	f843 cc04 	str.w	ip, [r3, #-4]
 8006308:	d8d8      	bhi.n	80062bc <__gethex+0x3a8>
 800630a:	68a3      	ldr	r3, [r4, #8]
 800630c:	459b      	cmp	fp, r3
 800630e:	db17      	blt.n	8006340 <__gethex+0x42c>
 8006310:	6861      	ldr	r1, [r4, #4]
 8006312:	9802      	ldr	r0, [sp, #8]
 8006314:	3101      	adds	r1, #1
 8006316:	f000 f935 	bl	8006584 <_Balloc>
 800631a:	4681      	mov	r9, r0
 800631c:	b918      	cbnz	r0, 8006326 <__gethex+0x412>
 800631e:	4602      	mov	r2, r0
 8006320:	2184      	movs	r1, #132	; 0x84
 8006322:	4b19      	ldr	r3, [pc, #100]	; (8006388 <__gethex+0x474>)
 8006324:	e6ab      	b.n	800607e <__gethex+0x16a>
 8006326:	6922      	ldr	r2, [r4, #16]
 8006328:	f104 010c 	add.w	r1, r4, #12
 800632c:	3202      	adds	r2, #2
 800632e:	0092      	lsls	r2, r2, #2
 8006330:	300c      	adds	r0, #12
 8006332:	f000 f919 	bl	8006568 <memcpy>
 8006336:	4621      	mov	r1, r4
 8006338:	9802      	ldr	r0, [sp, #8]
 800633a:	f000 f963 	bl	8006604 <_Bfree>
 800633e:	464c      	mov	r4, r9
 8006340:	6923      	ldr	r3, [r4, #16]
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	6122      	str	r2, [r4, #16]
 8006346:	2201      	movs	r2, #1
 8006348:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800634c:	615a      	str	r2, [r3, #20]
 800634e:	e7bd      	b.n	80062cc <__gethex+0x3b8>
 8006350:	6922      	ldr	r2, [r4, #16]
 8006352:	455a      	cmp	r2, fp
 8006354:	dd0b      	ble.n	800636e <__gethex+0x45a>
 8006356:	2101      	movs	r1, #1
 8006358:	4620      	mov	r0, r4
 800635a:	f7ff fd73 	bl	8005e44 <rshift>
 800635e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006362:	3501      	adds	r5, #1
 8006364:	42ab      	cmp	r3, r5
 8006366:	f6ff aed4 	blt.w	8006112 <__gethex+0x1fe>
 800636a:	2701      	movs	r7, #1
 800636c:	e7c2      	b.n	80062f4 <__gethex+0x3e0>
 800636e:	f016 061f 	ands.w	r6, r6, #31
 8006372:	d0fa      	beq.n	800636a <__gethex+0x456>
 8006374:	4453      	add	r3, sl
 8006376:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800637a:	f000 f9f5 	bl	8006768 <__hi0bits>
 800637e:	f1c6 0620 	rsb	r6, r6, #32
 8006382:	42b0      	cmp	r0, r6
 8006384:	dbe7      	blt.n	8006356 <__gethex+0x442>
 8006386:	e7f0      	b.n	800636a <__gethex+0x456>
 8006388:	08008218 	.word	0x08008218

0800638c <L_shift>:
 800638c:	f1c2 0208 	rsb	r2, r2, #8
 8006390:	0092      	lsls	r2, r2, #2
 8006392:	b570      	push	{r4, r5, r6, lr}
 8006394:	f1c2 0620 	rsb	r6, r2, #32
 8006398:	6843      	ldr	r3, [r0, #4]
 800639a:	6804      	ldr	r4, [r0, #0]
 800639c:	fa03 f506 	lsl.w	r5, r3, r6
 80063a0:	432c      	orrs	r4, r5
 80063a2:	40d3      	lsrs	r3, r2
 80063a4:	6004      	str	r4, [r0, #0]
 80063a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80063aa:	4288      	cmp	r0, r1
 80063ac:	d3f4      	bcc.n	8006398 <L_shift+0xc>
 80063ae:	bd70      	pop	{r4, r5, r6, pc}

080063b0 <__match>:
 80063b0:	b530      	push	{r4, r5, lr}
 80063b2:	6803      	ldr	r3, [r0, #0]
 80063b4:	3301      	adds	r3, #1
 80063b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063ba:	b914      	cbnz	r4, 80063c2 <__match+0x12>
 80063bc:	6003      	str	r3, [r0, #0]
 80063be:	2001      	movs	r0, #1
 80063c0:	bd30      	pop	{r4, r5, pc}
 80063c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80063ca:	2d19      	cmp	r5, #25
 80063cc:	bf98      	it	ls
 80063ce:	3220      	addls	r2, #32
 80063d0:	42a2      	cmp	r2, r4
 80063d2:	d0f0      	beq.n	80063b6 <__match+0x6>
 80063d4:	2000      	movs	r0, #0
 80063d6:	e7f3      	b.n	80063c0 <__match+0x10>

080063d8 <__hexnan>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	2500      	movs	r5, #0
 80063de:	680b      	ldr	r3, [r1, #0]
 80063e0:	4682      	mov	sl, r0
 80063e2:	115e      	asrs	r6, r3, #5
 80063e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80063e8:	f013 031f 	ands.w	r3, r3, #31
 80063ec:	bf18      	it	ne
 80063ee:	3604      	addne	r6, #4
 80063f0:	1f37      	subs	r7, r6, #4
 80063f2:	46b9      	mov	r9, r7
 80063f4:	463c      	mov	r4, r7
 80063f6:	46ab      	mov	fp, r5
 80063f8:	b087      	sub	sp, #28
 80063fa:	4690      	mov	r8, r2
 80063fc:	6802      	ldr	r2, [r0, #0]
 80063fe:	9301      	str	r3, [sp, #4]
 8006400:	f846 5c04 	str.w	r5, [r6, #-4]
 8006404:	9502      	str	r5, [sp, #8]
 8006406:	7851      	ldrb	r1, [r2, #1]
 8006408:	1c53      	adds	r3, r2, #1
 800640a:	9303      	str	r3, [sp, #12]
 800640c:	b341      	cbz	r1, 8006460 <__hexnan+0x88>
 800640e:	4608      	mov	r0, r1
 8006410:	9205      	str	r2, [sp, #20]
 8006412:	9104      	str	r1, [sp, #16]
 8006414:	f7ff fd69 	bl	8005eea <__hexdig_fun>
 8006418:	2800      	cmp	r0, #0
 800641a:	d14f      	bne.n	80064bc <__hexnan+0xe4>
 800641c:	9904      	ldr	r1, [sp, #16]
 800641e:	9a05      	ldr	r2, [sp, #20]
 8006420:	2920      	cmp	r1, #32
 8006422:	d818      	bhi.n	8006456 <__hexnan+0x7e>
 8006424:	9b02      	ldr	r3, [sp, #8]
 8006426:	459b      	cmp	fp, r3
 8006428:	dd13      	ble.n	8006452 <__hexnan+0x7a>
 800642a:	454c      	cmp	r4, r9
 800642c:	d206      	bcs.n	800643c <__hexnan+0x64>
 800642e:	2d07      	cmp	r5, #7
 8006430:	dc04      	bgt.n	800643c <__hexnan+0x64>
 8006432:	462a      	mov	r2, r5
 8006434:	4649      	mov	r1, r9
 8006436:	4620      	mov	r0, r4
 8006438:	f7ff ffa8 	bl	800638c <L_shift>
 800643c:	4544      	cmp	r4, r8
 800643e:	d950      	bls.n	80064e2 <__hexnan+0x10a>
 8006440:	2300      	movs	r3, #0
 8006442:	f1a4 0904 	sub.w	r9, r4, #4
 8006446:	f844 3c04 	str.w	r3, [r4, #-4]
 800644a:	461d      	mov	r5, r3
 800644c:	464c      	mov	r4, r9
 800644e:	f8cd b008 	str.w	fp, [sp, #8]
 8006452:	9a03      	ldr	r2, [sp, #12]
 8006454:	e7d7      	b.n	8006406 <__hexnan+0x2e>
 8006456:	2929      	cmp	r1, #41	; 0x29
 8006458:	d156      	bne.n	8006508 <__hexnan+0x130>
 800645a:	3202      	adds	r2, #2
 800645c:	f8ca 2000 	str.w	r2, [sl]
 8006460:	f1bb 0f00 	cmp.w	fp, #0
 8006464:	d050      	beq.n	8006508 <__hexnan+0x130>
 8006466:	454c      	cmp	r4, r9
 8006468:	d206      	bcs.n	8006478 <__hexnan+0xa0>
 800646a:	2d07      	cmp	r5, #7
 800646c:	dc04      	bgt.n	8006478 <__hexnan+0xa0>
 800646e:	462a      	mov	r2, r5
 8006470:	4649      	mov	r1, r9
 8006472:	4620      	mov	r0, r4
 8006474:	f7ff ff8a 	bl	800638c <L_shift>
 8006478:	4544      	cmp	r4, r8
 800647a:	d934      	bls.n	80064e6 <__hexnan+0x10e>
 800647c:	4623      	mov	r3, r4
 800647e:	f1a8 0204 	sub.w	r2, r8, #4
 8006482:	f853 1b04 	ldr.w	r1, [r3], #4
 8006486:	429f      	cmp	r7, r3
 8006488:	f842 1f04 	str.w	r1, [r2, #4]!
 800648c:	d2f9      	bcs.n	8006482 <__hexnan+0xaa>
 800648e:	1b3b      	subs	r3, r7, r4
 8006490:	f023 0303 	bic.w	r3, r3, #3
 8006494:	3304      	adds	r3, #4
 8006496:	3401      	adds	r4, #1
 8006498:	3e03      	subs	r6, #3
 800649a:	42b4      	cmp	r4, r6
 800649c:	bf88      	it	hi
 800649e:	2304      	movhi	r3, #4
 80064a0:	2200      	movs	r2, #0
 80064a2:	4443      	add	r3, r8
 80064a4:	f843 2b04 	str.w	r2, [r3], #4
 80064a8:	429f      	cmp	r7, r3
 80064aa:	d2fb      	bcs.n	80064a4 <__hexnan+0xcc>
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	b91b      	cbnz	r3, 80064b8 <__hexnan+0xe0>
 80064b0:	4547      	cmp	r7, r8
 80064b2:	d127      	bne.n	8006504 <__hexnan+0x12c>
 80064b4:	2301      	movs	r3, #1
 80064b6:	603b      	str	r3, [r7, #0]
 80064b8:	2005      	movs	r0, #5
 80064ba:	e026      	b.n	800650a <__hexnan+0x132>
 80064bc:	3501      	adds	r5, #1
 80064be:	2d08      	cmp	r5, #8
 80064c0:	f10b 0b01 	add.w	fp, fp, #1
 80064c4:	dd06      	ble.n	80064d4 <__hexnan+0xfc>
 80064c6:	4544      	cmp	r4, r8
 80064c8:	d9c3      	bls.n	8006452 <__hexnan+0x7a>
 80064ca:	2300      	movs	r3, #0
 80064cc:	2501      	movs	r5, #1
 80064ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80064d2:	3c04      	subs	r4, #4
 80064d4:	6822      	ldr	r2, [r4, #0]
 80064d6:	f000 000f 	and.w	r0, r0, #15
 80064da:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80064de:	6022      	str	r2, [r4, #0]
 80064e0:	e7b7      	b.n	8006452 <__hexnan+0x7a>
 80064e2:	2508      	movs	r5, #8
 80064e4:	e7b5      	b.n	8006452 <__hexnan+0x7a>
 80064e6:	9b01      	ldr	r3, [sp, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d0df      	beq.n	80064ac <__hexnan+0xd4>
 80064ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064f0:	f1c3 0320 	rsb	r3, r3, #32
 80064f4:	fa22 f303 	lsr.w	r3, r2, r3
 80064f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80064fc:	401a      	ands	r2, r3
 80064fe:	f846 2c04 	str.w	r2, [r6, #-4]
 8006502:	e7d3      	b.n	80064ac <__hexnan+0xd4>
 8006504:	3f04      	subs	r7, #4
 8006506:	e7d1      	b.n	80064ac <__hexnan+0xd4>
 8006508:	2004      	movs	r0, #4
 800650a:	b007      	add	sp, #28
 800650c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006510 <_localeconv_r>:
 8006510:	4800      	ldr	r0, [pc, #0]	; (8006514 <_localeconv_r+0x4>)
 8006512:	4770      	bx	lr
 8006514:	20000164 	.word	0x20000164

08006518 <malloc>:
 8006518:	4b02      	ldr	r3, [pc, #8]	; (8006524 <malloc+0xc>)
 800651a:	4601      	mov	r1, r0
 800651c:	6818      	ldr	r0, [r3, #0]
 800651e:	f000 bd65 	b.w	8006fec <_malloc_r>
 8006522:	bf00      	nop
 8006524:	2000000c 	.word	0x2000000c

08006528 <__ascii_mbtowc>:
 8006528:	b082      	sub	sp, #8
 800652a:	b901      	cbnz	r1, 800652e <__ascii_mbtowc+0x6>
 800652c:	a901      	add	r1, sp, #4
 800652e:	b142      	cbz	r2, 8006542 <__ascii_mbtowc+0x1a>
 8006530:	b14b      	cbz	r3, 8006546 <__ascii_mbtowc+0x1e>
 8006532:	7813      	ldrb	r3, [r2, #0]
 8006534:	600b      	str	r3, [r1, #0]
 8006536:	7812      	ldrb	r2, [r2, #0]
 8006538:	1e10      	subs	r0, r2, #0
 800653a:	bf18      	it	ne
 800653c:	2001      	movne	r0, #1
 800653e:	b002      	add	sp, #8
 8006540:	4770      	bx	lr
 8006542:	4610      	mov	r0, r2
 8006544:	e7fb      	b.n	800653e <__ascii_mbtowc+0x16>
 8006546:	f06f 0001 	mvn.w	r0, #1
 800654a:	e7f8      	b.n	800653e <__ascii_mbtowc+0x16>

0800654c <memchr>:
 800654c:	4603      	mov	r3, r0
 800654e:	b510      	push	{r4, lr}
 8006550:	b2c9      	uxtb	r1, r1
 8006552:	4402      	add	r2, r0
 8006554:	4293      	cmp	r3, r2
 8006556:	4618      	mov	r0, r3
 8006558:	d101      	bne.n	800655e <memchr+0x12>
 800655a:	2000      	movs	r0, #0
 800655c:	e003      	b.n	8006566 <memchr+0x1a>
 800655e:	7804      	ldrb	r4, [r0, #0]
 8006560:	3301      	adds	r3, #1
 8006562:	428c      	cmp	r4, r1
 8006564:	d1f6      	bne.n	8006554 <memchr+0x8>
 8006566:	bd10      	pop	{r4, pc}

08006568 <memcpy>:
 8006568:	440a      	add	r2, r1
 800656a:	4291      	cmp	r1, r2
 800656c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006570:	d100      	bne.n	8006574 <memcpy+0xc>
 8006572:	4770      	bx	lr
 8006574:	b510      	push	{r4, lr}
 8006576:	f811 4b01 	ldrb.w	r4, [r1], #1
 800657a:	4291      	cmp	r1, r2
 800657c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006580:	d1f9      	bne.n	8006576 <memcpy+0xe>
 8006582:	bd10      	pop	{r4, pc}

08006584 <_Balloc>:
 8006584:	b570      	push	{r4, r5, r6, lr}
 8006586:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006588:	4604      	mov	r4, r0
 800658a:	460d      	mov	r5, r1
 800658c:	b976      	cbnz	r6, 80065ac <_Balloc+0x28>
 800658e:	2010      	movs	r0, #16
 8006590:	f7ff ffc2 	bl	8006518 <malloc>
 8006594:	4602      	mov	r2, r0
 8006596:	6260      	str	r0, [r4, #36]	; 0x24
 8006598:	b920      	cbnz	r0, 80065a4 <_Balloc+0x20>
 800659a:	2166      	movs	r1, #102	; 0x66
 800659c:	4b17      	ldr	r3, [pc, #92]	; (80065fc <_Balloc+0x78>)
 800659e:	4818      	ldr	r0, [pc, #96]	; (8006600 <_Balloc+0x7c>)
 80065a0:	f000 ff2c 	bl	80073fc <__assert_func>
 80065a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065a8:	6006      	str	r6, [r0, #0]
 80065aa:	60c6      	str	r6, [r0, #12]
 80065ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80065ae:	68f3      	ldr	r3, [r6, #12]
 80065b0:	b183      	cbz	r3, 80065d4 <_Balloc+0x50>
 80065b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065ba:	b9b8      	cbnz	r0, 80065ec <_Balloc+0x68>
 80065bc:	2101      	movs	r1, #1
 80065be:	fa01 f605 	lsl.w	r6, r1, r5
 80065c2:	1d72      	adds	r2, r6, #5
 80065c4:	4620      	mov	r0, r4
 80065c6:	0092      	lsls	r2, r2, #2
 80065c8:	f000 fc94 	bl	8006ef4 <_calloc_r>
 80065cc:	b160      	cbz	r0, 80065e8 <_Balloc+0x64>
 80065ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065d2:	e00e      	b.n	80065f2 <_Balloc+0x6e>
 80065d4:	2221      	movs	r2, #33	; 0x21
 80065d6:	2104      	movs	r1, #4
 80065d8:	4620      	mov	r0, r4
 80065da:	f000 fc8b 	bl	8006ef4 <_calloc_r>
 80065de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065e0:	60f0      	str	r0, [r6, #12]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1e4      	bne.n	80065b2 <_Balloc+0x2e>
 80065e8:	2000      	movs	r0, #0
 80065ea:	bd70      	pop	{r4, r5, r6, pc}
 80065ec:	6802      	ldr	r2, [r0, #0]
 80065ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065f2:	2300      	movs	r3, #0
 80065f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065f8:	e7f7      	b.n	80065ea <_Balloc+0x66>
 80065fa:	bf00      	nop
 80065fc:	080081a6 	.word	0x080081a6
 8006600:	080082a4 	.word	0x080082a4

08006604 <_Bfree>:
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006608:	4605      	mov	r5, r0
 800660a:	460c      	mov	r4, r1
 800660c:	b976      	cbnz	r6, 800662c <_Bfree+0x28>
 800660e:	2010      	movs	r0, #16
 8006610:	f7ff ff82 	bl	8006518 <malloc>
 8006614:	4602      	mov	r2, r0
 8006616:	6268      	str	r0, [r5, #36]	; 0x24
 8006618:	b920      	cbnz	r0, 8006624 <_Bfree+0x20>
 800661a:	218a      	movs	r1, #138	; 0x8a
 800661c:	4b08      	ldr	r3, [pc, #32]	; (8006640 <_Bfree+0x3c>)
 800661e:	4809      	ldr	r0, [pc, #36]	; (8006644 <_Bfree+0x40>)
 8006620:	f000 feec 	bl	80073fc <__assert_func>
 8006624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006628:	6006      	str	r6, [r0, #0]
 800662a:	60c6      	str	r6, [r0, #12]
 800662c:	b13c      	cbz	r4, 800663e <_Bfree+0x3a>
 800662e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006630:	6862      	ldr	r2, [r4, #4]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006638:	6021      	str	r1, [r4, #0]
 800663a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800663e:	bd70      	pop	{r4, r5, r6, pc}
 8006640:	080081a6 	.word	0x080081a6
 8006644:	080082a4 	.word	0x080082a4

08006648 <__multadd>:
 8006648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800664c:	4607      	mov	r7, r0
 800664e:	460c      	mov	r4, r1
 8006650:	461e      	mov	r6, r3
 8006652:	2000      	movs	r0, #0
 8006654:	690d      	ldr	r5, [r1, #16]
 8006656:	f101 0c14 	add.w	ip, r1, #20
 800665a:	f8dc 3000 	ldr.w	r3, [ip]
 800665e:	3001      	adds	r0, #1
 8006660:	b299      	uxth	r1, r3
 8006662:	fb02 6101 	mla	r1, r2, r1, r6
 8006666:	0c1e      	lsrs	r6, r3, #16
 8006668:	0c0b      	lsrs	r3, r1, #16
 800666a:	fb02 3306 	mla	r3, r2, r6, r3
 800666e:	b289      	uxth	r1, r1
 8006670:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006674:	4285      	cmp	r5, r0
 8006676:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800667a:	f84c 1b04 	str.w	r1, [ip], #4
 800667e:	dcec      	bgt.n	800665a <__multadd+0x12>
 8006680:	b30e      	cbz	r6, 80066c6 <__multadd+0x7e>
 8006682:	68a3      	ldr	r3, [r4, #8]
 8006684:	42ab      	cmp	r3, r5
 8006686:	dc19      	bgt.n	80066bc <__multadd+0x74>
 8006688:	6861      	ldr	r1, [r4, #4]
 800668a:	4638      	mov	r0, r7
 800668c:	3101      	adds	r1, #1
 800668e:	f7ff ff79 	bl	8006584 <_Balloc>
 8006692:	4680      	mov	r8, r0
 8006694:	b928      	cbnz	r0, 80066a2 <__multadd+0x5a>
 8006696:	4602      	mov	r2, r0
 8006698:	21b5      	movs	r1, #181	; 0xb5
 800669a:	4b0c      	ldr	r3, [pc, #48]	; (80066cc <__multadd+0x84>)
 800669c:	480c      	ldr	r0, [pc, #48]	; (80066d0 <__multadd+0x88>)
 800669e:	f000 fead 	bl	80073fc <__assert_func>
 80066a2:	6922      	ldr	r2, [r4, #16]
 80066a4:	f104 010c 	add.w	r1, r4, #12
 80066a8:	3202      	adds	r2, #2
 80066aa:	0092      	lsls	r2, r2, #2
 80066ac:	300c      	adds	r0, #12
 80066ae:	f7ff ff5b 	bl	8006568 <memcpy>
 80066b2:	4621      	mov	r1, r4
 80066b4:	4638      	mov	r0, r7
 80066b6:	f7ff ffa5 	bl	8006604 <_Bfree>
 80066ba:	4644      	mov	r4, r8
 80066bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066c0:	3501      	adds	r5, #1
 80066c2:	615e      	str	r6, [r3, #20]
 80066c4:	6125      	str	r5, [r4, #16]
 80066c6:	4620      	mov	r0, r4
 80066c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066cc:	08008218 	.word	0x08008218
 80066d0:	080082a4 	.word	0x080082a4

080066d4 <__s2b>:
 80066d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066d8:	4615      	mov	r5, r2
 80066da:	2209      	movs	r2, #9
 80066dc:	461f      	mov	r7, r3
 80066de:	3308      	adds	r3, #8
 80066e0:	460c      	mov	r4, r1
 80066e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80066e6:	4606      	mov	r6, r0
 80066e8:	2201      	movs	r2, #1
 80066ea:	2100      	movs	r1, #0
 80066ec:	429a      	cmp	r2, r3
 80066ee:	db09      	blt.n	8006704 <__s2b+0x30>
 80066f0:	4630      	mov	r0, r6
 80066f2:	f7ff ff47 	bl	8006584 <_Balloc>
 80066f6:	b940      	cbnz	r0, 800670a <__s2b+0x36>
 80066f8:	4602      	mov	r2, r0
 80066fa:	21ce      	movs	r1, #206	; 0xce
 80066fc:	4b18      	ldr	r3, [pc, #96]	; (8006760 <__s2b+0x8c>)
 80066fe:	4819      	ldr	r0, [pc, #100]	; (8006764 <__s2b+0x90>)
 8006700:	f000 fe7c 	bl	80073fc <__assert_func>
 8006704:	0052      	lsls	r2, r2, #1
 8006706:	3101      	adds	r1, #1
 8006708:	e7f0      	b.n	80066ec <__s2b+0x18>
 800670a:	9b08      	ldr	r3, [sp, #32]
 800670c:	2d09      	cmp	r5, #9
 800670e:	6143      	str	r3, [r0, #20]
 8006710:	f04f 0301 	mov.w	r3, #1
 8006714:	6103      	str	r3, [r0, #16]
 8006716:	dd16      	ble.n	8006746 <__s2b+0x72>
 8006718:	f104 0909 	add.w	r9, r4, #9
 800671c:	46c8      	mov	r8, r9
 800671e:	442c      	add	r4, r5
 8006720:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006724:	4601      	mov	r1, r0
 8006726:	220a      	movs	r2, #10
 8006728:	4630      	mov	r0, r6
 800672a:	3b30      	subs	r3, #48	; 0x30
 800672c:	f7ff ff8c 	bl	8006648 <__multadd>
 8006730:	45a0      	cmp	r8, r4
 8006732:	d1f5      	bne.n	8006720 <__s2b+0x4c>
 8006734:	f1a5 0408 	sub.w	r4, r5, #8
 8006738:	444c      	add	r4, r9
 800673a:	1b2d      	subs	r5, r5, r4
 800673c:	1963      	adds	r3, r4, r5
 800673e:	42bb      	cmp	r3, r7
 8006740:	db04      	blt.n	800674c <__s2b+0x78>
 8006742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006746:	2509      	movs	r5, #9
 8006748:	340a      	adds	r4, #10
 800674a:	e7f6      	b.n	800673a <__s2b+0x66>
 800674c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006750:	4601      	mov	r1, r0
 8006752:	220a      	movs	r2, #10
 8006754:	4630      	mov	r0, r6
 8006756:	3b30      	subs	r3, #48	; 0x30
 8006758:	f7ff ff76 	bl	8006648 <__multadd>
 800675c:	e7ee      	b.n	800673c <__s2b+0x68>
 800675e:	bf00      	nop
 8006760:	08008218 	.word	0x08008218
 8006764:	080082a4 	.word	0x080082a4

08006768 <__hi0bits>:
 8006768:	0c02      	lsrs	r2, r0, #16
 800676a:	0412      	lsls	r2, r2, #16
 800676c:	4603      	mov	r3, r0
 800676e:	b9ca      	cbnz	r2, 80067a4 <__hi0bits+0x3c>
 8006770:	0403      	lsls	r3, r0, #16
 8006772:	2010      	movs	r0, #16
 8006774:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006778:	bf04      	itt	eq
 800677a:	021b      	lsleq	r3, r3, #8
 800677c:	3008      	addeq	r0, #8
 800677e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006782:	bf04      	itt	eq
 8006784:	011b      	lsleq	r3, r3, #4
 8006786:	3004      	addeq	r0, #4
 8006788:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800678c:	bf04      	itt	eq
 800678e:	009b      	lsleq	r3, r3, #2
 8006790:	3002      	addeq	r0, #2
 8006792:	2b00      	cmp	r3, #0
 8006794:	db05      	blt.n	80067a2 <__hi0bits+0x3a>
 8006796:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800679a:	f100 0001 	add.w	r0, r0, #1
 800679e:	bf08      	it	eq
 80067a0:	2020      	moveq	r0, #32
 80067a2:	4770      	bx	lr
 80067a4:	2000      	movs	r0, #0
 80067a6:	e7e5      	b.n	8006774 <__hi0bits+0xc>

080067a8 <__lo0bits>:
 80067a8:	6803      	ldr	r3, [r0, #0]
 80067aa:	4602      	mov	r2, r0
 80067ac:	f013 0007 	ands.w	r0, r3, #7
 80067b0:	d00b      	beq.n	80067ca <__lo0bits+0x22>
 80067b2:	07d9      	lsls	r1, r3, #31
 80067b4:	d421      	bmi.n	80067fa <__lo0bits+0x52>
 80067b6:	0798      	lsls	r0, r3, #30
 80067b8:	bf49      	itett	mi
 80067ba:	085b      	lsrmi	r3, r3, #1
 80067bc:	089b      	lsrpl	r3, r3, #2
 80067be:	2001      	movmi	r0, #1
 80067c0:	6013      	strmi	r3, [r2, #0]
 80067c2:	bf5c      	itt	pl
 80067c4:	2002      	movpl	r0, #2
 80067c6:	6013      	strpl	r3, [r2, #0]
 80067c8:	4770      	bx	lr
 80067ca:	b299      	uxth	r1, r3
 80067cc:	b909      	cbnz	r1, 80067d2 <__lo0bits+0x2a>
 80067ce:	2010      	movs	r0, #16
 80067d0:	0c1b      	lsrs	r3, r3, #16
 80067d2:	b2d9      	uxtb	r1, r3
 80067d4:	b909      	cbnz	r1, 80067da <__lo0bits+0x32>
 80067d6:	3008      	adds	r0, #8
 80067d8:	0a1b      	lsrs	r3, r3, #8
 80067da:	0719      	lsls	r1, r3, #28
 80067dc:	bf04      	itt	eq
 80067de:	091b      	lsreq	r3, r3, #4
 80067e0:	3004      	addeq	r0, #4
 80067e2:	0799      	lsls	r1, r3, #30
 80067e4:	bf04      	itt	eq
 80067e6:	089b      	lsreq	r3, r3, #2
 80067e8:	3002      	addeq	r0, #2
 80067ea:	07d9      	lsls	r1, r3, #31
 80067ec:	d403      	bmi.n	80067f6 <__lo0bits+0x4e>
 80067ee:	085b      	lsrs	r3, r3, #1
 80067f0:	f100 0001 	add.w	r0, r0, #1
 80067f4:	d003      	beq.n	80067fe <__lo0bits+0x56>
 80067f6:	6013      	str	r3, [r2, #0]
 80067f8:	4770      	bx	lr
 80067fa:	2000      	movs	r0, #0
 80067fc:	4770      	bx	lr
 80067fe:	2020      	movs	r0, #32
 8006800:	4770      	bx	lr
	...

08006804 <__i2b>:
 8006804:	b510      	push	{r4, lr}
 8006806:	460c      	mov	r4, r1
 8006808:	2101      	movs	r1, #1
 800680a:	f7ff febb 	bl	8006584 <_Balloc>
 800680e:	4602      	mov	r2, r0
 8006810:	b928      	cbnz	r0, 800681e <__i2b+0x1a>
 8006812:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006816:	4b04      	ldr	r3, [pc, #16]	; (8006828 <__i2b+0x24>)
 8006818:	4804      	ldr	r0, [pc, #16]	; (800682c <__i2b+0x28>)
 800681a:	f000 fdef 	bl	80073fc <__assert_func>
 800681e:	2301      	movs	r3, #1
 8006820:	6144      	str	r4, [r0, #20]
 8006822:	6103      	str	r3, [r0, #16]
 8006824:	bd10      	pop	{r4, pc}
 8006826:	bf00      	nop
 8006828:	08008218 	.word	0x08008218
 800682c:	080082a4 	.word	0x080082a4

08006830 <__multiply>:
 8006830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006834:	4691      	mov	r9, r2
 8006836:	690a      	ldr	r2, [r1, #16]
 8006838:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800683c:	460c      	mov	r4, r1
 800683e:	429a      	cmp	r2, r3
 8006840:	bfbe      	ittt	lt
 8006842:	460b      	movlt	r3, r1
 8006844:	464c      	movlt	r4, r9
 8006846:	4699      	movlt	r9, r3
 8006848:	6927      	ldr	r7, [r4, #16]
 800684a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800684e:	68a3      	ldr	r3, [r4, #8]
 8006850:	6861      	ldr	r1, [r4, #4]
 8006852:	eb07 060a 	add.w	r6, r7, sl
 8006856:	42b3      	cmp	r3, r6
 8006858:	b085      	sub	sp, #20
 800685a:	bfb8      	it	lt
 800685c:	3101      	addlt	r1, #1
 800685e:	f7ff fe91 	bl	8006584 <_Balloc>
 8006862:	b930      	cbnz	r0, 8006872 <__multiply+0x42>
 8006864:	4602      	mov	r2, r0
 8006866:	f240 115d 	movw	r1, #349	; 0x15d
 800686a:	4b43      	ldr	r3, [pc, #268]	; (8006978 <__multiply+0x148>)
 800686c:	4843      	ldr	r0, [pc, #268]	; (800697c <__multiply+0x14c>)
 800686e:	f000 fdc5 	bl	80073fc <__assert_func>
 8006872:	f100 0514 	add.w	r5, r0, #20
 8006876:	462b      	mov	r3, r5
 8006878:	2200      	movs	r2, #0
 800687a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800687e:	4543      	cmp	r3, r8
 8006880:	d321      	bcc.n	80068c6 <__multiply+0x96>
 8006882:	f104 0314 	add.w	r3, r4, #20
 8006886:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800688a:	f109 0314 	add.w	r3, r9, #20
 800688e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006892:	9202      	str	r2, [sp, #8]
 8006894:	1b3a      	subs	r2, r7, r4
 8006896:	3a15      	subs	r2, #21
 8006898:	f022 0203 	bic.w	r2, r2, #3
 800689c:	3204      	adds	r2, #4
 800689e:	f104 0115 	add.w	r1, r4, #21
 80068a2:	428f      	cmp	r7, r1
 80068a4:	bf38      	it	cc
 80068a6:	2204      	movcc	r2, #4
 80068a8:	9201      	str	r2, [sp, #4]
 80068aa:	9a02      	ldr	r2, [sp, #8]
 80068ac:	9303      	str	r3, [sp, #12]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d80c      	bhi.n	80068cc <__multiply+0x9c>
 80068b2:	2e00      	cmp	r6, #0
 80068b4:	dd03      	ble.n	80068be <__multiply+0x8e>
 80068b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d059      	beq.n	8006972 <__multiply+0x142>
 80068be:	6106      	str	r6, [r0, #16]
 80068c0:	b005      	add	sp, #20
 80068c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068c6:	f843 2b04 	str.w	r2, [r3], #4
 80068ca:	e7d8      	b.n	800687e <__multiply+0x4e>
 80068cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80068d0:	f1ba 0f00 	cmp.w	sl, #0
 80068d4:	d023      	beq.n	800691e <__multiply+0xee>
 80068d6:	46a9      	mov	r9, r5
 80068d8:	f04f 0c00 	mov.w	ip, #0
 80068dc:	f104 0e14 	add.w	lr, r4, #20
 80068e0:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068e4:	f8d9 1000 	ldr.w	r1, [r9]
 80068e8:	fa1f fb82 	uxth.w	fp, r2
 80068ec:	b289      	uxth	r1, r1
 80068ee:	fb0a 110b 	mla	r1, sl, fp, r1
 80068f2:	4461      	add	r1, ip
 80068f4:	f8d9 c000 	ldr.w	ip, [r9]
 80068f8:	0c12      	lsrs	r2, r2, #16
 80068fa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80068fe:	fb0a c202 	mla	r2, sl, r2, ip
 8006902:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006906:	b289      	uxth	r1, r1
 8006908:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800690c:	4577      	cmp	r7, lr
 800690e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006912:	f849 1b04 	str.w	r1, [r9], #4
 8006916:	d8e3      	bhi.n	80068e0 <__multiply+0xb0>
 8006918:	9a01      	ldr	r2, [sp, #4]
 800691a:	f845 c002 	str.w	ip, [r5, r2]
 800691e:	9a03      	ldr	r2, [sp, #12]
 8006920:	3304      	adds	r3, #4
 8006922:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006926:	f1b9 0f00 	cmp.w	r9, #0
 800692a:	d020      	beq.n	800696e <__multiply+0x13e>
 800692c:	46ae      	mov	lr, r5
 800692e:	f04f 0a00 	mov.w	sl, #0
 8006932:	6829      	ldr	r1, [r5, #0]
 8006934:	f104 0c14 	add.w	ip, r4, #20
 8006938:	f8bc b000 	ldrh.w	fp, [ip]
 800693c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006940:	b289      	uxth	r1, r1
 8006942:	fb09 220b 	mla	r2, r9, fp, r2
 8006946:	4492      	add	sl, r2
 8006948:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800694c:	f84e 1b04 	str.w	r1, [lr], #4
 8006950:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006954:	f8be 1000 	ldrh.w	r1, [lr]
 8006958:	0c12      	lsrs	r2, r2, #16
 800695a:	fb09 1102 	mla	r1, r9, r2, r1
 800695e:	4567      	cmp	r7, ip
 8006960:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006964:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006968:	d8e6      	bhi.n	8006938 <__multiply+0x108>
 800696a:	9a01      	ldr	r2, [sp, #4]
 800696c:	50a9      	str	r1, [r5, r2]
 800696e:	3504      	adds	r5, #4
 8006970:	e79b      	b.n	80068aa <__multiply+0x7a>
 8006972:	3e01      	subs	r6, #1
 8006974:	e79d      	b.n	80068b2 <__multiply+0x82>
 8006976:	bf00      	nop
 8006978:	08008218 	.word	0x08008218
 800697c:	080082a4 	.word	0x080082a4

08006980 <__pow5mult>:
 8006980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006984:	4615      	mov	r5, r2
 8006986:	f012 0203 	ands.w	r2, r2, #3
 800698a:	4606      	mov	r6, r0
 800698c:	460f      	mov	r7, r1
 800698e:	d007      	beq.n	80069a0 <__pow5mult+0x20>
 8006990:	4c25      	ldr	r4, [pc, #148]	; (8006a28 <__pow5mult+0xa8>)
 8006992:	3a01      	subs	r2, #1
 8006994:	2300      	movs	r3, #0
 8006996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800699a:	f7ff fe55 	bl	8006648 <__multadd>
 800699e:	4607      	mov	r7, r0
 80069a0:	10ad      	asrs	r5, r5, #2
 80069a2:	d03d      	beq.n	8006a20 <__pow5mult+0xa0>
 80069a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80069a6:	b97c      	cbnz	r4, 80069c8 <__pow5mult+0x48>
 80069a8:	2010      	movs	r0, #16
 80069aa:	f7ff fdb5 	bl	8006518 <malloc>
 80069ae:	4602      	mov	r2, r0
 80069b0:	6270      	str	r0, [r6, #36]	; 0x24
 80069b2:	b928      	cbnz	r0, 80069c0 <__pow5mult+0x40>
 80069b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80069b8:	4b1c      	ldr	r3, [pc, #112]	; (8006a2c <__pow5mult+0xac>)
 80069ba:	481d      	ldr	r0, [pc, #116]	; (8006a30 <__pow5mult+0xb0>)
 80069bc:	f000 fd1e 	bl	80073fc <__assert_func>
 80069c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069c4:	6004      	str	r4, [r0, #0]
 80069c6:	60c4      	str	r4, [r0, #12]
 80069c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80069cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069d0:	b94c      	cbnz	r4, 80069e6 <__pow5mult+0x66>
 80069d2:	f240 2171 	movw	r1, #625	; 0x271
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7ff ff14 	bl	8006804 <__i2b>
 80069dc:	2300      	movs	r3, #0
 80069de:	4604      	mov	r4, r0
 80069e0:	f8c8 0008 	str.w	r0, [r8, #8]
 80069e4:	6003      	str	r3, [r0, #0]
 80069e6:	f04f 0900 	mov.w	r9, #0
 80069ea:	07eb      	lsls	r3, r5, #31
 80069ec:	d50a      	bpl.n	8006a04 <__pow5mult+0x84>
 80069ee:	4639      	mov	r1, r7
 80069f0:	4622      	mov	r2, r4
 80069f2:	4630      	mov	r0, r6
 80069f4:	f7ff ff1c 	bl	8006830 <__multiply>
 80069f8:	4680      	mov	r8, r0
 80069fa:	4639      	mov	r1, r7
 80069fc:	4630      	mov	r0, r6
 80069fe:	f7ff fe01 	bl	8006604 <_Bfree>
 8006a02:	4647      	mov	r7, r8
 8006a04:	106d      	asrs	r5, r5, #1
 8006a06:	d00b      	beq.n	8006a20 <__pow5mult+0xa0>
 8006a08:	6820      	ldr	r0, [r4, #0]
 8006a0a:	b938      	cbnz	r0, 8006a1c <__pow5mult+0x9c>
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	4621      	mov	r1, r4
 8006a10:	4630      	mov	r0, r6
 8006a12:	f7ff ff0d 	bl	8006830 <__multiply>
 8006a16:	6020      	str	r0, [r4, #0]
 8006a18:	f8c0 9000 	str.w	r9, [r0]
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	e7e4      	b.n	80069ea <__pow5mult+0x6a>
 8006a20:	4638      	mov	r0, r7
 8006a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a26:	bf00      	nop
 8006a28:	080083f0 	.word	0x080083f0
 8006a2c:	080081a6 	.word	0x080081a6
 8006a30:	080082a4 	.word	0x080082a4

08006a34 <__lshift>:
 8006a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a38:	460c      	mov	r4, r1
 8006a3a:	4607      	mov	r7, r0
 8006a3c:	4691      	mov	r9, r2
 8006a3e:	6923      	ldr	r3, [r4, #16]
 8006a40:	6849      	ldr	r1, [r1, #4]
 8006a42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a46:	68a3      	ldr	r3, [r4, #8]
 8006a48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a4c:	f108 0601 	add.w	r6, r8, #1
 8006a50:	42b3      	cmp	r3, r6
 8006a52:	db0b      	blt.n	8006a6c <__lshift+0x38>
 8006a54:	4638      	mov	r0, r7
 8006a56:	f7ff fd95 	bl	8006584 <_Balloc>
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	b948      	cbnz	r0, 8006a72 <__lshift+0x3e>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a64:	4b29      	ldr	r3, [pc, #164]	; (8006b0c <__lshift+0xd8>)
 8006a66:	482a      	ldr	r0, [pc, #168]	; (8006b10 <__lshift+0xdc>)
 8006a68:	f000 fcc8 	bl	80073fc <__assert_func>
 8006a6c:	3101      	adds	r1, #1
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	e7ee      	b.n	8006a50 <__lshift+0x1c>
 8006a72:	2300      	movs	r3, #0
 8006a74:	f100 0114 	add.w	r1, r0, #20
 8006a78:	f100 0210 	add.w	r2, r0, #16
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	4553      	cmp	r3, sl
 8006a80:	db37      	blt.n	8006af2 <__lshift+0xbe>
 8006a82:	6920      	ldr	r0, [r4, #16]
 8006a84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a88:	f104 0314 	add.w	r3, r4, #20
 8006a8c:	f019 091f 	ands.w	r9, r9, #31
 8006a90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a98:	d02f      	beq.n	8006afa <__lshift+0xc6>
 8006a9a:	468a      	mov	sl, r1
 8006a9c:	f04f 0c00 	mov.w	ip, #0
 8006aa0:	f1c9 0e20 	rsb	lr, r9, #32
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	fa02 f209 	lsl.w	r2, r2, r9
 8006aaa:	ea42 020c 	orr.w	r2, r2, ip
 8006aae:	f84a 2b04 	str.w	r2, [sl], #4
 8006ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab6:	4298      	cmp	r0, r3
 8006ab8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006abc:	d8f2      	bhi.n	8006aa4 <__lshift+0x70>
 8006abe:	1b03      	subs	r3, r0, r4
 8006ac0:	3b15      	subs	r3, #21
 8006ac2:	f023 0303 	bic.w	r3, r3, #3
 8006ac6:	3304      	adds	r3, #4
 8006ac8:	f104 0215 	add.w	r2, r4, #21
 8006acc:	4290      	cmp	r0, r2
 8006ace:	bf38      	it	cc
 8006ad0:	2304      	movcc	r3, #4
 8006ad2:	f841 c003 	str.w	ip, [r1, r3]
 8006ad6:	f1bc 0f00 	cmp.w	ip, #0
 8006ada:	d001      	beq.n	8006ae0 <__lshift+0xac>
 8006adc:	f108 0602 	add.w	r6, r8, #2
 8006ae0:	3e01      	subs	r6, #1
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	612e      	str	r6, [r5, #16]
 8006ae8:	f7ff fd8c 	bl	8006604 <_Bfree>
 8006aec:	4628      	mov	r0, r5
 8006aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006af6:	3301      	adds	r3, #1
 8006af8:	e7c1      	b.n	8006a7e <__lshift+0x4a>
 8006afa:	3904      	subs	r1, #4
 8006afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b00:	4298      	cmp	r0, r3
 8006b02:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b06:	d8f9      	bhi.n	8006afc <__lshift+0xc8>
 8006b08:	e7ea      	b.n	8006ae0 <__lshift+0xac>
 8006b0a:	bf00      	nop
 8006b0c:	08008218 	.word	0x08008218
 8006b10:	080082a4 	.word	0x080082a4

08006b14 <__mcmp>:
 8006b14:	4603      	mov	r3, r0
 8006b16:	690a      	ldr	r2, [r1, #16]
 8006b18:	6900      	ldr	r0, [r0, #16]
 8006b1a:	b530      	push	{r4, r5, lr}
 8006b1c:	1a80      	subs	r0, r0, r2
 8006b1e:	d10d      	bne.n	8006b3c <__mcmp+0x28>
 8006b20:	3314      	adds	r3, #20
 8006b22:	3114      	adds	r1, #20
 8006b24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b34:	4295      	cmp	r5, r2
 8006b36:	d002      	beq.n	8006b3e <__mcmp+0x2a>
 8006b38:	d304      	bcc.n	8006b44 <__mcmp+0x30>
 8006b3a:	2001      	movs	r0, #1
 8006b3c:	bd30      	pop	{r4, r5, pc}
 8006b3e:	42a3      	cmp	r3, r4
 8006b40:	d3f4      	bcc.n	8006b2c <__mcmp+0x18>
 8006b42:	e7fb      	b.n	8006b3c <__mcmp+0x28>
 8006b44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b48:	e7f8      	b.n	8006b3c <__mcmp+0x28>
	...

08006b4c <__mdiff>:
 8006b4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b50:	460d      	mov	r5, r1
 8006b52:	4607      	mov	r7, r0
 8006b54:	4611      	mov	r1, r2
 8006b56:	4628      	mov	r0, r5
 8006b58:	4614      	mov	r4, r2
 8006b5a:	f7ff ffdb 	bl	8006b14 <__mcmp>
 8006b5e:	1e06      	subs	r6, r0, #0
 8006b60:	d111      	bne.n	8006b86 <__mdiff+0x3a>
 8006b62:	4631      	mov	r1, r6
 8006b64:	4638      	mov	r0, r7
 8006b66:	f7ff fd0d 	bl	8006584 <_Balloc>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	b928      	cbnz	r0, 8006b7a <__mdiff+0x2e>
 8006b6e:	f240 2132 	movw	r1, #562	; 0x232
 8006b72:	4b3a      	ldr	r3, [pc, #232]	; (8006c5c <__mdiff+0x110>)
 8006b74:	483a      	ldr	r0, [pc, #232]	; (8006c60 <__mdiff+0x114>)
 8006b76:	f000 fc41 	bl	80073fc <__assert_func>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006b80:	4610      	mov	r0, r2
 8006b82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b86:	bfa4      	itt	ge
 8006b88:	4623      	movge	r3, r4
 8006b8a:	462c      	movge	r4, r5
 8006b8c:	4638      	mov	r0, r7
 8006b8e:	6861      	ldr	r1, [r4, #4]
 8006b90:	bfa6      	itte	ge
 8006b92:	461d      	movge	r5, r3
 8006b94:	2600      	movge	r6, #0
 8006b96:	2601      	movlt	r6, #1
 8006b98:	f7ff fcf4 	bl	8006584 <_Balloc>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	b918      	cbnz	r0, 8006ba8 <__mdiff+0x5c>
 8006ba0:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006ba4:	4b2d      	ldr	r3, [pc, #180]	; (8006c5c <__mdiff+0x110>)
 8006ba6:	e7e5      	b.n	8006b74 <__mdiff+0x28>
 8006ba8:	f102 0814 	add.w	r8, r2, #20
 8006bac:	46c2      	mov	sl, r8
 8006bae:	f04f 0c00 	mov.w	ip, #0
 8006bb2:	6927      	ldr	r7, [r4, #16]
 8006bb4:	60c6      	str	r6, [r0, #12]
 8006bb6:	692e      	ldr	r6, [r5, #16]
 8006bb8:	f104 0014 	add.w	r0, r4, #20
 8006bbc:	f105 0914 	add.w	r9, r5, #20
 8006bc0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006bc4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bc8:	3410      	adds	r4, #16
 8006bca:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006bce:	f859 3b04 	ldr.w	r3, [r9], #4
 8006bd2:	fa1f f18b 	uxth.w	r1, fp
 8006bd6:	448c      	add	ip, r1
 8006bd8:	b299      	uxth	r1, r3
 8006bda:	0c1b      	lsrs	r3, r3, #16
 8006bdc:	ebac 0101 	sub.w	r1, ip, r1
 8006be0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006be4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006be8:	b289      	uxth	r1, r1
 8006bea:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006bee:	454e      	cmp	r6, r9
 8006bf0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006bf4:	f84a 3b04 	str.w	r3, [sl], #4
 8006bf8:	d8e7      	bhi.n	8006bca <__mdiff+0x7e>
 8006bfa:	1b73      	subs	r3, r6, r5
 8006bfc:	3b15      	subs	r3, #21
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	3515      	adds	r5, #21
 8006c04:	3304      	adds	r3, #4
 8006c06:	42ae      	cmp	r6, r5
 8006c08:	bf38      	it	cc
 8006c0a:	2304      	movcc	r3, #4
 8006c0c:	4418      	add	r0, r3
 8006c0e:	4443      	add	r3, r8
 8006c10:	461e      	mov	r6, r3
 8006c12:	4605      	mov	r5, r0
 8006c14:	4575      	cmp	r5, lr
 8006c16:	d30e      	bcc.n	8006c36 <__mdiff+0xea>
 8006c18:	f10e 0103 	add.w	r1, lr, #3
 8006c1c:	1a09      	subs	r1, r1, r0
 8006c1e:	f021 0103 	bic.w	r1, r1, #3
 8006c22:	3803      	subs	r0, #3
 8006c24:	4586      	cmp	lr, r0
 8006c26:	bf38      	it	cc
 8006c28:	2100      	movcc	r1, #0
 8006c2a:	4419      	add	r1, r3
 8006c2c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006c30:	b18b      	cbz	r3, 8006c56 <__mdiff+0x10a>
 8006c32:	6117      	str	r7, [r2, #16]
 8006c34:	e7a4      	b.n	8006b80 <__mdiff+0x34>
 8006c36:	f855 8b04 	ldr.w	r8, [r5], #4
 8006c3a:	fa1f f188 	uxth.w	r1, r8
 8006c3e:	4461      	add	r1, ip
 8006c40:	140c      	asrs	r4, r1, #16
 8006c42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c46:	b289      	uxth	r1, r1
 8006c48:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006c4c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006c50:	f846 1b04 	str.w	r1, [r6], #4
 8006c54:	e7de      	b.n	8006c14 <__mdiff+0xc8>
 8006c56:	3f01      	subs	r7, #1
 8006c58:	e7e8      	b.n	8006c2c <__mdiff+0xe0>
 8006c5a:	bf00      	nop
 8006c5c:	08008218 	.word	0x08008218
 8006c60:	080082a4 	.word	0x080082a4

08006c64 <__ulp>:
 8006c64:	4b11      	ldr	r3, [pc, #68]	; (8006cac <__ulp+0x48>)
 8006c66:	400b      	ands	r3, r1
 8006c68:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	dd02      	ble.n	8006c76 <__ulp+0x12>
 8006c70:	2000      	movs	r0, #0
 8006c72:	4619      	mov	r1, r3
 8006c74:	4770      	bx	lr
 8006c76:	425b      	negs	r3, r3
 8006c78:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006c7c:	f04f 0000 	mov.w	r0, #0
 8006c80:	f04f 0100 	mov.w	r1, #0
 8006c84:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c88:	da04      	bge.n	8006c94 <__ulp+0x30>
 8006c8a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006c8e:	fa43 f102 	asr.w	r1, r3, r2
 8006c92:	4770      	bx	lr
 8006c94:	f1a2 0314 	sub.w	r3, r2, #20
 8006c98:	2b1e      	cmp	r3, #30
 8006c9a:	bfd6      	itet	le
 8006c9c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006ca0:	2301      	movgt	r3, #1
 8006ca2:	fa22 f303 	lsrle.w	r3, r2, r3
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	7ff00000 	.word	0x7ff00000

08006cb0 <__b2d>:
 8006cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cb4:	6907      	ldr	r7, [r0, #16]
 8006cb6:	f100 0914 	add.w	r9, r0, #20
 8006cba:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8006cbe:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8006cc2:	f1a7 0804 	sub.w	r8, r7, #4
 8006cc6:	4630      	mov	r0, r6
 8006cc8:	f7ff fd4e 	bl	8006768 <__hi0bits>
 8006ccc:	f1c0 0320 	rsb	r3, r0, #32
 8006cd0:	280a      	cmp	r0, #10
 8006cd2:	600b      	str	r3, [r1, #0]
 8006cd4:	491f      	ldr	r1, [pc, #124]	; (8006d54 <__b2d+0xa4>)
 8006cd6:	dc17      	bgt.n	8006d08 <__b2d+0x58>
 8006cd8:	45c1      	cmp	r9, r8
 8006cda:	bf28      	it	cs
 8006cdc:	2200      	movcs	r2, #0
 8006cde:	f1c0 0c0b 	rsb	ip, r0, #11
 8006ce2:	fa26 f30c 	lsr.w	r3, r6, ip
 8006ce6:	bf38      	it	cc
 8006ce8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006cec:	ea43 0501 	orr.w	r5, r3, r1
 8006cf0:	f100 0315 	add.w	r3, r0, #21
 8006cf4:	fa06 f303 	lsl.w	r3, r6, r3
 8006cf8:	fa22 f20c 	lsr.w	r2, r2, ip
 8006cfc:	ea43 0402 	orr.w	r4, r3, r2
 8006d00:	4620      	mov	r0, r4
 8006d02:	4629      	mov	r1, r5
 8006d04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d08:	45c1      	cmp	r9, r8
 8006d0a:	bf2e      	itee	cs
 8006d0c:	2200      	movcs	r2, #0
 8006d0e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8006d12:	f1a7 0808 	subcc.w	r8, r7, #8
 8006d16:	f1b0 030b 	subs.w	r3, r0, #11
 8006d1a:	d016      	beq.n	8006d4a <__b2d+0x9a>
 8006d1c:	f1c3 0720 	rsb	r7, r3, #32
 8006d20:	fa22 f107 	lsr.w	r1, r2, r7
 8006d24:	45c8      	cmp	r8, r9
 8006d26:	fa06 f603 	lsl.w	r6, r6, r3
 8006d2a:	ea46 0601 	orr.w	r6, r6, r1
 8006d2e:	bf94      	ite	ls
 8006d30:	2100      	movls	r1, #0
 8006d32:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8006d36:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8006d3a:	fa02 f003 	lsl.w	r0, r2, r3
 8006d3e:	40f9      	lsrs	r1, r7
 8006d40:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006d44:	ea40 0401 	orr.w	r4, r0, r1
 8006d48:	e7da      	b.n	8006d00 <__b2d+0x50>
 8006d4a:	4614      	mov	r4, r2
 8006d4c:	ea46 0501 	orr.w	r5, r6, r1
 8006d50:	e7d6      	b.n	8006d00 <__b2d+0x50>
 8006d52:	bf00      	nop
 8006d54:	3ff00000 	.word	0x3ff00000

08006d58 <__d2b>:
 8006d58:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006d62:	4690      	mov	r8, r2
 8006d64:	461d      	mov	r5, r3
 8006d66:	f7ff fc0d 	bl	8006584 <_Balloc>
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	b930      	cbnz	r0, 8006d7c <__d2b+0x24>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	f240 310a 	movw	r1, #778	; 0x30a
 8006d74:	4b24      	ldr	r3, [pc, #144]	; (8006e08 <__d2b+0xb0>)
 8006d76:	4825      	ldr	r0, [pc, #148]	; (8006e0c <__d2b+0xb4>)
 8006d78:	f000 fb40 	bl	80073fc <__assert_func>
 8006d7c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006d80:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006d84:	bb2d      	cbnz	r5, 8006dd2 <__d2b+0x7a>
 8006d86:	9301      	str	r3, [sp, #4]
 8006d88:	f1b8 0300 	subs.w	r3, r8, #0
 8006d8c:	d026      	beq.n	8006ddc <__d2b+0x84>
 8006d8e:	4668      	mov	r0, sp
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	f7ff fd09 	bl	80067a8 <__lo0bits>
 8006d96:	9900      	ldr	r1, [sp, #0]
 8006d98:	b1f0      	cbz	r0, 8006dd8 <__d2b+0x80>
 8006d9a:	9a01      	ldr	r2, [sp, #4]
 8006d9c:	f1c0 0320 	rsb	r3, r0, #32
 8006da0:	fa02 f303 	lsl.w	r3, r2, r3
 8006da4:	430b      	orrs	r3, r1
 8006da6:	40c2      	lsrs	r2, r0
 8006da8:	6163      	str	r3, [r4, #20]
 8006daa:	9201      	str	r2, [sp, #4]
 8006dac:	9b01      	ldr	r3, [sp, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	bf14      	ite	ne
 8006db2:	2102      	movne	r1, #2
 8006db4:	2101      	moveq	r1, #1
 8006db6:	61a3      	str	r3, [r4, #24]
 8006db8:	6121      	str	r1, [r4, #16]
 8006dba:	b1c5      	cbz	r5, 8006dee <__d2b+0x96>
 8006dbc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006dc0:	4405      	add	r5, r0
 8006dc2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006dc6:	603d      	str	r5, [r7, #0]
 8006dc8:	6030      	str	r0, [r6, #0]
 8006dca:	4620      	mov	r0, r4
 8006dcc:	b002      	add	sp, #8
 8006dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006dd6:	e7d6      	b.n	8006d86 <__d2b+0x2e>
 8006dd8:	6161      	str	r1, [r4, #20]
 8006dda:	e7e7      	b.n	8006dac <__d2b+0x54>
 8006ddc:	a801      	add	r0, sp, #4
 8006dde:	f7ff fce3 	bl	80067a8 <__lo0bits>
 8006de2:	2101      	movs	r1, #1
 8006de4:	9b01      	ldr	r3, [sp, #4]
 8006de6:	6121      	str	r1, [r4, #16]
 8006de8:	6163      	str	r3, [r4, #20]
 8006dea:	3020      	adds	r0, #32
 8006dec:	e7e5      	b.n	8006dba <__d2b+0x62>
 8006dee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006df2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006df6:	6038      	str	r0, [r7, #0]
 8006df8:	6918      	ldr	r0, [r3, #16]
 8006dfa:	f7ff fcb5 	bl	8006768 <__hi0bits>
 8006dfe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006e02:	6031      	str	r1, [r6, #0]
 8006e04:	e7e1      	b.n	8006dca <__d2b+0x72>
 8006e06:	bf00      	nop
 8006e08:	08008218 	.word	0x08008218
 8006e0c:	080082a4 	.word	0x080082a4

08006e10 <__ratio>:
 8006e10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e14:	4688      	mov	r8, r1
 8006e16:	4669      	mov	r1, sp
 8006e18:	4681      	mov	r9, r0
 8006e1a:	f7ff ff49 	bl	8006cb0 <__b2d>
 8006e1e:	460f      	mov	r7, r1
 8006e20:	4604      	mov	r4, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	4640      	mov	r0, r8
 8006e26:	a901      	add	r1, sp, #4
 8006e28:	f7ff ff42 	bl	8006cb0 <__b2d>
 8006e2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e30:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006e34:	468b      	mov	fp, r1
 8006e36:	eba3 0c02 	sub.w	ip, r3, r2
 8006e3a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006e3e:	1a9b      	subs	r3, r3, r2
 8006e40:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	bfd5      	itete	le
 8006e48:	460a      	movle	r2, r1
 8006e4a:	462a      	movgt	r2, r5
 8006e4c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e50:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e54:	bfd8      	it	le
 8006e56:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006e5a:	465b      	mov	r3, fp
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	4639      	mov	r1, r7
 8006e60:	4620      	mov	r0, r4
 8006e62:	f7f9 fc7b 	bl	800075c <__aeabi_ddiv>
 8006e66:	b003      	add	sp, #12
 8006e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e6c <__copybits>:
 8006e6c:	3901      	subs	r1, #1
 8006e6e:	b570      	push	{r4, r5, r6, lr}
 8006e70:	1149      	asrs	r1, r1, #5
 8006e72:	6914      	ldr	r4, [r2, #16]
 8006e74:	3101      	adds	r1, #1
 8006e76:	f102 0314 	add.w	r3, r2, #20
 8006e7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006e7e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006e82:	1f05      	subs	r5, r0, #4
 8006e84:	42a3      	cmp	r3, r4
 8006e86:	d30c      	bcc.n	8006ea2 <__copybits+0x36>
 8006e88:	1aa3      	subs	r3, r4, r2
 8006e8a:	3b11      	subs	r3, #17
 8006e8c:	f023 0303 	bic.w	r3, r3, #3
 8006e90:	3211      	adds	r2, #17
 8006e92:	42a2      	cmp	r2, r4
 8006e94:	bf88      	it	hi
 8006e96:	2300      	movhi	r3, #0
 8006e98:	4418      	add	r0, r3
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	4288      	cmp	r0, r1
 8006e9e:	d305      	bcc.n	8006eac <__copybits+0x40>
 8006ea0:	bd70      	pop	{r4, r5, r6, pc}
 8006ea2:	f853 6b04 	ldr.w	r6, [r3], #4
 8006ea6:	f845 6f04 	str.w	r6, [r5, #4]!
 8006eaa:	e7eb      	b.n	8006e84 <__copybits+0x18>
 8006eac:	f840 3b04 	str.w	r3, [r0], #4
 8006eb0:	e7f4      	b.n	8006e9c <__copybits+0x30>

08006eb2 <__any_on>:
 8006eb2:	f100 0214 	add.w	r2, r0, #20
 8006eb6:	6900      	ldr	r0, [r0, #16]
 8006eb8:	114b      	asrs	r3, r1, #5
 8006eba:	4298      	cmp	r0, r3
 8006ebc:	b510      	push	{r4, lr}
 8006ebe:	db11      	blt.n	8006ee4 <__any_on+0x32>
 8006ec0:	dd0a      	ble.n	8006ed8 <__any_on+0x26>
 8006ec2:	f011 011f 	ands.w	r1, r1, #31
 8006ec6:	d007      	beq.n	8006ed8 <__any_on+0x26>
 8006ec8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006ecc:	fa24 f001 	lsr.w	r0, r4, r1
 8006ed0:	fa00 f101 	lsl.w	r1, r0, r1
 8006ed4:	428c      	cmp	r4, r1
 8006ed6:	d10b      	bne.n	8006ef0 <__any_on+0x3e>
 8006ed8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d803      	bhi.n	8006ee8 <__any_on+0x36>
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	bd10      	pop	{r4, pc}
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	e7f7      	b.n	8006ed8 <__any_on+0x26>
 8006ee8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006eec:	2900      	cmp	r1, #0
 8006eee:	d0f5      	beq.n	8006edc <__any_on+0x2a>
 8006ef0:	2001      	movs	r0, #1
 8006ef2:	e7f6      	b.n	8006ee2 <__any_on+0x30>

08006ef4 <_calloc_r>:
 8006ef4:	b570      	push	{r4, r5, r6, lr}
 8006ef6:	fba1 5402 	umull	r5, r4, r1, r2
 8006efa:	b934      	cbnz	r4, 8006f0a <_calloc_r+0x16>
 8006efc:	4629      	mov	r1, r5
 8006efe:	f000 f875 	bl	8006fec <_malloc_r>
 8006f02:	4606      	mov	r6, r0
 8006f04:	b928      	cbnz	r0, 8006f12 <_calloc_r+0x1e>
 8006f06:	4630      	mov	r0, r6
 8006f08:	bd70      	pop	{r4, r5, r6, pc}
 8006f0a:	220c      	movs	r2, #12
 8006f0c:	2600      	movs	r6, #0
 8006f0e:	6002      	str	r2, [r0, #0]
 8006f10:	e7f9      	b.n	8006f06 <_calloc_r+0x12>
 8006f12:	462a      	mov	r2, r5
 8006f14:	4621      	mov	r1, r4
 8006f16:	f7fc fbf1 	bl	80036fc <memset>
 8006f1a:	e7f4      	b.n	8006f06 <_calloc_r+0x12>

08006f1c <_free_r>:
 8006f1c:	b538      	push	{r3, r4, r5, lr}
 8006f1e:	4605      	mov	r5, r0
 8006f20:	2900      	cmp	r1, #0
 8006f22:	d040      	beq.n	8006fa6 <_free_r+0x8a>
 8006f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f28:	1f0c      	subs	r4, r1, #4
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	bfb8      	it	lt
 8006f2e:	18e4      	addlt	r4, r4, r3
 8006f30:	f000 faae 	bl	8007490 <__malloc_lock>
 8006f34:	4a1c      	ldr	r2, [pc, #112]	; (8006fa8 <_free_r+0x8c>)
 8006f36:	6813      	ldr	r3, [r2, #0]
 8006f38:	b933      	cbnz	r3, 8006f48 <_free_r+0x2c>
 8006f3a:	6063      	str	r3, [r4, #4]
 8006f3c:	6014      	str	r4, [r2, #0]
 8006f3e:	4628      	mov	r0, r5
 8006f40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f44:	f000 baaa 	b.w	800749c <__malloc_unlock>
 8006f48:	42a3      	cmp	r3, r4
 8006f4a:	d908      	bls.n	8006f5e <_free_r+0x42>
 8006f4c:	6820      	ldr	r0, [r4, #0]
 8006f4e:	1821      	adds	r1, r4, r0
 8006f50:	428b      	cmp	r3, r1
 8006f52:	bf01      	itttt	eq
 8006f54:	6819      	ldreq	r1, [r3, #0]
 8006f56:	685b      	ldreq	r3, [r3, #4]
 8006f58:	1809      	addeq	r1, r1, r0
 8006f5a:	6021      	streq	r1, [r4, #0]
 8006f5c:	e7ed      	b.n	8006f3a <_free_r+0x1e>
 8006f5e:	461a      	mov	r2, r3
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	b10b      	cbz	r3, 8006f68 <_free_r+0x4c>
 8006f64:	42a3      	cmp	r3, r4
 8006f66:	d9fa      	bls.n	8006f5e <_free_r+0x42>
 8006f68:	6811      	ldr	r1, [r2, #0]
 8006f6a:	1850      	adds	r0, r2, r1
 8006f6c:	42a0      	cmp	r0, r4
 8006f6e:	d10b      	bne.n	8006f88 <_free_r+0x6c>
 8006f70:	6820      	ldr	r0, [r4, #0]
 8006f72:	4401      	add	r1, r0
 8006f74:	1850      	adds	r0, r2, r1
 8006f76:	4283      	cmp	r3, r0
 8006f78:	6011      	str	r1, [r2, #0]
 8006f7a:	d1e0      	bne.n	8006f3e <_free_r+0x22>
 8006f7c:	6818      	ldr	r0, [r3, #0]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	4401      	add	r1, r0
 8006f82:	6011      	str	r1, [r2, #0]
 8006f84:	6053      	str	r3, [r2, #4]
 8006f86:	e7da      	b.n	8006f3e <_free_r+0x22>
 8006f88:	d902      	bls.n	8006f90 <_free_r+0x74>
 8006f8a:	230c      	movs	r3, #12
 8006f8c:	602b      	str	r3, [r5, #0]
 8006f8e:	e7d6      	b.n	8006f3e <_free_r+0x22>
 8006f90:	6820      	ldr	r0, [r4, #0]
 8006f92:	1821      	adds	r1, r4, r0
 8006f94:	428b      	cmp	r3, r1
 8006f96:	bf01      	itttt	eq
 8006f98:	6819      	ldreq	r1, [r3, #0]
 8006f9a:	685b      	ldreq	r3, [r3, #4]
 8006f9c:	1809      	addeq	r1, r1, r0
 8006f9e:	6021      	streq	r1, [r4, #0]
 8006fa0:	6063      	str	r3, [r4, #4]
 8006fa2:	6054      	str	r4, [r2, #4]
 8006fa4:	e7cb      	b.n	8006f3e <_free_r+0x22>
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	2000026c 	.word	0x2000026c

08006fac <sbrk_aligned>:
 8006fac:	b570      	push	{r4, r5, r6, lr}
 8006fae:	4e0e      	ldr	r6, [pc, #56]	; (8006fe8 <sbrk_aligned+0x3c>)
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	6831      	ldr	r1, [r6, #0]
 8006fb4:	4605      	mov	r5, r0
 8006fb6:	b911      	cbnz	r1, 8006fbe <sbrk_aligned+0x12>
 8006fb8:	f000 f9ee 	bl	8007398 <_sbrk_r>
 8006fbc:	6030      	str	r0, [r6, #0]
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	f000 f9e9 	bl	8007398 <_sbrk_r>
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	d00a      	beq.n	8006fe0 <sbrk_aligned+0x34>
 8006fca:	1cc4      	adds	r4, r0, #3
 8006fcc:	f024 0403 	bic.w	r4, r4, #3
 8006fd0:	42a0      	cmp	r0, r4
 8006fd2:	d007      	beq.n	8006fe4 <sbrk_aligned+0x38>
 8006fd4:	1a21      	subs	r1, r4, r0
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	f000 f9de 	bl	8007398 <_sbrk_r>
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d101      	bne.n	8006fe4 <sbrk_aligned+0x38>
 8006fe0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006fe4:	4620      	mov	r0, r4
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	20000270 	.word	0x20000270

08006fec <_malloc_r>:
 8006fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff0:	1ccd      	adds	r5, r1, #3
 8006ff2:	f025 0503 	bic.w	r5, r5, #3
 8006ff6:	3508      	adds	r5, #8
 8006ff8:	2d0c      	cmp	r5, #12
 8006ffa:	bf38      	it	cc
 8006ffc:	250c      	movcc	r5, #12
 8006ffe:	2d00      	cmp	r5, #0
 8007000:	4607      	mov	r7, r0
 8007002:	db01      	blt.n	8007008 <_malloc_r+0x1c>
 8007004:	42a9      	cmp	r1, r5
 8007006:	d905      	bls.n	8007014 <_malloc_r+0x28>
 8007008:	230c      	movs	r3, #12
 800700a:	2600      	movs	r6, #0
 800700c:	603b      	str	r3, [r7, #0]
 800700e:	4630      	mov	r0, r6
 8007010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007014:	4e2e      	ldr	r6, [pc, #184]	; (80070d0 <_malloc_r+0xe4>)
 8007016:	f000 fa3b 	bl	8007490 <__malloc_lock>
 800701a:	6833      	ldr	r3, [r6, #0]
 800701c:	461c      	mov	r4, r3
 800701e:	bb34      	cbnz	r4, 800706e <_malloc_r+0x82>
 8007020:	4629      	mov	r1, r5
 8007022:	4638      	mov	r0, r7
 8007024:	f7ff ffc2 	bl	8006fac <sbrk_aligned>
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	4604      	mov	r4, r0
 800702c:	d14d      	bne.n	80070ca <_malloc_r+0xde>
 800702e:	6834      	ldr	r4, [r6, #0]
 8007030:	4626      	mov	r6, r4
 8007032:	2e00      	cmp	r6, #0
 8007034:	d140      	bne.n	80070b8 <_malloc_r+0xcc>
 8007036:	6823      	ldr	r3, [r4, #0]
 8007038:	4631      	mov	r1, r6
 800703a:	4638      	mov	r0, r7
 800703c:	eb04 0803 	add.w	r8, r4, r3
 8007040:	f000 f9aa 	bl	8007398 <_sbrk_r>
 8007044:	4580      	cmp	r8, r0
 8007046:	d13a      	bne.n	80070be <_malloc_r+0xd2>
 8007048:	6821      	ldr	r1, [r4, #0]
 800704a:	3503      	adds	r5, #3
 800704c:	1a6d      	subs	r5, r5, r1
 800704e:	f025 0503 	bic.w	r5, r5, #3
 8007052:	3508      	adds	r5, #8
 8007054:	2d0c      	cmp	r5, #12
 8007056:	bf38      	it	cc
 8007058:	250c      	movcc	r5, #12
 800705a:	4638      	mov	r0, r7
 800705c:	4629      	mov	r1, r5
 800705e:	f7ff ffa5 	bl	8006fac <sbrk_aligned>
 8007062:	3001      	adds	r0, #1
 8007064:	d02b      	beq.n	80070be <_malloc_r+0xd2>
 8007066:	6823      	ldr	r3, [r4, #0]
 8007068:	442b      	add	r3, r5
 800706a:	6023      	str	r3, [r4, #0]
 800706c:	e00e      	b.n	800708c <_malloc_r+0xa0>
 800706e:	6822      	ldr	r2, [r4, #0]
 8007070:	1b52      	subs	r2, r2, r5
 8007072:	d41e      	bmi.n	80070b2 <_malloc_r+0xc6>
 8007074:	2a0b      	cmp	r2, #11
 8007076:	d916      	bls.n	80070a6 <_malloc_r+0xba>
 8007078:	1961      	adds	r1, r4, r5
 800707a:	42a3      	cmp	r3, r4
 800707c:	6025      	str	r5, [r4, #0]
 800707e:	bf18      	it	ne
 8007080:	6059      	strne	r1, [r3, #4]
 8007082:	6863      	ldr	r3, [r4, #4]
 8007084:	bf08      	it	eq
 8007086:	6031      	streq	r1, [r6, #0]
 8007088:	5162      	str	r2, [r4, r5]
 800708a:	604b      	str	r3, [r1, #4]
 800708c:	4638      	mov	r0, r7
 800708e:	f104 060b 	add.w	r6, r4, #11
 8007092:	f000 fa03 	bl	800749c <__malloc_unlock>
 8007096:	f026 0607 	bic.w	r6, r6, #7
 800709a:	1d23      	adds	r3, r4, #4
 800709c:	1af2      	subs	r2, r6, r3
 800709e:	d0b6      	beq.n	800700e <_malloc_r+0x22>
 80070a0:	1b9b      	subs	r3, r3, r6
 80070a2:	50a3      	str	r3, [r4, r2]
 80070a4:	e7b3      	b.n	800700e <_malloc_r+0x22>
 80070a6:	6862      	ldr	r2, [r4, #4]
 80070a8:	42a3      	cmp	r3, r4
 80070aa:	bf0c      	ite	eq
 80070ac:	6032      	streq	r2, [r6, #0]
 80070ae:	605a      	strne	r2, [r3, #4]
 80070b0:	e7ec      	b.n	800708c <_malloc_r+0xa0>
 80070b2:	4623      	mov	r3, r4
 80070b4:	6864      	ldr	r4, [r4, #4]
 80070b6:	e7b2      	b.n	800701e <_malloc_r+0x32>
 80070b8:	4634      	mov	r4, r6
 80070ba:	6876      	ldr	r6, [r6, #4]
 80070bc:	e7b9      	b.n	8007032 <_malloc_r+0x46>
 80070be:	230c      	movs	r3, #12
 80070c0:	4638      	mov	r0, r7
 80070c2:	603b      	str	r3, [r7, #0]
 80070c4:	f000 f9ea 	bl	800749c <__malloc_unlock>
 80070c8:	e7a1      	b.n	800700e <_malloc_r+0x22>
 80070ca:	6025      	str	r5, [r4, #0]
 80070cc:	e7de      	b.n	800708c <_malloc_r+0xa0>
 80070ce:	bf00      	nop
 80070d0:	2000026c 	.word	0x2000026c

080070d4 <__ssputs_r>:
 80070d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	688e      	ldr	r6, [r1, #8]
 80070da:	4682      	mov	sl, r0
 80070dc:	429e      	cmp	r6, r3
 80070de:	460c      	mov	r4, r1
 80070e0:	4690      	mov	r8, r2
 80070e2:	461f      	mov	r7, r3
 80070e4:	d838      	bhi.n	8007158 <__ssputs_r+0x84>
 80070e6:	898a      	ldrh	r2, [r1, #12]
 80070e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80070ec:	d032      	beq.n	8007154 <__ssputs_r+0x80>
 80070ee:	6825      	ldr	r5, [r4, #0]
 80070f0:	6909      	ldr	r1, [r1, #16]
 80070f2:	3301      	adds	r3, #1
 80070f4:	eba5 0901 	sub.w	r9, r5, r1
 80070f8:	6965      	ldr	r5, [r4, #20]
 80070fa:	444b      	add	r3, r9
 80070fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007100:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007104:	106d      	asrs	r5, r5, #1
 8007106:	429d      	cmp	r5, r3
 8007108:	bf38      	it	cc
 800710a:	461d      	movcc	r5, r3
 800710c:	0553      	lsls	r3, r2, #21
 800710e:	d531      	bpl.n	8007174 <__ssputs_r+0xa0>
 8007110:	4629      	mov	r1, r5
 8007112:	f7ff ff6b 	bl	8006fec <_malloc_r>
 8007116:	4606      	mov	r6, r0
 8007118:	b950      	cbnz	r0, 8007130 <__ssputs_r+0x5c>
 800711a:	230c      	movs	r3, #12
 800711c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007120:	f8ca 3000 	str.w	r3, [sl]
 8007124:	89a3      	ldrh	r3, [r4, #12]
 8007126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800712a:	81a3      	strh	r3, [r4, #12]
 800712c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007130:	464a      	mov	r2, r9
 8007132:	6921      	ldr	r1, [r4, #16]
 8007134:	f7ff fa18 	bl	8006568 <memcpy>
 8007138:	89a3      	ldrh	r3, [r4, #12]
 800713a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800713e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007142:	81a3      	strh	r3, [r4, #12]
 8007144:	6126      	str	r6, [r4, #16]
 8007146:	444e      	add	r6, r9
 8007148:	6026      	str	r6, [r4, #0]
 800714a:	463e      	mov	r6, r7
 800714c:	6165      	str	r5, [r4, #20]
 800714e:	eba5 0509 	sub.w	r5, r5, r9
 8007152:	60a5      	str	r5, [r4, #8]
 8007154:	42be      	cmp	r6, r7
 8007156:	d900      	bls.n	800715a <__ssputs_r+0x86>
 8007158:	463e      	mov	r6, r7
 800715a:	4632      	mov	r2, r6
 800715c:	4641      	mov	r1, r8
 800715e:	6820      	ldr	r0, [r4, #0]
 8007160:	f000 f97c 	bl	800745c <memmove>
 8007164:	68a3      	ldr	r3, [r4, #8]
 8007166:	2000      	movs	r0, #0
 8007168:	1b9b      	subs	r3, r3, r6
 800716a:	60a3      	str	r3, [r4, #8]
 800716c:	6823      	ldr	r3, [r4, #0]
 800716e:	4433      	add	r3, r6
 8007170:	6023      	str	r3, [r4, #0]
 8007172:	e7db      	b.n	800712c <__ssputs_r+0x58>
 8007174:	462a      	mov	r2, r5
 8007176:	f000 f997 	bl	80074a8 <_realloc_r>
 800717a:	4606      	mov	r6, r0
 800717c:	2800      	cmp	r0, #0
 800717e:	d1e1      	bne.n	8007144 <__ssputs_r+0x70>
 8007180:	4650      	mov	r0, sl
 8007182:	6921      	ldr	r1, [r4, #16]
 8007184:	f7ff feca 	bl	8006f1c <_free_r>
 8007188:	e7c7      	b.n	800711a <__ssputs_r+0x46>
	...

0800718c <_svfiprintf_r>:
 800718c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007190:	4698      	mov	r8, r3
 8007192:	898b      	ldrh	r3, [r1, #12]
 8007194:	4607      	mov	r7, r0
 8007196:	061b      	lsls	r3, r3, #24
 8007198:	460d      	mov	r5, r1
 800719a:	4614      	mov	r4, r2
 800719c:	b09d      	sub	sp, #116	; 0x74
 800719e:	d50e      	bpl.n	80071be <_svfiprintf_r+0x32>
 80071a0:	690b      	ldr	r3, [r1, #16]
 80071a2:	b963      	cbnz	r3, 80071be <_svfiprintf_r+0x32>
 80071a4:	2140      	movs	r1, #64	; 0x40
 80071a6:	f7ff ff21 	bl	8006fec <_malloc_r>
 80071aa:	6028      	str	r0, [r5, #0]
 80071ac:	6128      	str	r0, [r5, #16]
 80071ae:	b920      	cbnz	r0, 80071ba <_svfiprintf_r+0x2e>
 80071b0:	230c      	movs	r3, #12
 80071b2:	603b      	str	r3, [r7, #0]
 80071b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071b8:	e0d1      	b.n	800735e <_svfiprintf_r+0x1d2>
 80071ba:	2340      	movs	r3, #64	; 0x40
 80071bc:	616b      	str	r3, [r5, #20]
 80071be:	2300      	movs	r3, #0
 80071c0:	9309      	str	r3, [sp, #36]	; 0x24
 80071c2:	2320      	movs	r3, #32
 80071c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80071c8:	2330      	movs	r3, #48	; 0x30
 80071ca:	f04f 0901 	mov.w	r9, #1
 80071ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80071d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007378 <_svfiprintf_r+0x1ec>
 80071d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071da:	4623      	mov	r3, r4
 80071dc:	469a      	mov	sl, r3
 80071de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071e2:	b10a      	cbz	r2, 80071e8 <_svfiprintf_r+0x5c>
 80071e4:	2a25      	cmp	r2, #37	; 0x25
 80071e6:	d1f9      	bne.n	80071dc <_svfiprintf_r+0x50>
 80071e8:	ebba 0b04 	subs.w	fp, sl, r4
 80071ec:	d00b      	beq.n	8007206 <_svfiprintf_r+0x7a>
 80071ee:	465b      	mov	r3, fp
 80071f0:	4622      	mov	r2, r4
 80071f2:	4629      	mov	r1, r5
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff ff6d 	bl	80070d4 <__ssputs_r>
 80071fa:	3001      	adds	r0, #1
 80071fc:	f000 80aa 	beq.w	8007354 <_svfiprintf_r+0x1c8>
 8007200:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007202:	445a      	add	r2, fp
 8007204:	9209      	str	r2, [sp, #36]	; 0x24
 8007206:	f89a 3000 	ldrb.w	r3, [sl]
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 80a2 	beq.w	8007354 <_svfiprintf_r+0x1c8>
 8007210:	2300      	movs	r3, #0
 8007212:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007216:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800721a:	f10a 0a01 	add.w	sl, sl, #1
 800721e:	9304      	str	r3, [sp, #16]
 8007220:	9307      	str	r3, [sp, #28]
 8007222:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007226:	931a      	str	r3, [sp, #104]	; 0x68
 8007228:	4654      	mov	r4, sl
 800722a:	2205      	movs	r2, #5
 800722c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007230:	4851      	ldr	r0, [pc, #324]	; (8007378 <_svfiprintf_r+0x1ec>)
 8007232:	f7ff f98b 	bl	800654c <memchr>
 8007236:	9a04      	ldr	r2, [sp, #16]
 8007238:	b9d8      	cbnz	r0, 8007272 <_svfiprintf_r+0xe6>
 800723a:	06d0      	lsls	r0, r2, #27
 800723c:	bf44      	itt	mi
 800723e:	2320      	movmi	r3, #32
 8007240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007244:	0711      	lsls	r1, r2, #28
 8007246:	bf44      	itt	mi
 8007248:	232b      	movmi	r3, #43	; 0x2b
 800724a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800724e:	f89a 3000 	ldrb.w	r3, [sl]
 8007252:	2b2a      	cmp	r3, #42	; 0x2a
 8007254:	d015      	beq.n	8007282 <_svfiprintf_r+0xf6>
 8007256:	4654      	mov	r4, sl
 8007258:	2000      	movs	r0, #0
 800725a:	f04f 0c0a 	mov.w	ip, #10
 800725e:	9a07      	ldr	r2, [sp, #28]
 8007260:	4621      	mov	r1, r4
 8007262:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007266:	3b30      	subs	r3, #48	; 0x30
 8007268:	2b09      	cmp	r3, #9
 800726a:	d94e      	bls.n	800730a <_svfiprintf_r+0x17e>
 800726c:	b1b0      	cbz	r0, 800729c <_svfiprintf_r+0x110>
 800726e:	9207      	str	r2, [sp, #28]
 8007270:	e014      	b.n	800729c <_svfiprintf_r+0x110>
 8007272:	eba0 0308 	sub.w	r3, r0, r8
 8007276:	fa09 f303 	lsl.w	r3, r9, r3
 800727a:	4313      	orrs	r3, r2
 800727c:	46a2      	mov	sl, r4
 800727e:	9304      	str	r3, [sp, #16]
 8007280:	e7d2      	b.n	8007228 <_svfiprintf_r+0x9c>
 8007282:	9b03      	ldr	r3, [sp, #12]
 8007284:	1d19      	adds	r1, r3, #4
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	9103      	str	r1, [sp, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	bfbb      	ittet	lt
 800728e:	425b      	neglt	r3, r3
 8007290:	f042 0202 	orrlt.w	r2, r2, #2
 8007294:	9307      	strge	r3, [sp, #28]
 8007296:	9307      	strlt	r3, [sp, #28]
 8007298:	bfb8      	it	lt
 800729a:	9204      	strlt	r2, [sp, #16]
 800729c:	7823      	ldrb	r3, [r4, #0]
 800729e:	2b2e      	cmp	r3, #46	; 0x2e
 80072a0:	d10c      	bne.n	80072bc <_svfiprintf_r+0x130>
 80072a2:	7863      	ldrb	r3, [r4, #1]
 80072a4:	2b2a      	cmp	r3, #42	; 0x2a
 80072a6:	d135      	bne.n	8007314 <_svfiprintf_r+0x188>
 80072a8:	9b03      	ldr	r3, [sp, #12]
 80072aa:	3402      	adds	r4, #2
 80072ac:	1d1a      	adds	r2, r3, #4
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	9203      	str	r2, [sp, #12]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	bfb8      	it	lt
 80072b6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80072ba:	9305      	str	r3, [sp, #20]
 80072bc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800737c <_svfiprintf_r+0x1f0>
 80072c0:	2203      	movs	r2, #3
 80072c2:	4650      	mov	r0, sl
 80072c4:	7821      	ldrb	r1, [r4, #0]
 80072c6:	f7ff f941 	bl	800654c <memchr>
 80072ca:	b140      	cbz	r0, 80072de <_svfiprintf_r+0x152>
 80072cc:	2340      	movs	r3, #64	; 0x40
 80072ce:	eba0 000a 	sub.w	r0, r0, sl
 80072d2:	fa03 f000 	lsl.w	r0, r3, r0
 80072d6:	9b04      	ldr	r3, [sp, #16]
 80072d8:	3401      	adds	r4, #1
 80072da:	4303      	orrs	r3, r0
 80072dc:	9304      	str	r3, [sp, #16]
 80072de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072e2:	2206      	movs	r2, #6
 80072e4:	4826      	ldr	r0, [pc, #152]	; (8007380 <_svfiprintf_r+0x1f4>)
 80072e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072ea:	f7ff f92f 	bl	800654c <memchr>
 80072ee:	2800      	cmp	r0, #0
 80072f0:	d038      	beq.n	8007364 <_svfiprintf_r+0x1d8>
 80072f2:	4b24      	ldr	r3, [pc, #144]	; (8007384 <_svfiprintf_r+0x1f8>)
 80072f4:	bb1b      	cbnz	r3, 800733e <_svfiprintf_r+0x1b2>
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	3307      	adds	r3, #7
 80072fa:	f023 0307 	bic.w	r3, r3, #7
 80072fe:	3308      	adds	r3, #8
 8007300:	9303      	str	r3, [sp, #12]
 8007302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007304:	4433      	add	r3, r6
 8007306:	9309      	str	r3, [sp, #36]	; 0x24
 8007308:	e767      	b.n	80071da <_svfiprintf_r+0x4e>
 800730a:	460c      	mov	r4, r1
 800730c:	2001      	movs	r0, #1
 800730e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007312:	e7a5      	b.n	8007260 <_svfiprintf_r+0xd4>
 8007314:	2300      	movs	r3, #0
 8007316:	f04f 0c0a 	mov.w	ip, #10
 800731a:	4619      	mov	r1, r3
 800731c:	3401      	adds	r4, #1
 800731e:	9305      	str	r3, [sp, #20]
 8007320:	4620      	mov	r0, r4
 8007322:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007326:	3a30      	subs	r2, #48	; 0x30
 8007328:	2a09      	cmp	r2, #9
 800732a:	d903      	bls.n	8007334 <_svfiprintf_r+0x1a8>
 800732c:	2b00      	cmp	r3, #0
 800732e:	d0c5      	beq.n	80072bc <_svfiprintf_r+0x130>
 8007330:	9105      	str	r1, [sp, #20]
 8007332:	e7c3      	b.n	80072bc <_svfiprintf_r+0x130>
 8007334:	4604      	mov	r4, r0
 8007336:	2301      	movs	r3, #1
 8007338:	fb0c 2101 	mla	r1, ip, r1, r2
 800733c:	e7f0      	b.n	8007320 <_svfiprintf_r+0x194>
 800733e:	ab03      	add	r3, sp, #12
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	462a      	mov	r2, r5
 8007344:	4638      	mov	r0, r7
 8007346:	4b10      	ldr	r3, [pc, #64]	; (8007388 <_svfiprintf_r+0x1fc>)
 8007348:	a904      	add	r1, sp, #16
 800734a:	f7fc fa7d 	bl	8003848 <_printf_float>
 800734e:	1c42      	adds	r2, r0, #1
 8007350:	4606      	mov	r6, r0
 8007352:	d1d6      	bne.n	8007302 <_svfiprintf_r+0x176>
 8007354:	89ab      	ldrh	r3, [r5, #12]
 8007356:	065b      	lsls	r3, r3, #25
 8007358:	f53f af2c 	bmi.w	80071b4 <_svfiprintf_r+0x28>
 800735c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800735e:	b01d      	add	sp, #116	; 0x74
 8007360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007364:	ab03      	add	r3, sp, #12
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	462a      	mov	r2, r5
 800736a:	4638      	mov	r0, r7
 800736c:	4b06      	ldr	r3, [pc, #24]	; (8007388 <_svfiprintf_r+0x1fc>)
 800736e:	a904      	add	r1, sp, #16
 8007370:	f7fc fd06 	bl	8003d80 <_printf_i>
 8007374:	e7eb      	b.n	800734e <_svfiprintf_r+0x1c2>
 8007376:	bf00      	nop
 8007378:	080083fc 	.word	0x080083fc
 800737c:	08008402 	.word	0x08008402
 8007380:	08008406 	.word	0x08008406
 8007384:	08003849 	.word	0x08003849
 8007388:	080070d5 	.word	0x080070d5

0800738c <nan>:
 800738c:	2000      	movs	r0, #0
 800738e:	4901      	ldr	r1, [pc, #4]	; (8007394 <nan+0x8>)
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	7ff80000 	.word	0x7ff80000

08007398 <_sbrk_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	2300      	movs	r3, #0
 800739c:	4d05      	ldr	r5, [pc, #20]	; (80073b4 <_sbrk_r+0x1c>)
 800739e:	4604      	mov	r4, r0
 80073a0:	4608      	mov	r0, r1
 80073a2:	602b      	str	r3, [r5, #0]
 80073a4:	f7fa f8d4 	bl	8001550 <_sbrk>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d102      	bne.n	80073b2 <_sbrk_r+0x1a>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	b103      	cbz	r3, 80073b2 <_sbrk_r+0x1a>
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	20000274 	.word	0x20000274

080073b8 <strncmp>:
 80073b8:	4603      	mov	r3, r0
 80073ba:	b510      	push	{r4, lr}
 80073bc:	b172      	cbz	r2, 80073dc <strncmp+0x24>
 80073be:	3901      	subs	r1, #1
 80073c0:	1884      	adds	r4, r0, r2
 80073c2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80073c6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80073ca:	4290      	cmp	r0, r2
 80073cc:	d101      	bne.n	80073d2 <strncmp+0x1a>
 80073ce:	42a3      	cmp	r3, r4
 80073d0:	d101      	bne.n	80073d6 <strncmp+0x1e>
 80073d2:	1a80      	subs	r0, r0, r2
 80073d4:	bd10      	pop	{r4, pc}
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d1f3      	bne.n	80073c2 <strncmp+0xa>
 80073da:	e7fa      	b.n	80073d2 <strncmp+0x1a>
 80073dc:	4610      	mov	r0, r2
 80073de:	e7f9      	b.n	80073d4 <strncmp+0x1c>

080073e0 <__ascii_wctomb>:
 80073e0:	4603      	mov	r3, r0
 80073e2:	4608      	mov	r0, r1
 80073e4:	b141      	cbz	r1, 80073f8 <__ascii_wctomb+0x18>
 80073e6:	2aff      	cmp	r2, #255	; 0xff
 80073e8:	d904      	bls.n	80073f4 <__ascii_wctomb+0x14>
 80073ea:	228a      	movs	r2, #138	; 0x8a
 80073ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	4770      	bx	lr
 80073f4:	2001      	movs	r0, #1
 80073f6:	700a      	strb	r2, [r1, #0]
 80073f8:	4770      	bx	lr
	...

080073fc <__assert_func>:
 80073fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073fe:	4614      	mov	r4, r2
 8007400:	461a      	mov	r2, r3
 8007402:	4b09      	ldr	r3, [pc, #36]	; (8007428 <__assert_func+0x2c>)
 8007404:	4605      	mov	r5, r0
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68d8      	ldr	r0, [r3, #12]
 800740a:	b14c      	cbz	r4, 8007420 <__assert_func+0x24>
 800740c:	4b07      	ldr	r3, [pc, #28]	; (800742c <__assert_func+0x30>)
 800740e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007412:	9100      	str	r1, [sp, #0]
 8007414:	462b      	mov	r3, r5
 8007416:	4906      	ldr	r1, [pc, #24]	; (8007430 <__assert_func+0x34>)
 8007418:	f000 f80e 	bl	8007438 <fiprintf>
 800741c:	f000 fa8a 	bl	8007934 <abort>
 8007420:	4b04      	ldr	r3, [pc, #16]	; (8007434 <__assert_func+0x38>)
 8007422:	461c      	mov	r4, r3
 8007424:	e7f3      	b.n	800740e <__assert_func+0x12>
 8007426:	bf00      	nop
 8007428:	2000000c 	.word	0x2000000c
 800742c:	0800840d 	.word	0x0800840d
 8007430:	0800841a 	.word	0x0800841a
 8007434:	08008448 	.word	0x08008448

08007438 <fiprintf>:
 8007438:	b40e      	push	{r1, r2, r3}
 800743a:	b503      	push	{r0, r1, lr}
 800743c:	4601      	mov	r1, r0
 800743e:	ab03      	add	r3, sp, #12
 8007440:	4805      	ldr	r0, [pc, #20]	; (8007458 <fiprintf+0x20>)
 8007442:	f853 2b04 	ldr.w	r2, [r3], #4
 8007446:	6800      	ldr	r0, [r0, #0]
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	f000 f883 	bl	8007554 <_vfiprintf_r>
 800744e:	b002      	add	sp, #8
 8007450:	f85d eb04 	ldr.w	lr, [sp], #4
 8007454:	b003      	add	sp, #12
 8007456:	4770      	bx	lr
 8007458:	2000000c 	.word	0x2000000c

0800745c <memmove>:
 800745c:	4288      	cmp	r0, r1
 800745e:	b510      	push	{r4, lr}
 8007460:	eb01 0402 	add.w	r4, r1, r2
 8007464:	d902      	bls.n	800746c <memmove+0x10>
 8007466:	4284      	cmp	r4, r0
 8007468:	4623      	mov	r3, r4
 800746a:	d807      	bhi.n	800747c <memmove+0x20>
 800746c:	1e43      	subs	r3, r0, #1
 800746e:	42a1      	cmp	r1, r4
 8007470:	d008      	beq.n	8007484 <memmove+0x28>
 8007472:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007476:	f803 2f01 	strb.w	r2, [r3, #1]!
 800747a:	e7f8      	b.n	800746e <memmove+0x12>
 800747c:	4601      	mov	r1, r0
 800747e:	4402      	add	r2, r0
 8007480:	428a      	cmp	r2, r1
 8007482:	d100      	bne.n	8007486 <memmove+0x2a>
 8007484:	bd10      	pop	{r4, pc}
 8007486:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800748a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800748e:	e7f7      	b.n	8007480 <memmove+0x24>

08007490 <__malloc_lock>:
 8007490:	4801      	ldr	r0, [pc, #4]	; (8007498 <__malloc_lock+0x8>)
 8007492:	f000 bc0b 	b.w	8007cac <__retarget_lock_acquire_recursive>
 8007496:	bf00      	nop
 8007498:	20000278 	.word	0x20000278

0800749c <__malloc_unlock>:
 800749c:	4801      	ldr	r0, [pc, #4]	; (80074a4 <__malloc_unlock+0x8>)
 800749e:	f000 bc06 	b.w	8007cae <__retarget_lock_release_recursive>
 80074a2:	bf00      	nop
 80074a4:	20000278 	.word	0x20000278

080074a8 <_realloc_r>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	4680      	mov	r8, r0
 80074ae:	4614      	mov	r4, r2
 80074b0:	460e      	mov	r6, r1
 80074b2:	b921      	cbnz	r1, 80074be <_realloc_r+0x16>
 80074b4:	4611      	mov	r1, r2
 80074b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074ba:	f7ff bd97 	b.w	8006fec <_malloc_r>
 80074be:	b92a      	cbnz	r2, 80074cc <_realloc_r+0x24>
 80074c0:	f7ff fd2c 	bl	8006f1c <_free_r>
 80074c4:	4625      	mov	r5, r4
 80074c6:	4628      	mov	r0, r5
 80074c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074cc:	f000 fc56 	bl	8007d7c <_malloc_usable_size_r>
 80074d0:	4284      	cmp	r4, r0
 80074d2:	4607      	mov	r7, r0
 80074d4:	d802      	bhi.n	80074dc <_realloc_r+0x34>
 80074d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80074da:	d812      	bhi.n	8007502 <_realloc_r+0x5a>
 80074dc:	4621      	mov	r1, r4
 80074de:	4640      	mov	r0, r8
 80074e0:	f7ff fd84 	bl	8006fec <_malloc_r>
 80074e4:	4605      	mov	r5, r0
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d0ed      	beq.n	80074c6 <_realloc_r+0x1e>
 80074ea:	42bc      	cmp	r4, r7
 80074ec:	4622      	mov	r2, r4
 80074ee:	4631      	mov	r1, r6
 80074f0:	bf28      	it	cs
 80074f2:	463a      	movcs	r2, r7
 80074f4:	f7ff f838 	bl	8006568 <memcpy>
 80074f8:	4631      	mov	r1, r6
 80074fa:	4640      	mov	r0, r8
 80074fc:	f7ff fd0e 	bl	8006f1c <_free_r>
 8007500:	e7e1      	b.n	80074c6 <_realloc_r+0x1e>
 8007502:	4635      	mov	r5, r6
 8007504:	e7df      	b.n	80074c6 <_realloc_r+0x1e>

08007506 <__sfputc_r>:
 8007506:	6893      	ldr	r3, [r2, #8]
 8007508:	b410      	push	{r4}
 800750a:	3b01      	subs	r3, #1
 800750c:	2b00      	cmp	r3, #0
 800750e:	6093      	str	r3, [r2, #8]
 8007510:	da07      	bge.n	8007522 <__sfputc_r+0x1c>
 8007512:	6994      	ldr	r4, [r2, #24]
 8007514:	42a3      	cmp	r3, r4
 8007516:	db01      	blt.n	800751c <__sfputc_r+0x16>
 8007518:	290a      	cmp	r1, #10
 800751a:	d102      	bne.n	8007522 <__sfputc_r+0x1c>
 800751c:	bc10      	pop	{r4}
 800751e:	f000 b949 	b.w	80077b4 <__swbuf_r>
 8007522:	6813      	ldr	r3, [r2, #0]
 8007524:	1c58      	adds	r0, r3, #1
 8007526:	6010      	str	r0, [r2, #0]
 8007528:	7019      	strb	r1, [r3, #0]
 800752a:	4608      	mov	r0, r1
 800752c:	bc10      	pop	{r4}
 800752e:	4770      	bx	lr

08007530 <__sfputs_r>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	4606      	mov	r6, r0
 8007534:	460f      	mov	r7, r1
 8007536:	4614      	mov	r4, r2
 8007538:	18d5      	adds	r5, r2, r3
 800753a:	42ac      	cmp	r4, r5
 800753c:	d101      	bne.n	8007542 <__sfputs_r+0x12>
 800753e:	2000      	movs	r0, #0
 8007540:	e007      	b.n	8007552 <__sfputs_r+0x22>
 8007542:	463a      	mov	r2, r7
 8007544:	4630      	mov	r0, r6
 8007546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800754a:	f7ff ffdc 	bl	8007506 <__sfputc_r>
 800754e:	1c43      	adds	r3, r0, #1
 8007550:	d1f3      	bne.n	800753a <__sfputs_r+0xa>
 8007552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007554 <_vfiprintf_r>:
 8007554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007558:	460d      	mov	r5, r1
 800755a:	4614      	mov	r4, r2
 800755c:	4698      	mov	r8, r3
 800755e:	4606      	mov	r6, r0
 8007560:	b09d      	sub	sp, #116	; 0x74
 8007562:	b118      	cbz	r0, 800756c <_vfiprintf_r+0x18>
 8007564:	6983      	ldr	r3, [r0, #24]
 8007566:	b90b      	cbnz	r3, 800756c <_vfiprintf_r+0x18>
 8007568:	f000 fb02 	bl	8007b70 <__sinit>
 800756c:	4b89      	ldr	r3, [pc, #548]	; (8007794 <_vfiprintf_r+0x240>)
 800756e:	429d      	cmp	r5, r3
 8007570:	d11b      	bne.n	80075aa <_vfiprintf_r+0x56>
 8007572:	6875      	ldr	r5, [r6, #4]
 8007574:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007576:	07d9      	lsls	r1, r3, #31
 8007578:	d405      	bmi.n	8007586 <_vfiprintf_r+0x32>
 800757a:	89ab      	ldrh	r3, [r5, #12]
 800757c:	059a      	lsls	r2, r3, #22
 800757e:	d402      	bmi.n	8007586 <_vfiprintf_r+0x32>
 8007580:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007582:	f000 fb93 	bl	8007cac <__retarget_lock_acquire_recursive>
 8007586:	89ab      	ldrh	r3, [r5, #12]
 8007588:	071b      	lsls	r3, r3, #28
 800758a:	d501      	bpl.n	8007590 <_vfiprintf_r+0x3c>
 800758c:	692b      	ldr	r3, [r5, #16]
 800758e:	b9eb      	cbnz	r3, 80075cc <_vfiprintf_r+0x78>
 8007590:	4629      	mov	r1, r5
 8007592:	4630      	mov	r0, r6
 8007594:	f000 f960 	bl	8007858 <__swsetup_r>
 8007598:	b1c0      	cbz	r0, 80075cc <_vfiprintf_r+0x78>
 800759a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800759c:	07dc      	lsls	r4, r3, #31
 800759e:	d50e      	bpl.n	80075be <_vfiprintf_r+0x6a>
 80075a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075a4:	b01d      	add	sp, #116	; 0x74
 80075a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075aa:	4b7b      	ldr	r3, [pc, #492]	; (8007798 <_vfiprintf_r+0x244>)
 80075ac:	429d      	cmp	r5, r3
 80075ae:	d101      	bne.n	80075b4 <_vfiprintf_r+0x60>
 80075b0:	68b5      	ldr	r5, [r6, #8]
 80075b2:	e7df      	b.n	8007574 <_vfiprintf_r+0x20>
 80075b4:	4b79      	ldr	r3, [pc, #484]	; (800779c <_vfiprintf_r+0x248>)
 80075b6:	429d      	cmp	r5, r3
 80075b8:	bf08      	it	eq
 80075ba:	68f5      	ldreq	r5, [r6, #12]
 80075bc:	e7da      	b.n	8007574 <_vfiprintf_r+0x20>
 80075be:	89ab      	ldrh	r3, [r5, #12]
 80075c0:	0598      	lsls	r0, r3, #22
 80075c2:	d4ed      	bmi.n	80075a0 <_vfiprintf_r+0x4c>
 80075c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075c6:	f000 fb72 	bl	8007cae <__retarget_lock_release_recursive>
 80075ca:	e7e9      	b.n	80075a0 <_vfiprintf_r+0x4c>
 80075cc:	2300      	movs	r3, #0
 80075ce:	9309      	str	r3, [sp, #36]	; 0x24
 80075d0:	2320      	movs	r3, #32
 80075d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075d6:	2330      	movs	r3, #48	; 0x30
 80075d8:	f04f 0901 	mov.w	r9, #1
 80075dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80077a0 <_vfiprintf_r+0x24c>
 80075e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075e8:	4623      	mov	r3, r4
 80075ea:	469a      	mov	sl, r3
 80075ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075f0:	b10a      	cbz	r2, 80075f6 <_vfiprintf_r+0xa2>
 80075f2:	2a25      	cmp	r2, #37	; 0x25
 80075f4:	d1f9      	bne.n	80075ea <_vfiprintf_r+0x96>
 80075f6:	ebba 0b04 	subs.w	fp, sl, r4
 80075fa:	d00b      	beq.n	8007614 <_vfiprintf_r+0xc0>
 80075fc:	465b      	mov	r3, fp
 80075fe:	4622      	mov	r2, r4
 8007600:	4629      	mov	r1, r5
 8007602:	4630      	mov	r0, r6
 8007604:	f7ff ff94 	bl	8007530 <__sfputs_r>
 8007608:	3001      	adds	r0, #1
 800760a:	f000 80aa 	beq.w	8007762 <_vfiprintf_r+0x20e>
 800760e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007610:	445a      	add	r2, fp
 8007612:	9209      	str	r2, [sp, #36]	; 0x24
 8007614:	f89a 3000 	ldrb.w	r3, [sl]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 80a2 	beq.w	8007762 <_vfiprintf_r+0x20e>
 800761e:	2300      	movs	r3, #0
 8007620:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007624:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007628:	f10a 0a01 	add.w	sl, sl, #1
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	9307      	str	r3, [sp, #28]
 8007630:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007634:	931a      	str	r3, [sp, #104]	; 0x68
 8007636:	4654      	mov	r4, sl
 8007638:	2205      	movs	r2, #5
 800763a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763e:	4858      	ldr	r0, [pc, #352]	; (80077a0 <_vfiprintf_r+0x24c>)
 8007640:	f7fe ff84 	bl	800654c <memchr>
 8007644:	9a04      	ldr	r2, [sp, #16]
 8007646:	b9d8      	cbnz	r0, 8007680 <_vfiprintf_r+0x12c>
 8007648:	06d1      	lsls	r1, r2, #27
 800764a:	bf44      	itt	mi
 800764c:	2320      	movmi	r3, #32
 800764e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007652:	0713      	lsls	r3, r2, #28
 8007654:	bf44      	itt	mi
 8007656:	232b      	movmi	r3, #43	; 0x2b
 8007658:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800765c:	f89a 3000 	ldrb.w	r3, [sl]
 8007660:	2b2a      	cmp	r3, #42	; 0x2a
 8007662:	d015      	beq.n	8007690 <_vfiprintf_r+0x13c>
 8007664:	4654      	mov	r4, sl
 8007666:	2000      	movs	r0, #0
 8007668:	f04f 0c0a 	mov.w	ip, #10
 800766c:	9a07      	ldr	r2, [sp, #28]
 800766e:	4621      	mov	r1, r4
 8007670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007674:	3b30      	subs	r3, #48	; 0x30
 8007676:	2b09      	cmp	r3, #9
 8007678:	d94e      	bls.n	8007718 <_vfiprintf_r+0x1c4>
 800767a:	b1b0      	cbz	r0, 80076aa <_vfiprintf_r+0x156>
 800767c:	9207      	str	r2, [sp, #28]
 800767e:	e014      	b.n	80076aa <_vfiprintf_r+0x156>
 8007680:	eba0 0308 	sub.w	r3, r0, r8
 8007684:	fa09 f303 	lsl.w	r3, r9, r3
 8007688:	4313      	orrs	r3, r2
 800768a:	46a2      	mov	sl, r4
 800768c:	9304      	str	r3, [sp, #16]
 800768e:	e7d2      	b.n	8007636 <_vfiprintf_r+0xe2>
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	1d19      	adds	r1, r3, #4
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	9103      	str	r1, [sp, #12]
 8007698:	2b00      	cmp	r3, #0
 800769a:	bfbb      	ittet	lt
 800769c:	425b      	neglt	r3, r3
 800769e:	f042 0202 	orrlt.w	r2, r2, #2
 80076a2:	9307      	strge	r3, [sp, #28]
 80076a4:	9307      	strlt	r3, [sp, #28]
 80076a6:	bfb8      	it	lt
 80076a8:	9204      	strlt	r2, [sp, #16]
 80076aa:	7823      	ldrb	r3, [r4, #0]
 80076ac:	2b2e      	cmp	r3, #46	; 0x2e
 80076ae:	d10c      	bne.n	80076ca <_vfiprintf_r+0x176>
 80076b0:	7863      	ldrb	r3, [r4, #1]
 80076b2:	2b2a      	cmp	r3, #42	; 0x2a
 80076b4:	d135      	bne.n	8007722 <_vfiprintf_r+0x1ce>
 80076b6:	9b03      	ldr	r3, [sp, #12]
 80076b8:	3402      	adds	r4, #2
 80076ba:	1d1a      	adds	r2, r3, #4
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	9203      	str	r2, [sp, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bfb8      	it	lt
 80076c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80076c8:	9305      	str	r3, [sp, #20]
 80076ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80077a4 <_vfiprintf_r+0x250>
 80076ce:	2203      	movs	r2, #3
 80076d0:	4650      	mov	r0, sl
 80076d2:	7821      	ldrb	r1, [r4, #0]
 80076d4:	f7fe ff3a 	bl	800654c <memchr>
 80076d8:	b140      	cbz	r0, 80076ec <_vfiprintf_r+0x198>
 80076da:	2340      	movs	r3, #64	; 0x40
 80076dc:	eba0 000a 	sub.w	r0, r0, sl
 80076e0:	fa03 f000 	lsl.w	r0, r3, r0
 80076e4:	9b04      	ldr	r3, [sp, #16]
 80076e6:	3401      	adds	r4, #1
 80076e8:	4303      	orrs	r3, r0
 80076ea:	9304      	str	r3, [sp, #16]
 80076ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076f0:	2206      	movs	r2, #6
 80076f2:	482d      	ldr	r0, [pc, #180]	; (80077a8 <_vfiprintf_r+0x254>)
 80076f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076f8:	f7fe ff28 	bl	800654c <memchr>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	d03f      	beq.n	8007780 <_vfiprintf_r+0x22c>
 8007700:	4b2a      	ldr	r3, [pc, #168]	; (80077ac <_vfiprintf_r+0x258>)
 8007702:	bb1b      	cbnz	r3, 800774c <_vfiprintf_r+0x1f8>
 8007704:	9b03      	ldr	r3, [sp, #12]
 8007706:	3307      	adds	r3, #7
 8007708:	f023 0307 	bic.w	r3, r3, #7
 800770c:	3308      	adds	r3, #8
 800770e:	9303      	str	r3, [sp, #12]
 8007710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007712:	443b      	add	r3, r7
 8007714:	9309      	str	r3, [sp, #36]	; 0x24
 8007716:	e767      	b.n	80075e8 <_vfiprintf_r+0x94>
 8007718:	460c      	mov	r4, r1
 800771a:	2001      	movs	r0, #1
 800771c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007720:	e7a5      	b.n	800766e <_vfiprintf_r+0x11a>
 8007722:	2300      	movs	r3, #0
 8007724:	f04f 0c0a 	mov.w	ip, #10
 8007728:	4619      	mov	r1, r3
 800772a:	3401      	adds	r4, #1
 800772c:	9305      	str	r3, [sp, #20]
 800772e:	4620      	mov	r0, r4
 8007730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007734:	3a30      	subs	r2, #48	; 0x30
 8007736:	2a09      	cmp	r2, #9
 8007738:	d903      	bls.n	8007742 <_vfiprintf_r+0x1ee>
 800773a:	2b00      	cmp	r3, #0
 800773c:	d0c5      	beq.n	80076ca <_vfiprintf_r+0x176>
 800773e:	9105      	str	r1, [sp, #20]
 8007740:	e7c3      	b.n	80076ca <_vfiprintf_r+0x176>
 8007742:	4604      	mov	r4, r0
 8007744:	2301      	movs	r3, #1
 8007746:	fb0c 2101 	mla	r1, ip, r1, r2
 800774a:	e7f0      	b.n	800772e <_vfiprintf_r+0x1da>
 800774c:	ab03      	add	r3, sp, #12
 800774e:	9300      	str	r3, [sp, #0]
 8007750:	462a      	mov	r2, r5
 8007752:	4630      	mov	r0, r6
 8007754:	4b16      	ldr	r3, [pc, #88]	; (80077b0 <_vfiprintf_r+0x25c>)
 8007756:	a904      	add	r1, sp, #16
 8007758:	f7fc f876 	bl	8003848 <_printf_float>
 800775c:	4607      	mov	r7, r0
 800775e:	1c78      	adds	r0, r7, #1
 8007760:	d1d6      	bne.n	8007710 <_vfiprintf_r+0x1bc>
 8007762:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007764:	07d9      	lsls	r1, r3, #31
 8007766:	d405      	bmi.n	8007774 <_vfiprintf_r+0x220>
 8007768:	89ab      	ldrh	r3, [r5, #12]
 800776a:	059a      	lsls	r2, r3, #22
 800776c:	d402      	bmi.n	8007774 <_vfiprintf_r+0x220>
 800776e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007770:	f000 fa9d 	bl	8007cae <__retarget_lock_release_recursive>
 8007774:	89ab      	ldrh	r3, [r5, #12]
 8007776:	065b      	lsls	r3, r3, #25
 8007778:	f53f af12 	bmi.w	80075a0 <_vfiprintf_r+0x4c>
 800777c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800777e:	e711      	b.n	80075a4 <_vfiprintf_r+0x50>
 8007780:	ab03      	add	r3, sp, #12
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	462a      	mov	r2, r5
 8007786:	4630      	mov	r0, r6
 8007788:	4b09      	ldr	r3, [pc, #36]	; (80077b0 <_vfiprintf_r+0x25c>)
 800778a:	a904      	add	r1, sp, #16
 800778c:	f7fc faf8 	bl	8003d80 <_printf_i>
 8007790:	e7e4      	b.n	800775c <_vfiprintf_r+0x208>
 8007792:	bf00      	nop
 8007794:	0800846c 	.word	0x0800846c
 8007798:	0800848c 	.word	0x0800848c
 800779c:	0800844c 	.word	0x0800844c
 80077a0:	080083fc 	.word	0x080083fc
 80077a4:	08008402 	.word	0x08008402
 80077a8:	08008406 	.word	0x08008406
 80077ac:	08003849 	.word	0x08003849
 80077b0:	08007531 	.word	0x08007531

080077b4 <__swbuf_r>:
 80077b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b6:	460e      	mov	r6, r1
 80077b8:	4614      	mov	r4, r2
 80077ba:	4605      	mov	r5, r0
 80077bc:	b118      	cbz	r0, 80077c6 <__swbuf_r+0x12>
 80077be:	6983      	ldr	r3, [r0, #24]
 80077c0:	b90b      	cbnz	r3, 80077c6 <__swbuf_r+0x12>
 80077c2:	f000 f9d5 	bl	8007b70 <__sinit>
 80077c6:	4b21      	ldr	r3, [pc, #132]	; (800784c <__swbuf_r+0x98>)
 80077c8:	429c      	cmp	r4, r3
 80077ca:	d12b      	bne.n	8007824 <__swbuf_r+0x70>
 80077cc:	686c      	ldr	r4, [r5, #4]
 80077ce:	69a3      	ldr	r3, [r4, #24]
 80077d0:	60a3      	str	r3, [r4, #8]
 80077d2:	89a3      	ldrh	r3, [r4, #12]
 80077d4:	071a      	lsls	r2, r3, #28
 80077d6:	d52f      	bpl.n	8007838 <__swbuf_r+0x84>
 80077d8:	6923      	ldr	r3, [r4, #16]
 80077da:	b36b      	cbz	r3, 8007838 <__swbuf_r+0x84>
 80077dc:	6923      	ldr	r3, [r4, #16]
 80077de:	6820      	ldr	r0, [r4, #0]
 80077e0:	b2f6      	uxtb	r6, r6
 80077e2:	1ac0      	subs	r0, r0, r3
 80077e4:	6963      	ldr	r3, [r4, #20]
 80077e6:	4637      	mov	r7, r6
 80077e8:	4283      	cmp	r3, r0
 80077ea:	dc04      	bgt.n	80077f6 <__swbuf_r+0x42>
 80077ec:	4621      	mov	r1, r4
 80077ee:	4628      	mov	r0, r5
 80077f0:	f000 f92a 	bl	8007a48 <_fflush_r>
 80077f4:	bb30      	cbnz	r0, 8007844 <__swbuf_r+0x90>
 80077f6:	68a3      	ldr	r3, [r4, #8]
 80077f8:	3001      	adds	r0, #1
 80077fa:	3b01      	subs	r3, #1
 80077fc:	60a3      	str	r3, [r4, #8]
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	1c5a      	adds	r2, r3, #1
 8007802:	6022      	str	r2, [r4, #0]
 8007804:	701e      	strb	r6, [r3, #0]
 8007806:	6963      	ldr	r3, [r4, #20]
 8007808:	4283      	cmp	r3, r0
 800780a:	d004      	beq.n	8007816 <__swbuf_r+0x62>
 800780c:	89a3      	ldrh	r3, [r4, #12]
 800780e:	07db      	lsls	r3, r3, #31
 8007810:	d506      	bpl.n	8007820 <__swbuf_r+0x6c>
 8007812:	2e0a      	cmp	r6, #10
 8007814:	d104      	bne.n	8007820 <__swbuf_r+0x6c>
 8007816:	4621      	mov	r1, r4
 8007818:	4628      	mov	r0, r5
 800781a:	f000 f915 	bl	8007a48 <_fflush_r>
 800781e:	b988      	cbnz	r0, 8007844 <__swbuf_r+0x90>
 8007820:	4638      	mov	r0, r7
 8007822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007824:	4b0a      	ldr	r3, [pc, #40]	; (8007850 <__swbuf_r+0x9c>)
 8007826:	429c      	cmp	r4, r3
 8007828:	d101      	bne.n	800782e <__swbuf_r+0x7a>
 800782a:	68ac      	ldr	r4, [r5, #8]
 800782c:	e7cf      	b.n	80077ce <__swbuf_r+0x1a>
 800782e:	4b09      	ldr	r3, [pc, #36]	; (8007854 <__swbuf_r+0xa0>)
 8007830:	429c      	cmp	r4, r3
 8007832:	bf08      	it	eq
 8007834:	68ec      	ldreq	r4, [r5, #12]
 8007836:	e7ca      	b.n	80077ce <__swbuf_r+0x1a>
 8007838:	4621      	mov	r1, r4
 800783a:	4628      	mov	r0, r5
 800783c:	f000 f80c 	bl	8007858 <__swsetup_r>
 8007840:	2800      	cmp	r0, #0
 8007842:	d0cb      	beq.n	80077dc <__swbuf_r+0x28>
 8007844:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007848:	e7ea      	b.n	8007820 <__swbuf_r+0x6c>
 800784a:	bf00      	nop
 800784c:	0800846c 	.word	0x0800846c
 8007850:	0800848c 	.word	0x0800848c
 8007854:	0800844c 	.word	0x0800844c

08007858 <__swsetup_r>:
 8007858:	4b32      	ldr	r3, [pc, #200]	; (8007924 <__swsetup_r+0xcc>)
 800785a:	b570      	push	{r4, r5, r6, lr}
 800785c:	681d      	ldr	r5, [r3, #0]
 800785e:	4606      	mov	r6, r0
 8007860:	460c      	mov	r4, r1
 8007862:	b125      	cbz	r5, 800786e <__swsetup_r+0x16>
 8007864:	69ab      	ldr	r3, [r5, #24]
 8007866:	b913      	cbnz	r3, 800786e <__swsetup_r+0x16>
 8007868:	4628      	mov	r0, r5
 800786a:	f000 f981 	bl	8007b70 <__sinit>
 800786e:	4b2e      	ldr	r3, [pc, #184]	; (8007928 <__swsetup_r+0xd0>)
 8007870:	429c      	cmp	r4, r3
 8007872:	d10f      	bne.n	8007894 <__swsetup_r+0x3c>
 8007874:	686c      	ldr	r4, [r5, #4]
 8007876:	89a3      	ldrh	r3, [r4, #12]
 8007878:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800787c:	0719      	lsls	r1, r3, #28
 800787e:	d42c      	bmi.n	80078da <__swsetup_r+0x82>
 8007880:	06dd      	lsls	r5, r3, #27
 8007882:	d411      	bmi.n	80078a8 <__swsetup_r+0x50>
 8007884:	2309      	movs	r3, #9
 8007886:	6033      	str	r3, [r6, #0]
 8007888:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800788c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007890:	81a3      	strh	r3, [r4, #12]
 8007892:	e03e      	b.n	8007912 <__swsetup_r+0xba>
 8007894:	4b25      	ldr	r3, [pc, #148]	; (800792c <__swsetup_r+0xd4>)
 8007896:	429c      	cmp	r4, r3
 8007898:	d101      	bne.n	800789e <__swsetup_r+0x46>
 800789a:	68ac      	ldr	r4, [r5, #8]
 800789c:	e7eb      	b.n	8007876 <__swsetup_r+0x1e>
 800789e:	4b24      	ldr	r3, [pc, #144]	; (8007930 <__swsetup_r+0xd8>)
 80078a0:	429c      	cmp	r4, r3
 80078a2:	bf08      	it	eq
 80078a4:	68ec      	ldreq	r4, [r5, #12]
 80078a6:	e7e6      	b.n	8007876 <__swsetup_r+0x1e>
 80078a8:	0758      	lsls	r0, r3, #29
 80078aa:	d512      	bpl.n	80078d2 <__swsetup_r+0x7a>
 80078ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078ae:	b141      	cbz	r1, 80078c2 <__swsetup_r+0x6a>
 80078b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078b4:	4299      	cmp	r1, r3
 80078b6:	d002      	beq.n	80078be <__swsetup_r+0x66>
 80078b8:	4630      	mov	r0, r6
 80078ba:	f7ff fb2f 	bl	8006f1c <_free_r>
 80078be:	2300      	movs	r3, #0
 80078c0:	6363      	str	r3, [r4, #52]	; 0x34
 80078c2:	89a3      	ldrh	r3, [r4, #12]
 80078c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	2300      	movs	r3, #0
 80078cc:	6063      	str	r3, [r4, #4]
 80078ce:	6923      	ldr	r3, [r4, #16]
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	89a3      	ldrh	r3, [r4, #12]
 80078d4:	f043 0308 	orr.w	r3, r3, #8
 80078d8:	81a3      	strh	r3, [r4, #12]
 80078da:	6923      	ldr	r3, [r4, #16]
 80078dc:	b94b      	cbnz	r3, 80078f2 <__swsetup_r+0x9a>
 80078de:	89a3      	ldrh	r3, [r4, #12]
 80078e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078e8:	d003      	beq.n	80078f2 <__swsetup_r+0x9a>
 80078ea:	4621      	mov	r1, r4
 80078ec:	4630      	mov	r0, r6
 80078ee:	f000 fa05 	bl	8007cfc <__smakebuf_r>
 80078f2:	89a0      	ldrh	r0, [r4, #12]
 80078f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078f8:	f010 0301 	ands.w	r3, r0, #1
 80078fc:	d00a      	beq.n	8007914 <__swsetup_r+0xbc>
 80078fe:	2300      	movs	r3, #0
 8007900:	60a3      	str	r3, [r4, #8]
 8007902:	6963      	ldr	r3, [r4, #20]
 8007904:	425b      	negs	r3, r3
 8007906:	61a3      	str	r3, [r4, #24]
 8007908:	6923      	ldr	r3, [r4, #16]
 800790a:	b943      	cbnz	r3, 800791e <__swsetup_r+0xc6>
 800790c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007910:	d1ba      	bne.n	8007888 <__swsetup_r+0x30>
 8007912:	bd70      	pop	{r4, r5, r6, pc}
 8007914:	0781      	lsls	r1, r0, #30
 8007916:	bf58      	it	pl
 8007918:	6963      	ldrpl	r3, [r4, #20]
 800791a:	60a3      	str	r3, [r4, #8]
 800791c:	e7f4      	b.n	8007908 <__swsetup_r+0xb0>
 800791e:	2000      	movs	r0, #0
 8007920:	e7f7      	b.n	8007912 <__swsetup_r+0xba>
 8007922:	bf00      	nop
 8007924:	2000000c 	.word	0x2000000c
 8007928:	0800846c 	.word	0x0800846c
 800792c:	0800848c 	.word	0x0800848c
 8007930:	0800844c 	.word	0x0800844c

08007934 <abort>:
 8007934:	2006      	movs	r0, #6
 8007936:	b508      	push	{r3, lr}
 8007938:	f000 fa50 	bl	8007ddc <raise>
 800793c:	2001      	movs	r0, #1
 800793e:	f7f9 fd9a 	bl	8001476 <_exit>
	...

08007944 <__sflush_r>:
 8007944:	898a      	ldrh	r2, [r1, #12]
 8007946:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007948:	4605      	mov	r5, r0
 800794a:	0710      	lsls	r0, r2, #28
 800794c:	460c      	mov	r4, r1
 800794e:	d457      	bmi.n	8007a00 <__sflush_r+0xbc>
 8007950:	684b      	ldr	r3, [r1, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	dc04      	bgt.n	8007960 <__sflush_r+0x1c>
 8007956:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007958:	2b00      	cmp	r3, #0
 800795a:	dc01      	bgt.n	8007960 <__sflush_r+0x1c>
 800795c:	2000      	movs	r0, #0
 800795e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007962:	2e00      	cmp	r6, #0
 8007964:	d0fa      	beq.n	800795c <__sflush_r+0x18>
 8007966:	2300      	movs	r3, #0
 8007968:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800796c:	682f      	ldr	r7, [r5, #0]
 800796e:	602b      	str	r3, [r5, #0]
 8007970:	d032      	beq.n	80079d8 <__sflush_r+0x94>
 8007972:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007974:	89a3      	ldrh	r3, [r4, #12]
 8007976:	075a      	lsls	r2, r3, #29
 8007978:	d505      	bpl.n	8007986 <__sflush_r+0x42>
 800797a:	6863      	ldr	r3, [r4, #4]
 800797c:	1ac0      	subs	r0, r0, r3
 800797e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007980:	b10b      	cbz	r3, 8007986 <__sflush_r+0x42>
 8007982:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007984:	1ac0      	subs	r0, r0, r3
 8007986:	2300      	movs	r3, #0
 8007988:	4602      	mov	r2, r0
 800798a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800798c:	4628      	mov	r0, r5
 800798e:	6a21      	ldr	r1, [r4, #32]
 8007990:	47b0      	blx	r6
 8007992:	1c43      	adds	r3, r0, #1
 8007994:	89a3      	ldrh	r3, [r4, #12]
 8007996:	d106      	bne.n	80079a6 <__sflush_r+0x62>
 8007998:	6829      	ldr	r1, [r5, #0]
 800799a:	291d      	cmp	r1, #29
 800799c:	d82c      	bhi.n	80079f8 <__sflush_r+0xb4>
 800799e:	4a29      	ldr	r2, [pc, #164]	; (8007a44 <__sflush_r+0x100>)
 80079a0:	40ca      	lsrs	r2, r1
 80079a2:	07d6      	lsls	r6, r2, #31
 80079a4:	d528      	bpl.n	80079f8 <__sflush_r+0xb4>
 80079a6:	2200      	movs	r2, #0
 80079a8:	6062      	str	r2, [r4, #4]
 80079aa:	6922      	ldr	r2, [r4, #16]
 80079ac:	04d9      	lsls	r1, r3, #19
 80079ae:	6022      	str	r2, [r4, #0]
 80079b0:	d504      	bpl.n	80079bc <__sflush_r+0x78>
 80079b2:	1c42      	adds	r2, r0, #1
 80079b4:	d101      	bne.n	80079ba <__sflush_r+0x76>
 80079b6:	682b      	ldr	r3, [r5, #0]
 80079b8:	b903      	cbnz	r3, 80079bc <__sflush_r+0x78>
 80079ba:	6560      	str	r0, [r4, #84]	; 0x54
 80079bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079be:	602f      	str	r7, [r5, #0]
 80079c0:	2900      	cmp	r1, #0
 80079c2:	d0cb      	beq.n	800795c <__sflush_r+0x18>
 80079c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80079c8:	4299      	cmp	r1, r3
 80079ca:	d002      	beq.n	80079d2 <__sflush_r+0x8e>
 80079cc:	4628      	mov	r0, r5
 80079ce:	f7ff faa5 	bl	8006f1c <_free_r>
 80079d2:	2000      	movs	r0, #0
 80079d4:	6360      	str	r0, [r4, #52]	; 0x34
 80079d6:	e7c2      	b.n	800795e <__sflush_r+0x1a>
 80079d8:	6a21      	ldr	r1, [r4, #32]
 80079da:	2301      	movs	r3, #1
 80079dc:	4628      	mov	r0, r5
 80079de:	47b0      	blx	r6
 80079e0:	1c41      	adds	r1, r0, #1
 80079e2:	d1c7      	bne.n	8007974 <__sflush_r+0x30>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d0c4      	beq.n	8007974 <__sflush_r+0x30>
 80079ea:	2b1d      	cmp	r3, #29
 80079ec:	d001      	beq.n	80079f2 <__sflush_r+0xae>
 80079ee:	2b16      	cmp	r3, #22
 80079f0:	d101      	bne.n	80079f6 <__sflush_r+0xb2>
 80079f2:	602f      	str	r7, [r5, #0]
 80079f4:	e7b2      	b.n	800795c <__sflush_r+0x18>
 80079f6:	89a3      	ldrh	r3, [r4, #12]
 80079f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079fc:	81a3      	strh	r3, [r4, #12]
 80079fe:	e7ae      	b.n	800795e <__sflush_r+0x1a>
 8007a00:	690f      	ldr	r7, [r1, #16]
 8007a02:	2f00      	cmp	r7, #0
 8007a04:	d0aa      	beq.n	800795c <__sflush_r+0x18>
 8007a06:	0793      	lsls	r3, r2, #30
 8007a08:	bf18      	it	ne
 8007a0a:	2300      	movne	r3, #0
 8007a0c:	680e      	ldr	r6, [r1, #0]
 8007a0e:	bf08      	it	eq
 8007a10:	694b      	ldreq	r3, [r1, #20]
 8007a12:	1bf6      	subs	r6, r6, r7
 8007a14:	600f      	str	r7, [r1, #0]
 8007a16:	608b      	str	r3, [r1, #8]
 8007a18:	2e00      	cmp	r6, #0
 8007a1a:	dd9f      	ble.n	800795c <__sflush_r+0x18>
 8007a1c:	4633      	mov	r3, r6
 8007a1e:	463a      	mov	r2, r7
 8007a20:	4628      	mov	r0, r5
 8007a22:	6a21      	ldr	r1, [r4, #32]
 8007a24:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007a28:	47e0      	blx	ip
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	dc06      	bgt.n	8007a3c <__sflush_r+0xf8>
 8007a2e:	89a3      	ldrh	r3, [r4, #12]
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a38:	81a3      	strh	r3, [r4, #12]
 8007a3a:	e790      	b.n	800795e <__sflush_r+0x1a>
 8007a3c:	4407      	add	r7, r0
 8007a3e:	1a36      	subs	r6, r6, r0
 8007a40:	e7ea      	b.n	8007a18 <__sflush_r+0xd4>
 8007a42:	bf00      	nop
 8007a44:	20400001 	.word	0x20400001

08007a48 <_fflush_r>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	690b      	ldr	r3, [r1, #16]
 8007a4c:	4605      	mov	r5, r0
 8007a4e:	460c      	mov	r4, r1
 8007a50:	b913      	cbnz	r3, 8007a58 <_fflush_r+0x10>
 8007a52:	2500      	movs	r5, #0
 8007a54:	4628      	mov	r0, r5
 8007a56:	bd38      	pop	{r3, r4, r5, pc}
 8007a58:	b118      	cbz	r0, 8007a62 <_fflush_r+0x1a>
 8007a5a:	6983      	ldr	r3, [r0, #24]
 8007a5c:	b90b      	cbnz	r3, 8007a62 <_fflush_r+0x1a>
 8007a5e:	f000 f887 	bl	8007b70 <__sinit>
 8007a62:	4b14      	ldr	r3, [pc, #80]	; (8007ab4 <_fflush_r+0x6c>)
 8007a64:	429c      	cmp	r4, r3
 8007a66:	d11b      	bne.n	8007aa0 <_fflush_r+0x58>
 8007a68:	686c      	ldr	r4, [r5, #4]
 8007a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d0ef      	beq.n	8007a52 <_fflush_r+0xa>
 8007a72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a74:	07d0      	lsls	r0, r2, #31
 8007a76:	d404      	bmi.n	8007a82 <_fflush_r+0x3a>
 8007a78:	0599      	lsls	r1, r3, #22
 8007a7a:	d402      	bmi.n	8007a82 <_fflush_r+0x3a>
 8007a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a7e:	f000 f915 	bl	8007cac <__retarget_lock_acquire_recursive>
 8007a82:	4628      	mov	r0, r5
 8007a84:	4621      	mov	r1, r4
 8007a86:	f7ff ff5d 	bl	8007944 <__sflush_r>
 8007a8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a8c:	4605      	mov	r5, r0
 8007a8e:	07da      	lsls	r2, r3, #31
 8007a90:	d4e0      	bmi.n	8007a54 <_fflush_r+0xc>
 8007a92:	89a3      	ldrh	r3, [r4, #12]
 8007a94:	059b      	lsls	r3, r3, #22
 8007a96:	d4dd      	bmi.n	8007a54 <_fflush_r+0xc>
 8007a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a9a:	f000 f908 	bl	8007cae <__retarget_lock_release_recursive>
 8007a9e:	e7d9      	b.n	8007a54 <_fflush_r+0xc>
 8007aa0:	4b05      	ldr	r3, [pc, #20]	; (8007ab8 <_fflush_r+0x70>)
 8007aa2:	429c      	cmp	r4, r3
 8007aa4:	d101      	bne.n	8007aaa <_fflush_r+0x62>
 8007aa6:	68ac      	ldr	r4, [r5, #8]
 8007aa8:	e7df      	b.n	8007a6a <_fflush_r+0x22>
 8007aaa:	4b04      	ldr	r3, [pc, #16]	; (8007abc <_fflush_r+0x74>)
 8007aac:	429c      	cmp	r4, r3
 8007aae:	bf08      	it	eq
 8007ab0:	68ec      	ldreq	r4, [r5, #12]
 8007ab2:	e7da      	b.n	8007a6a <_fflush_r+0x22>
 8007ab4:	0800846c 	.word	0x0800846c
 8007ab8:	0800848c 	.word	0x0800848c
 8007abc:	0800844c 	.word	0x0800844c

08007ac0 <std>:
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	b510      	push	{r4, lr}
 8007ac4:	4604      	mov	r4, r0
 8007ac6:	e9c0 3300 	strd	r3, r3, [r0]
 8007aca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ace:	6083      	str	r3, [r0, #8]
 8007ad0:	8181      	strh	r1, [r0, #12]
 8007ad2:	6643      	str	r3, [r0, #100]	; 0x64
 8007ad4:	81c2      	strh	r2, [r0, #14]
 8007ad6:	6183      	str	r3, [r0, #24]
 8007ad8:	4619      	mov	r1, r3
 8007ada:	2208      	movs	r2, #8
 8007adc:	305c      	adds	r0, #92	; 0x5c
 8007ade:	f7fb fe0d 	bl	80036fc <memset>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	; (8007af8 <std+0x38>)
 8007ae4:	6224      	str	r4, [r4, #32]
 8007ae6:	6263      	str	r3, [r4, #36]	; 0x24
 8007ae8:	4b04      	ldr	r3, [pc, #16]	; (8007afc <std+0x3c>)
 8007aea:	62a3      	str	r3, [r4, #40]	; 0x28
 8007aec:	4b04      	ldr	r3, [pc, #16]	; (8007b00 <std+0x40>)
 8007aee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007af0:	4b04      	ldr	r3, [pc, #16]	; (8007b04 <std+0x44>)
 8007af2:	6323      	str	r3, [r4, #48]	; 0x30
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	08007e15 	.word	0x08007e15
 8007afc:	08007e37 	.word	0x08007e37
 8007b00:	08007e6f 	.word	0x08007e6f
 8007b04:	08007e93 	.word	0x08007e93

08007b08 <_cleanup_r>:
 8007b08:	4901      	ldr	r1, [pc, #4]	; (8007b10 <_cleanup_r+0x8>)
 8007b0a:	f000 b8af 	b.w	8007c6c <_fwalk_reent>
 8007b0e:	bf00      	nop
 8007b10:	08007a49 	.word	0x08007a49

08007b14 <__sfmoreglue>:
 8007b14:	2268      	movs	r2, #104	; 0x68
 8007b16:	b570      	push	{r4, r5, r6, lr}
 8007b18:	1e4d      	subs	r5, r1, #1
 8007b1a:	4355      	muls	r5, r2
 8007b1c:	460e      	mov	r6, r1
 8007b1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b22:	f7ff fa63 	bl	8006fec <_malloc_r>
 8007b26:	4604      	mov	r4, r0
 8007b28:	b140      	cbz	r0, 8007b3c <__sfmoreglue+0x28>
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	e9c0 1600 	strd	r1, r6, [r0]
 8007b30:	300c      	adds	r0, #12
 8007b32:	60a0      	str	r0, [r4, #8]
 8007b34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b38:	f7fb fde0 	bl	80036fc <memset>
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}

08007b40 <__sfp_lock_acquire>:
 8007b40:	4801      	ldr	r0, [pc, #4]	; (8007b48 <__sfp_lock_acquire+0x8>)
 8007b42:	f000 b8b3 	b.w	8007cac <__retarget_lock_acquire_recursive>
 8007b46:	bf00      	nop
 8007b48:	20000279 	.word	0x20000279

08007b4c <__sfp_lock_release>:
 8007b4c:	4801      	ldr	r0, [pc, #4]	; (8007b54 <__sfp_lock_release+0x8>)
 8007b4e:	f000 b8ae 	b.w	8007cae <__retarget_lock_release_recursive>
 8007b52:	bf00      	nop
 8007b54:	20000279 	.word	0x20000279

08007b58 <__sinit_lock_acquire>:
 8007b58:	4801      	ldr	r0, [pc, #4]	; (8007b60 <__sinit_lock_acquire+0x8>)
 8007b5a:	f000 b8a7 	b.w	8007cac <__retarget_lock_acquire_recursive>
 8007b5e:	bf00      	nop
 8007b60:	2000027a 	.word	0x2000027a

08007b64 <__sinit_lock_release>:
 8007b64:	4801      	ldr	r0, [pc, #4]	; (8007b6c <__sinit_lock_release+0x8>)
 8007b66:	f000 b8a2 	b.w	8007cae <__retarget_lock_release_recursive>
 8007b6a:	bf00      	nop
 8007b6c:	2000027a 	.word	0x2000027a

08007b70 <__sinit>:
 8007b70:	b510      	push	{r4, lr}
 8007b72:	4604      	mov	r4, r0
 8007b74:	f7ff fff0 	bl	8007b58 <__sinit_lock_acquire>
 8007b78:	69a3      	ldr	r3, [r4, #24]
 8007b7a:	b11b      	cbz	r3, 8007b84 <__sinit+0x14>
 8007b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b80:	f7ff bff0 	b.w	8007b64 <__sinit_lock_release>
 8007b84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007b88:	6523      	str	r3, [r4, #80]	; 0x50
 8007b8a:	4b13      	ldr	r3, [pc, #76]	; (8007bd8 <__sinit+0x68>)
 8007b8c:	4a13      	ldr	r2, [pc, #76]	; (8007bdc <__sinit+0x6c>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	62a2      	str	r2, [r4, #40]	; 0x28
 8007b92:	42a3      	cmp	r3, r4
 8007b94:	bf08      	it	eq
 8007b96:	2301      	moveq	r3, #1
 8007b98:	4620      	mov	r0, r4
 8007b9a:	bf08      	it	eq
 8007b9c:	61a3      	streq	r3, [r4, #24]
 8007b9e:	f000 f81f 	bl	8007be0 <__sfp>
 8007ba2:	6060      	str	r0, [r4, #4]
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f000 f81b 	bl	8007be0 <__sfp>
 8007baa:	60a0      	str	r0, [r4, #8]
 8007bac:	4620      	mov	r0, r4
 8007bae:	f000 f817 	bl	8007be0 <__sfp>
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	2104      	movs	r1, #4
 8007bb6:	60e0      	str	r0, [r4, #12]
 8007bb8:	6860      	ldr	r0, [r4, #4]
 8007bba:	f7ff ff81 	bl	8007ac0 <std>
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	2109      	movs	r1, #9
 8007bc2:	68a0      	ldr	r0, [r4, #8]
 8007bc4:	f7ff ff7c 	bl	8007ac0 <std>
 8007bc8:	2202      	movs	r2, #2
 8007bca:	2112      	movs	r1, #18
 8007bcc:	68e0      	ldr	r0, [r4, #12]
 8007bce:	f7ff ff77 	bl	8007ac0 <std>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	61a3      	str	r3, [r4, #24]
 8007bd6:	e7d1      	b.n	8007b7c <__sinit+0xc>
 8007bd8:	08008008 	.word	0x08008008
 8007bdc:	08007b09 	.word	0x08007b09

08007be0 <__sfp>:
 8007be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be2:	4607      	mov	r7, r0
 8007be4:	f7ff ffac 	bl	8007b40 <__sfp_lock_acquire>
 8007be8:	4b1e      	ldr	r3, [pc, #120]	; (8007c64 <__sfp+0x84>)
 8007bea:	681e      	ldr	r6, [r3, #0]
 8007bec:	69b3      	ldr	r3, [r6, #24]
 8007bee:	b913      	cbnz	r3, 8007bf6 <__sfp+0x16>
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	f7ff ffbd 	bl	8007b70 <__sinit>
 8007bf6:	3648      	adds	r6, #72	; 0x48
 8007bf8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	d503      	bpl.n	8007c08 <__sfp+0x28>
 8007c00:	6833      	ldr	r3, [r6, #0]
 8007c02:	b30b      	cbz	r3, 8007c48 <__sfp+0x68>
 8007c04:	6836      	ldr	r6, [r6, #0]
 8007c06:	e7f7      	b.n	8007bf8 <__sfp+0x18>
 8007c08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c0c:	b9d5      	cbnz	r5, 8007c44 <__sfp+0x64>
 8007c0e:	4b16      	ldr	r3, [pc, #88]	; (8007c68 <__sfp+0x88>)
 8007c10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c14:	60e3      	str	r3, [r4, #12]
 8007c16:	6665      	str	r5, [r4, #100]	; 0x64
 8007c18:	f000 f847 	bl	8007caa <__retarget_lock_init_recursive>
 8007c1c:	f7ff ff96 	bl	8007b4c <__sfp_lock_release>
 8007c20:	2208      	movs	r2, #8
 8007c22:	4629      	mov	r1, r5
 8007c24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c2c:	6025      	str	r5, [r4, #0]
 8007c2e:	61a5      	str	r5, [r4, #24]
 8007c30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c34:	f7fb fd62 	bl	80036fc <memset>
 8007c38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c40:	4620      	mov	r0, r4
 8007c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c44:	3468      	adds	r4, #104	; 0x68
 8007c46:	e7d9      	b.n	8007bfc <__sfp+0x1c>
 8007c48:	2104      	movs	r1, #4
 8007c4a:	4638      	mov	r0, r7
 8007c4c:	f7ff ff62 	bl	8007b14 <__sfmoreglue>
 8007c50:	4604      	mov	r4, r0
 8007c52:	6030      	str	r0, [r6, #0]
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d1d5      	bne.n	8007c04 <__sfp+0x24>
 8007c58:	f7ff ff78 	bl	8007b4c <__sfp_lock_release>
 8007c5c:	230c      	movs	r3, #12
 8007c5e:	603b      	str	r3, [r7, #0]
 8007c60:	e7ee      	b.n	8007c40 <__sfp+0x60>
 8007c62:	bf00      	nop
 8007c64:	08008008 	.word	0x08008008
 8007c68:	ffff0001 	.word	0xffff0001

08007c6c <_fwalk_reent>:
 8007c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c70:	4606      	mov	r6, r0
 8007c72:	4688      	mov	r8, r1
 8007c74:	2700      	movs	r7, #0
 8007c76:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007c7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c7e:	f1b9 0901 	subs.w	r9, r9, #1
 8007c82:	d505      	bpl.n	8007c90 <_fwalk_reent+0x24>
 8007c84:	6824      	ldr	r4, [r4, #0]
 8007c86:	2c00      	cmp	r4, #0
 8007c88:	d1f7      	bne.n	8007c7a <_fwalk_reent+0xe>
 8007c8a:	4638      	mov	r0, r7
 8007c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c90:	89ab      	ldrh	r3, [r5, #12]
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d907      	bls.n	8007ca6 <_fwalk_reent+0x3a>
 8007c96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	d003      	beq.n	8007ca6 <_fwalk_reent+0x3a>
 8007c9e:	4629      	mov	r1, r5
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	47c0      	blx	r8
 8007ca4:	4307      	orrs	r7, r0
 8007ca6:	3568      	adds	r5, #104	; 0x68
 8007ca8:	e7e9      	b.n	8007c7e <_fwalk_reent+0x12>

08007caa <__retarget_lock_init_recursive>:
 8007caa:	4770      	bx	lr

08007cac <__retarget_lock_acquire_recursive>:
 8007cac:	4770      	bx	lr

08007cae <__retarget_lock_release_recursive>:
 8007cae:	4770      	bx	lr

08007cb0 <__swhatbuf_r>:
 8007cb0:	b570      	push	{r4, r5, r6, lr}
 8007cb2:	460e      	mov	r6, r1
 8007cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cb8:	4614      	mov	r4, r2
 8007cba:	2900      	cmp	r1, #0
 8007cbc:	461d      	mov	r5, r3
 8007cbe:	b096      	sub	sp, #88	; 0x58
 8007cc0:	da08      	bge.n	8007cd4 <__swhatbuf_r+0x24>
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007cc8:	602a      	str	r2, [r5, #0]
 8007cca:	061a      	lsls	r2, r3, #24
 8007ccc:	d410      	bmi.n	8007cf0 <__swhatbuf_r+0x40>
 8007cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cd2:	e00e      	b.n	8007cf2 <__swhatbuf_r+0x42>
 8007cd4:	466a      	mov	r2, sp
 8007cd6:	f000 f903 	bl	8007ee0 <_fstat_r>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	dbf1      	blt.n	8007cc2 <__swhatbuf_r+0x12>
 8007cde:	9a01      	ldr	r2, [sp, #4]
 8007ce0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ce4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ce8:	425a      	negs	r2, r3
 8007cea:	415a      	adcs	r2, r3
 8007cec:	602a      	str	r2, [r5, #0]
 8007cee:	e7ee      	b.n	8007cce <__swhatbuf_r+0x1e>
 8007cf0:	2340      	movs	r3, #64	; 0x40
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	6023      	str	r3, [r4, #0]
 8007cf6:	b016      	add	sp, #88	; 0x58
 8007cf8:	bd70      	pop	{r4, r5, r6, pc}
	...

08007cfc <__smakebuf_r>:
 8007cfc:	898b      	ldrh	r3, [r1, #12]
 8007cfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d00:	079d      	lsls	r5, r3, #30
 8007d02:	4606      	mov	r6, r0
 8007d04:	460c      	mov	r4, r1
 8007d06:	d507      	bpl.n	8007d18 <__smakebuf_r+0x1c>
 8007d08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	6123      	str	r3, [r4, #16]
 8007d10:	2301      	movs	r3, #1
 8007d12:	6163      	str	r3, [r4, #20]
 8007d14:	b002      	add	sp, #8
 8007d16:	bd70      	pop	{r4, r5, r6, pc}
 8007d18:	466a      	mov	r2, sp
 8007d1a:	ab01      	add	r3, sp, #4
 8007d1c:	f7ff ffc8 	bl	8007cb0 <__swhatbuf_r>
 8007d20:	9900      	ldr	r1, [sp, #0]
 8007d22:	4605      	mov	r5, r0
 8007d24:	4630      	mov	r0, r6
 8007d26:	f7ff f961 	bl	8006fec <_malloc_r>
 8007d2a:	b948      	cbnz	r0, 8007d40 <__smakebuf_r+0x44>
 8007d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d30:	059a      	lsls	r2, r3, #22
 8007d32:	d4ef      	bmi.n	8007d14 <__smakebuf_r+0x18>
 8007d34:	f023 0303 	bic.w	r3, r3, #3
 8007d38:	f043 0302 	orr.w	r3, r3, #2
 8007d3c:	81a3      	strh	r3, [r4, #12]
 8007d3e:	e7e3      	b.n	8007d08 <__smakebuf_r+0xc>
 8007d40:	4b0d      	ldr	r3, [pc, #52]	; (8007d78 <__smakebuf_r+0x7c>)
 8007d42:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d44:	89a3      	ldrh	r3, [r4, #12]
 8007d46:	6020      	str	r0, [r4, #0]
 8007d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d4c:	81a3      	strh	r3, [r4, #12]
 8007d4e:	9b00      	ldr	r3, [sp, #0]
 8007d50:	6120      	str	r0, [r4, #16]
 8007d52:	6163      	str	r3, [r4, #20]
 8007d54:	9b01      	ldr	r3, [sp, #4]
 8007d56:	b15b      	cbz	r3, 8007d70 <__smakebuf_r+0x74>
 8007d58:	4630      	mov	r0, r6
 8007d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d5e:	f000 f8d1 	bl	8007f04 <_isatty_r>
 8007d62:	b128      	cbz	r0, 8007d70 <__smakebuf_r+0x74>
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	f023 0303 	bic.w	r3, r3, #3
 8007d6a:	f043 0301 	orr.w	r3, r3, #1
 8007d6e:	81a3      	strh	r3, [r4, #12]
 8007d70:	89a0      	ldrh	r0, [r4, #12]
 8007d72:	4305      	orrs	r5, r0
 8007d74:	81a5      	strh	r5, [r4, #12]
 8007d76:	e7cd      	b.n	8007d14 <__smakebuf_r+0x18>
 8007d78:	08007b09 	.word	0x08007b09

08007d7c <_malloc_usable_size_r>:
 8007d7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d80:	1f18      	subs	r0, r3, #4
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	bfbc      	itt	lt
 8007d86:	580b      	ldrlt	r3, [r1, r0]
 8007d88:	18c0      	addlt	r0, r0, r3
 8007d8a:	4770      	bx	lr

08007d8c <_raise_r>:
 8007d8c:	291f      	cmp	r1, #31
 8007d8e:	b538      	push	{r3, r4, r5, lr}
 8007d90:	4604      	mov	r4, r0
 8007d92:	460d      	mov	r5, r1
 8007d94:	d904      	bls.n	8007da0 <_raise_r+0x14>
 8007d96:	2316      	movs	r3, #22
 8007d98:	6003      	str	r3, [r0, #0]
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d9e:	bd38      	pop	{r3, r4, r5, pc}
 8007da0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007da2:	b112      	cbz	r2, 8007daa <_raise_r+0x1e>
 8007da4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007da8:	b94b      	cbnz	r3, 8007dbe <_raise_r+0x32>
 8007daa:	4620      	mov	r0, r4
 8007dac:	f000 f830 	bl	8007e10 <_getpid_r>
 8007db0:	462a      	mov	r2, r5
 8007db2:	4601      	mov	r1, r0
 8007db4:	4620      	mov	r0, r4
 8007db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dba:	f000 b817 	b.w	8007dec <_kill_r>
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d00a      	beq.n	8007dd8 <_raise_r+0x4c>
 8007dc2:	1c59      	adds	r1, r3, #1
 8007dc4:	d103      	bne.n	8007dce <_raise_r+0x42>
 8007dc6:	2316      	movs	r3, #22
 8007dc8:	6003      	str	r3, [r0, #0]
 8007dca:	2001      	movs	r0, #1
 8007dcc:	e7e7      	b.n	8007d9e <_raise_r+0x12>
 8007dce:	2400      	movs	r4, #0
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007dd6:	4798      	blx	r3
 8007dd8:	2000      	movs	r0, #0
 8007dda:	e7e0      	b.n	8007d9e <_raise_r+0x12>

08007ddc <raise>:
 8007ddc:	4b02      	ldr	r3, [pc, #8]	; (8007de8 <raise+0xc>)
 8007dde:	4601      	mov	r1, r0
 8007de0:	6818      	ldr	r0, [r3, #0]
 8007de2:	f7ff bfd3 	b.w	8007d8c <_raise_r>
 8007de6:	bf00      	nop
 8007de8:	2000000c 	.word	0x2000000c

08007dec <_kill_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	2300      	movs	r3, #0
 8007df0:	4d06      	ldr	r5, [pc, #24]	; (8007e0c <_kill_r+0x20>)
 8007df2:	4604      	mov	r4, r0
 8007df4:	4608      	mov	r0, r1
 8007df6:	4611      	mov	r1, r2
 8007df8:	602b      	str	r3, [r5, #0]
 8007dfa:	f7f9 fb2c 	bl	8001456 <_kill>
 8007dfe:	1c43      	adds	r3, r0, #1
 8007e00:	d102      	bne.n	8007e08 <_kill_r+0x1c>
 8007e02:	682b      	ldr	r3, [r5, #0]
 8007e04:	b103      	cbz	r3, 8007e08 <_kill_r+0x1c>
 8007e06:	6023      	str	r3, [r4, #0]
 8007e08:	bd38      	pop	{r3, r4, r5, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000274 	.word	0x20000274

08007e10 <_getpid_r>:
 8007e10:	f7f9 bb1a 	b.w	8001448 <_getpid>

08007e14 <__sread>:
 8007e14:	b510      	push	{r4, lr}
 8007e16:	460c      	mov	r4, r1
 8007e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e1c:	f000 f894 	bl	8007f48 <_read_r>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	bfab      	itete	ge
 8007e24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e26:	89a3      	ldrhlt	r3, [r4, #12]
 8007e28:	181b      	addge	r3, r3, r0
 8007e2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e2e:	bfac      	ite	ge
 8007e30:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e32:	81a3      	strhlt	r3, [r4, #12]
 8007e34:	bd10      	pop	{r4, pc}

08007e36 <__swrite>:
 8007e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e3a:	461f      	mov	r7, r3
 8007e3c:	898b      	ldrh	r3, [r1, #12]
 8007e3e:	4605      	mov	r5, r0
 8007e40:	05db      	lsls	r3, r3, #23
 8007e42:	460c      	mov	r4, r1
 8007e44:	4616      	mov	r6, r2
 8007e46:	d505      	bpl.n	8007e54 <__swrite+0x1e>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e50:	f000 f868 	bl	8007f24 <_lseek_r>
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	4632      	mov	r2, r6
 8007e58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e5c:	81a3      	strh	r3, [r4, #12]
 8007e5e:	4628      	mov	r0, r5
 8007e60:	463b      	mov	r3, r7
 8007e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e6a:	f000 b817 	b.w	8007e9c <_write_r>

08007e6e <__sseek>:
 8007e6e:	b510      	push	{r4, lr}
 8007e70:	460c      	mov	r4, r1
 8007e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e76:	f000 f855 	bl	8007f24 <_lseek_r>
 8007e7a:	1c43      	adds	r3, r0, #1
 8007e7c:	89a3      	ldrh	r3, [r4, #12]
 8007e7e:	bf15      	itete	ne
 8007e80:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e8a:	81a3      	strheq	r3, [r4, #12]
 8007e8c:	bf18      	it	ne
 8007e8e:	81a3      	strhne	r3, [r4, #12]
 8007e90:	bd10      	pop	{r4, pc}

08007e92 <__sclose>:
 8007e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e96:	f000 b813 	b.w	8007ec0 <_close_r>
	...

08007e9c <_write_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	4604      	mov	r4, r0
 8007ea0:	4608      	mov	r0, r1
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	4d05      	ldr	r5, [pc, #20]	; (8007ebc <_write_r+0x20>)
 8007ea8:	602a      	str	r2, [r5, #0]
 8007eaa:	461a      	mov	r2, r3
 8007eac:	f7f9 fb0a 	bl	80014c4 <_write>
 8007eb0:	1c43      	adds	r3, r0, #1
 8007eb2:	d102      	bne.n	8007eba <_write_r+0x1e>
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	b103      	cbz	r3, 8007eba <_write_r+0x1e>
 8007eb8:	6023      	str	r3, [r4, #0]
 8007eba:	bd38      	pop	{r3, r4, r5, pc}
 8007ebc:	20000274 	.word	0x20000274

08007ec0 <_close_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	4d05      	ldr	r5, [pc, #20]	; (8007edc <_close_r+0x1c>)
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	4608      	mov	r0, r1
 8007eca:	602b      	str	r3, [r5, #0]
 8007ecc:	f7f9 fb10 	bl	80014f0 <_close>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d102      	bne.n	8007eda <_close_r+0x1a>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	b103      	cbz	r3, 8007eda <_close_r+0x1a>
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
 8007edc:	20000274 	.word	0x20000274

08007ee0 <_fstat_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4d06      	ldr	r5, [pc, #24]	; (8007f00 <_fstat_r+0x20>)
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	4608      	mov	r0, r1
 8007eea:	4611      	mov	r1, r2
 8007eec:	602b      	str	r3, [r5, #0]
 8007eee:	f7f9 fb0a 	bl	8001506 <_fstat>
 8007ef2:	1c43      	adds	r3, r0, #1
 8007ef4:	d102      	bne.n	8007efc <_fstat_r+0x1c>
 8007ef6:	682b      	ldr	r3, [r5, #0]
 8007ef8:	b103      	cbz	r3, 8007efc <_fstat_r+0x1c>
 8007efa:	6023      	str	r3, [r4, #0]
 8007efc:	bd38      	pop	{r3, r4, r5, pc}
 8007efe:	bf00      	nop
 8007f00:	20000274 	.word	0x20000274

08007f04 <_isatty_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	2300      	movs	r3, #0
 8007f08:	4d05      	ldr	r5, [pc, #20]	; (8007f20 <_isatty_r+0x1c>)
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	4608      	mov	r0, r1
 8007f0e:	602b      	str	r3, [r5, #0]
 8007f10:	f7f9 fb08 	bl	8001524 <_isatty>
 8007f14:	1c43      	adds	r3, r0, #1
 8007f16:	d102      	bne.n	8007f1e <_isatty_r+0x1a>
 8007f18:	682b      	ldr	r3, [r5, #0]
 8007f1a:	b103      	cbz	r3, 8007f1e <_isatty_r+0x1a>
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	bd38      	pop	{r3, r4, r5, pc}
 8007f20:	20000274 	.word	0x20000274

08007f24 <_lseek_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	4604      	mov	r4, r0
 8007f28:	4608      	mov	r0, r1
 8007f2a:	4611      	mov	r1, r2
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	4d05      	ldr	r5, [pc, #20]	; (8007f44 <_lseek_r+0x20>)
 8007f30:	602a      	str	r2, [r5, #0]
 8007f32:	461a      	mov	r2, r3
 8007f34:	f7f9 fb00 	bl	8001538 <_lseek>
 8007f38:	1c43      	adds	r3, r0, #1
 8007f3a:	d102      	bne.n	8007f42 <_lseek_r+0x1e>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	b103      	cbz	r3, 8007f42 <_lseek_r+0x1e>
 8007f40:	6023      	str	r3, [r4, #0]
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	20000274 	.word	0x20000274

08007f48 <_read_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	4608      	mov	r0, r1
 8007f4e:	4611      	mov	r1, r2
 8007f50:	2200      	movs	r2, #0
 8007f52:	4d05      	ldr	r5, [pc, #20]	; (8007f68 <_read_r+0x20>)
 8007f54:	602a      	str	r2, [r5, #0]
 8007f56:	461a      	mov	r2, r3
 8007f58:	f7f9 fa97 	bl	800148a <_read>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d102      	bne.n	8007f66 <_read_r+0x1e>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	b103      	cbz	r3, 8007f66 <_read_r+0x1e>
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	bd38      	pop	{r3, r4, r5, pc}
 8007f68:	20000274 	.word	0x20000274

08007f6c <_init>:
 8007f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f6e:	bf00      	nop
 8007f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f72:	bc08      	pop	{r3}
 8007f74:	469e      	mov	lr, r3
 8007f76:	4770      	bx	lr

08007f78 <_fini>:
 8007f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7a:	bf00      	nop
 8007f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f7e:	bc08      	pop	{r3}
 8007f80:	469e      	mov	lr, r3
 8007f82:	4770      	bx	lr
