# TCL File Generated by Component Editor 11.0
# Thu Sep 29 18:04:59 BST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | mkMIPSTop "mkMIPSTop" v1.0
# | null 2011.09.29.18:04:59
# | 
# | 
# | /auto/homes/jdw57/ctsrd/cheri/trunk/boards/terasic_de4_sopcbuilder/mkMIPSTop.v
# | 
# |    ./mkMIPSTop.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module mkMIPSTop
# | 
set_module_property NAME mkMIPSTop
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME mkMIPSTop
set_module_property TOP_LEVEL_HDL_FILE mkMIPSTop.v
set_module_property TOP_LEVEL_HDL_MODULE mkMIPSTop
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME ""
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file mkMIPSTop.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point c0
# | 
add_interface c0 clock end
set_interface_property c0 clockRate 0

set_interface_property c0 ENABLED true

add_interface_port c0 csi_c0_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point c0_reset
# | 
add_interface c0_reset reset end
set_interface_property c0_reset associatedClock c0
set_interface_property c0_reset synchronousEdges DEASSERT

set_interface_property c0_reset ENABLED true

add_interface_port c0_reset csi_c0_reset_n reset_n Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_master_0
# | 
add_interface avalon_master_0 avalon start
set_interface_property avalon_master_0 addressUnits SYMBOLS
set_interface_property avalon_master_0 associatedClock c0
set_interface_property avalon_master_0 associatedReset c0_reset
set_interface_property avalon_master_0 bitsPerSymbol 8
set_interface_property avalon_master_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_0 burstcountUnits WORDS
set_interface_property avalon_master_0 doStreamReads false
set_interface_property avalon_master_0 doStreamWrites false
set_interface_property avalon_master_0 holdTime 0
set_interface_property avalon_master_0 linewrapBursts false
set_interface_property avalon_master_0 maximumPendingReadTransactions 0
set_interface_property avalon_master_0 readLatency 0
set_interface_property avalon_master_0 readWaitTime 1
set_interface_property avalon_master_0 setupTime 0
set_interface_property avalon_master_0 timingUnits Cycles
set_interface_property avalon_master_0 writeWaitTime 0

set_interface_property avalon_master_0 ENABLED true

add_interface_port avalon_master_0 avm_readdata readdata Input 256
add_interface_port avalon_master_0 avm_readdatavalid readdatavalid Input 1
add_interface_port avalon_master_0 avm_waitrequest waitrequest Input 1
add_interface_port avalon_master_0 avm_writedata writedata Output 256
add_interface_port avalon_master_0 avm_address address Output 32
add_interface_port avalon_master_0 avm_read read Output 1
add_interface_port avalon_master_0 avm_write write Output 1
add_interface_port avalon_master_0 avm_byteenable byteenable Output 32
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point irq
# | 
add_interface irq interrupt start
set_interface_property irq associatedAddressablePoint avalon_master_0
set_interface_property irq associatedClock c0
set_interface_property irq irqScheme INDIVIDUAL_REQUESTS

set_interface_property irq ENABLED true

add_interface_port irq avm_irq_irqs irq Input 5
# | 
# +-----------------------------------
