// Teensy 4.1 (NXP i.MX RT1062) register map -- bare metal, no Teensyduino core.
//
// The i.MX RT1062 is a Cortex-M7 (ARMv7E-M, FPv5-D16 double-precision FPU)
// running at up to 600 MHz, booting XIP from an 8 MB FlexSPI NOR flash at
// 0x60000000. Only the registers this frontend touches: the FlexSPI boot
// image structures (FlexSPI config block / IVT / boot data the ROM walks),
// CCM clock gates + the LPUART/GPT clock roots, one LPUART for the console,
// GPT1 as the millisecond timer, and a slice of GPIO + IOMUXC for the LED.
// Values lifted from the i.MX RT1060 Reference Manual register listings and
// cross-checked against PJRC's cores/teensy4; kept terse. Verify against the
// RM before trusting any single offset on silicon (see README.md).
#pragma once
#include <stdint.h>

#define REG(a) (*(volatile uint32_t *)(uintptr_t)(a))

// --- memory map ----------------------------------------------------------
// FlexSPI NOR program flash (XIP), the dedicated 512 KB OCRAM2 we run RAM
// out of, and the TCMs (left at the boot default in this scaffold -- see
// README: ITCM/DTCM placement is a future optimisation).
#define FLASH_BASE  0x60000000u   // 8 MB QSPI NOR on Teensy 4.1
#define ITCM_BASE   0x00000000u
#define DTCM_BASE   0x20000000u
#define OCRAM2_BASE 0x20200000u   // 512 KB, always mapped (not FlexRAM-carved)
#define OCRAM2_SIZE (512u * 1024u)
#define PSRAM_BASE  0x70000000u   // optional external PSRAM (Teensy 4.1 pads)

// --- peripheral bases ----------------------------------------------------
#define CCM_BASE        0x400FC000u
#define CCM_ANALOG_BASE 0x400D8000u
#define IOMUXC_BASE     0x401F8000u
#define IOMUXC_GPR_BASE 0x400AC000u
#define LPUART6_BASE    0x40198000u   // Teensy "Serial1": pin0 RX / pin1 TX
#define GPT1_BASE       0x401EC000u
#define GPIO2_BASE      0x401BC000u   // pin 13 LED lives on GPIO2_IO03
#define SCB_VTOR        0xE000ED08u
#define SCB_CPACR       0xE000ED88u   // FPU coprocessor access control

// --- CCM: clock gates + LPUART clock root --------------------------------
#define CCM_CCGR1 (CCM_BASE + 0x6Cu)   // GPT1 gates (CG10 bus, CG11 serial)
#define CCM_CCGR3 (CCM_BASE + 0x74u)   // LPUART6 gate (CG3)
#define CCM_CSCDR1 (CCM_BASE + 0x24u)  // UART_CLK_SEL (bit6) + UART_CLK_PODF[5:0]
#define CCGR_ON(cg) (3u << (2u * (cg)))   // clock running in all modes
#define CSCDR1_UART_CLK_SEL_OSC (1u << 6) // 1 = 24 MHz osc, 0 = pll3 / 6 (80 MHz)
#define CSCDR1_UART_CLK_PODF_MASK 0x3Fu
#define OSC_HZ 24000000u                  // on-board crystal

// --- LPUART (LPUARTv2) ----------------------------------------------------
#define LPUART_BAUD  (LPUART6_BASE + 0x10u)
#define LPUART_STAT  (LPUART6_BASE + 0x14u)
#define LPUART_CTRL  (LPUART6_BASE + 0x18u)
#define LPUART_DATA  (LPUART6_BASE + 0x1Cu)
#define LPUART_FIFO  (LPUART6_BASE + 0x28u)
#define LPUART_WATER (LPUART6_BASE + 0x2Cu)
#define LPUART_BAUD_OSR(n)  (((n) - 1u) << 24)   // oversampling ratio - 1
#define LPUART_BAUD_SBR(n)  ((n) & 0x1FFFu)       // baud modulo divisor
#define LPUART_BAUD_BOTHEDGE (1u << 17)
#define LPUART_STAT_TDRE (1u << 23)               // TX data register empty
#define LPUART_STAT_RDRF (1u << 21)               // RX data register full
#define LPUART_CTRL_TE   (1u << 19)
#define LPUART_CTRL_RE   (1u << 18)
#define LPUART_FIFO_TXFE (1u << 7)                // enable TX FIFO
#define LPUART_FIFO_RXFE (1u << 3)                // enable RX FIFO

// --- IOMUXC pad mux (only the two console pads + the LED pad) -------------
// SW_MUX_CTL_PAD offsets from IOMUXC_BASE (RT1060 RM, IOMUXC memory map). The
// daisy-chain select (SELECT_INPUT) routes the LPUART RX pad to the receiver.
#define IOMUXC_SW_MUX_GPIO_AD_B0_02 (IOMUXC_BASE + 0x0C4u)  // pin1 TX1 -> LPUART6_TX (ALT2)
#define IOMUXC_SW_MUX_GPIO_AD_B0_03 (IOMUXC_BASE + 0x0C8u)  // pin0 RX1 -> LPUART6_RX (ALT2)
#define IOMUXC_SW_MUX_GPIO_B0_03    (IOMUXC_BASE + 0x148u)  // pin13 LED -> GPIO2_IO03 (ALT5)
#define IOMUXC_LPUART6_RX_SELECT    (IOMUXC_BASE + 0x520u)  // RX daisy chain -> GPIO_AD_B0_03
#define MUX_ALT(n) (n)
#define MUX_SION (1u << 4)

// --- GPT1 (free-running microsecond timer) -------------------------------
#define GPT1_CR  (GPT1_BASE + 0x00u)
#define GPT1_PR  (GPT1_BASE + 0x04u)
#define GPT1_CNT (GPT1_BASE + 0x24u)
#define GPT_CR_EN     (1u << 0)
#define GPT_CR_ENMOD  (1u << 1)
#define GPT_CR_CLKSRC_24M (5u << 6)   // crystal oscillator (24 MHz)
#define GPT_CR_FRR    (1u << 9)        // free-run (no compare reset)
#define GPT_CR_SWR    (1u << 15)       // software reset
#define GPT1_CCGR_BUS    10            // CCGR1 CG10
#define GPT1_CCGR_SERIAL 11           // CCGR1 CG11

// --- GPIO2 (the LED bank) ------------------------------------------------
#define GPIO2_DR       (GPIO2_BASE + 0x00u)
#define GPIO2_GDIR     (GPIO2_BASE + 0x04u)
#define GPIO2_PSR      (GPIO2_BASE + 0x08u)
#define GPIO2_DR_SET   (GPIO2_BASE + 0x84u)
#define GPIO2_DR_CLEAR (GPIO2_BASE + 0x88u)
#define LED_BIT 3u                     // GPIO2_IO03 = Teensy pin 13

// arch backend (teensy41.c)
void clocks_init(void);
void serial_init(void);
void serial_putc(int c);
int  serial_getc(void);
int  serial_rx_ready(void);
void gpio_init(unsigned pin);
void gpio_set_dir(unsigned pin, int out);
void gpio_put(unsigned pin, int hi);
int  gpio_get(unsigned pin);
