----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 23.11.2021 17:43:30
-- Design Name: 
-- Module Name: state_machine - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all; -- entity

entity my_fsm1 is
    port (TOG_EN, CLK, CLR : in std_logic;
    Z1 : out std_logic);
end my_fsm1;

architecture fsm2 of my_fsm1 is
    type state_type is (ST0, ST1);

signal state : state_type;

begin
    sync_proc : process(CLK)
begin
    if (rising_edge(CLK)) then
        if (CLR = '1') then
            state <= ST0;
            Z1 <= '0'; -- pre-assign
        else
            case state is
                when ST0 => -- items regarding state ST0 Z1 <= '0'; -- Moore output
                Z1 <= '0'; -- pre-assign

                if (TOG_EN = '1') then state <= ST1;
                end if;

                when ST1 => -- items regarding state ST1
                Z1 <= '1'; -- Moore output

                if (TOG_EN = '1') then state <= ST0;
                end if;

                when others => -- the catch-all condition
                Z1 <= '0'; -- arbitrary; it should never
                state <= ST0; -- make it to these two statements
            end case;
        end if;
    end if;
end process sync_proc;
end fsm2;
