INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_1/project_1.srcs/sources_1/imports/Diseno de Sistemas Digitales/edge_detect_mealy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_mealy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_1/project_1.srcs/sources_1/imports/Diseno de Sistemas Digitales/edge_detect_moore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_moore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_1/project_1.srcs/sources_1/new/edge_detect_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_1/project_1.srcs/sim_1/new/edge_detect_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_tb
