<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Oct 21 17:22:51 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilab:felix:part0:1.3" DEVICE="7a100t" NAME="design_1" PACKAGE="ftg256" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="60000000" DIR="I" NAME="ftdi_clock" SIGIS="clk" SIGNAME="External_Ports_ftdi_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="LED_G_BUS_tri_o" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_green_leds">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="green_leds"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="LED_R_BUS_tri_o" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_red_leds">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="red_leds"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="FT245_data_i" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="DATA_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FT245_txe" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_TXEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="TXEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FT245_rxf" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_RXFn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="RXFn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FT245_rd" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_RDn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="RDn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FT245_siwu" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_SIWU">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="SIWU"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FT245_oe" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_OEn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="OEn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="FT245_data_t" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="DATA_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FT245_wr" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_WRn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="WRn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="FT245_data_o" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="DATA_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="I2C_BUS_scl_i" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="I2C_BUS_scl_o" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="I2C_BUS_scl_t" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="I2C_BUS_sda_i" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="I2C_BUS_sda_o" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="I2C_BUS_sda_t" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="QSPI_MEMORY_IF_io0_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io0_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io0_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io0_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io0_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io0_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="QSPI_MEMORY_IF_io1_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io1_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io1_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io1_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io1_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io1_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="QSPI_MEMORY_IF_io2_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io2_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io2_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io2_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io2_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io2_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="QSPI_MEMORY_IF_io3_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io3_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io3_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io3_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_io3_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="io3_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="QSPI_MEMORY_IF_ss_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="ss_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_ss_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="ss_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QSPI_MEMORY_IF_ss_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="ss_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_diff_ch_p" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventIn_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="AsyncEventIn_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_diff_ch_n" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventIn_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="AsyncEventIn_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_diff_ch_p" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventIn_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="AsyncEventIn_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_diff_ch_n" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventIn_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="AsyncEventIn_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="USB_UART_BUS_EN_tri_o" SIGIS="undef" SIGNAME="dlconstant_gpio_0_constant_val">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlconstant_gpio_0" PORT="constant_val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FRONT_GREEN_POWER_LED_tri_o" SIGIS="undef" SIGNAME="dlconstant_gpio_1_constant_val">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlconstant_gpio_1" PORT="constant_val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FT_245_EN_BUS_tri_o" SIGIS="undef" SIGNAME="dlconstant_gpio_2_constant_val">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlconstant_gpio_2" PORT="constant_val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DAC_RESETN_tri_o" SIGIS="undef" SIGNAME="dlconstant_gpio_3_constant_val">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dlconstant_gpio_3" PORT="constant_val"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sync_diff_ch_p" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventIn_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="AsyncEventIn_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sync_diff_ch_n" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventIn_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="AsyncEventIn_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_diff_clock_clk_n" SIGIS="clk" SIGNAME="clk_wiz_0_clk_in1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_diff_clock_clk_p" SIGIS="clk" SIGNAME="clk_wiz_0_clk_in1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tdc_diff_clock_clk_p" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_3" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="tdc_diff_clock_clk_n" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_3" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="dlconstant_gpio_3_constant_out" NAME="DAC_RESETN" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="DAC_RESETN_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dlconstant_gpio_1_constant_out" NAME="FRONT_GREEN_POWER_LED" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="FRONT_GREEN_POWER_LED_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_FT245" NAME="FT245" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="DATA_I" PHYSICAL="FT245_data_i"/>
        <PORTMAP LOGICAL="TXE" PHYSICAL="FT245_txe"/>
        <PORTMAP LOGICAL="RXF" PHYSICAL="FT245_rxf"/>
        <PORTMAP LOGICAL="RD" PHYSICAL="FT245_rd"/>
        <PORTMAP LOGICAL="SIWU" PHYSICAL="FT245_siwu"/>
        <PORTMAP LOGICAL="OE" PHYSICAL="FT245_oe"/>
        <PORTMAP LOGICAL="DATA_T" PHYSICAL="FT245_data_t"/>
        <PORTMAP LOGICAL="WR" PHYSICAL="FT245_wr"/>
        <PORTMAP LOGICAL="DATA_O" PHYSICAL="FT245_data_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dlconstant_gpio_2_constant_out" NAME="FT_245_EN_BUS" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="FT_245_EN_BUS_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="IIC_axi_iic_0_IIC" NAME="I2C_BUS" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="I2C_BUS_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="I2C_BUS_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="I2C_BUS_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="I2C_BUS_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="I2C_BUS_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="I2C_BUS_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="BeltBus_LedCounter_0_GREEN_LEDS" NAME="LED_G_BUS" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="LED_G_BUS_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="BeltBus_LedCounter_0_RED_LEDS" NAME="LED_R_BUS" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="LED_R_BUS_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_SPI_0" NAME="QSPI_MEMORY_IF" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="IO0_I" PHYSICAL="QSPI_MEMORY_IF_io0_i"/>
        <PORTMAP LOGICAL="IO0_O" PHYSICAL="QSPI_MEMORY_IF_io0_o"/>
        <PORTMAP LOGICAL="IO0_T" PHYSICAL="QSPI_MEMORY_IF_io0_t"/>
        <PORTMAP LOGICAL="IO1_I" PHYSICAL="QSPI_MEMORY_IF_io1_i"/>
        <PORTMAP LOGICAL="IO1_O" PHYSICAL="QSPI_MEMORY_IF_io1_o"/>
        <PORTMAP LOGICAL="IO1_T" PHYSICAL="QSPI_MEMORY_IF_io1_t"/>
        <PORTMAP LOGICAL="IO2_I" PHYSICAL="QSPI_MEMORY_IF_io2_i"/>
        <PORTMAP LOGICAL="IO2_O" PHYSICAL="QSPI_MEMORY_IF_io2_o"/>
        <PORTMAP LOGICAL="IO2_T" PHYSICAL="QSPI_MEMORY_IF_io2_t"/>
        <PORTMAP LOGICAL="IO3_I" PHYSICAL="QSPI_MEMORY_IF_io3_i"/>
        <PORTMAP LOGICAL="IO3_O" PHYSICAL="QSPI_MEMORY_IF_io3_o"/>
        <PORTMAP LOGICAL="IO3_T" PHYSICAL="QSPI_MEMORY_IF_io3_t"/>
        <PORTMAP LOGICAL="SS_I" PHYSICAL="QSPI_MEMORY_IF_ss_i"/>
        <PORTMAP LOGICAL="SS_O" PHYSICAL="QSPI_MEMORY_IF_ss_o"/>
        <PORTMAP LOGICAL="SS_T" PHYSICAL="QSPI_MEMORY_IF_ss_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="dlconstant_gpio_0_constant_out" NAME="USB_UART_BUS_EN" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="USB_UART_BUS_EN_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ch1_diff" NAME="ch1_diff" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CH_P" PHYSICAL="ch1_diff_ch_p"/>
        <PORTMAP LOGICAL="CH_N" PHYSICAL="ch1_diff_ch_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ch2_diff" NAME="ch2_diff" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CH_P" PHYSICAL="ch2_diff_ch_p"/>
        <PORTMAP LOGICAL="CH_N" PHYSICAL="ch2_diff_ch_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sync_diff" NAME="sync_diff" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="CH_P" PHYSICAL="sync_diff_ch_p"/>
        <PORTMAP LOGICAL="CH_N" PHYSICAL="sync_diff_ch_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_diff_clock" NAME="sys_diff_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_diff_clock_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_diff_clock_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_tdc_diff_clock" NAME="tdc_diff_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="tdc_diff_clock_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="tdc_diff_clock_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/AXI4Stream_FT245Sync_0" HWVERSION="1.4" INSTANCE="AXI4Stream_FT245Sync_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_FT245Sync" VLNV="DigiLAB:ip:AXI4Stream_FT245Sync:1.4">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="RX_BUFFER_DEPTH" VALUE="512"/>
        <PARAMETER NAME="TX_BUFFER_DEPTH" VALUE="512"/>
        <PARAMETER NAME="PRIORITY" VALUE="ROUND_ROBIN"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_FT245Sync_0_0"/>
        <PARAMETER NAME="FT245_BOARD_INTERFACE" VALUE="FT245"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="clk_FT245" SIGIS="clk" SIGNAME="clk_wiz_1_ft_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="ft_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="areset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TXEn" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_TXEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_txe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WRn" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_WRn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RXFn" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_RXFn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_rxf"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RDn" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_RDn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OEn" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_OEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SIWU" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_SIWU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_siwu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="DATA_i" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_data_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="DATA_o" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_data_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="DATA_t" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_DATA_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT245_data_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axis_TX_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_TX_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_TX_tready" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_TX_tvalid" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axis_TX_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_TX_tlast" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_RX_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_RX_tready" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_RX_tvalid" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axis_RX_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_FT245" NAME="FT245" TYPE="TARGET" VLNV="DigiLAB:if:ft245:1.2">
          <PORTMAPS>
            <PORTMAP LOGICAL="DATA_I" PHYSICAL="DATA_i"/>
            <PORTMAP LOGICAL="TXE" PHYSICAL="TXEn"/>
            <PORTMAP LOGICAL="RXF" PHYSICAL="RXFn"/>
            <PORTMAP LOGICAL="RD" PHYSICAL="RDn"/>
            <PORTMAP LOGICAL="SIWU" PHYSICAL="SIWU"/>
            <PORTMAP LOGICAL="OE" PHYSICAL="OEn"/>
            <PORTMAP LOGICAL="DATA_T" PHYSICAL="DATA_t"/>
            <PORTMAP LOGICAL="WR" PHYSICAL="WRn"/>
            <PORTMAP LOGICAL="DATA_O" PHYSICAL="DATA_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI4Stream_FT245Sync_0_m00_axis_RX" NAME="m00_axis_RX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_RX_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_RX_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_RX_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MME_0_M_AXIS" NAME="s00_axis_TX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_TX_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_TX_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s00_axis_TX_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_TX_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/BeltBus_LedCounter_0" HWVERSION="2.0" INSTANCE="BeltBus_LedCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_TDCLedCounter" VLNV="DigiLAB:ip:BeltBus_TDCLedCounter:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="NUM_CH" VALUE="3"/>
        <PARAMETER NAME="COUNTER_WIDTH" VALUE="26"/>
        <PARAMETER NAME="PWM_RES" VALUE="9"/>
        <PARAMETER NAME="PWM_PRESCALER_BITS" VALUE="7"/>
        <PARAMETER NAME="PWM_INVERT_POLARITY" VALUE="false"/>
        <PARAMETER NAME="LED_TIME_RES" VALUE="11"/>
        <PARAMETER NAME="LED_PRESCALER_BITS" VALUE="11"/>
        <PARAMETER NAME="LED_SIGMA" VALUE="128"/>
        <PARAMETER NAME="BIT_FINE" VALUE="16"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="2"/>
        <PARAMETER NAME="CONSTANT_LED_SPEED" VALUE="false"/>
        <PARAMETER NAME="RECOVERY_SPEED" VALUE="1"/>
        <PARAMETER NAME="CALIBRATION_SPEED" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_LedCounter_0_0"/>
        <PARAMETER NAME="GREEN_LEDS_BOARD_INTERFACE" VALUE="LED_G_BUS"/>
        <PARAMETER NAME="RED_LEDS_BOARD_INTERFACE" VALUE="LED_R_BUS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_bb_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_data" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_s00_bb_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_valid" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_s00_bb_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="is_calibrated" SIGIS="undef" SIGNAME="TDC_Calib_TDC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="green_leds" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_green_leds">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="LED_G_BUS_tri_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="red_leds" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_LedCounter_0_red_leds">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="LED_R_BUS_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M03_AXIS" NAME="BeltBus" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_valid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_data"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_LedCounter_0_GREEN_LEDS" NAME="GREEN_LEDS" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="green_leds"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_LedCounter_0_RED_LEDS" NAME="RED_LEDS" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="red_leds"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BeltBus_TDCCounter_0" HWVERSION="2.0" INSTANCE="BeltBus_TDCCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_TDCCounter" VLNV="DigiLAB:ip:BeltBus_TDCCounter:2.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="MAIN" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="NUM_CH" VALUE="3"/>
        <PARAMETER NAME="COUNTER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="INTTIME_INIT" VALUE="20000000"/>
        <PARAMETER NAME="SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="SYNC_STAGES_INIT_V" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="COMMAND_CMD_WIDTH" VALUE="6"/>
        <PARAMETER NAME="COMMAND_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="COMMAND_RESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M00_AXIS_TDEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M00_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_TDCCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_ABS" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_S00_AXI_HIGH_ADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_bb_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_push_tready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_m00_axis_push_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m00_axis_push_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_m00_axis_push_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_push_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_m00_axis_push_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BeltBus_TDCCounter_0_M00_AXIS_Push" NAME="M00_AXIS_Push" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_push_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_push_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_push_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M00_AXIS" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/BeltBus_TDCHistogrammer_0" HWVERSION="5.0" INSTANCE="BeltBus_TDCHistogrammer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_TDCHistogrammer" VLNV="DigiLAB:ip:BeltBus_TDCHistogrammer:5.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="BIN_DATA_WIDTH" VALUE="27"/>
        <PARAMETER NAME="BIN_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="BIT_FINE" VALUE="16"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="NUM_CH" VALUE="3"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="16"/>
        <PARAMETER NAME="FUNC_MODE" VALUE="single_positive"/>
        <PARAMETER NAME="ASYNC_CLOCK" VALUE="true"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_TDCHistogrammer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDRESS" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDRESS" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_m00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_belt_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_belt_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_belt_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_belt_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_belt_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_belt_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_sync_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="sync_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_sync_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TDCHistogrammer_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M01_AXIS" NAME="S00_BELT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_belt_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_belt_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_1_M00_AXIS" NAME="SYNC" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sync_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sync_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/BeltBus_TDCHistogrammer_1" HWVERSION="5.0" INSTANCE="BeltBus_TDCHistogrammer_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_TDCHistogrammer" VLNV="DigiLAB:ip:BeltBus_TDCHistogrammer:5.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="4096" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="BIN_DATA_WIDTH" VALUE="27"/>
        <PARAMETER NAME="BIN_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="BIT_FINE" VALUE="16"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="NUM_CH" VALUE="3"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="16"/>
        <PARAMETER NAME="FUNC_MODE" VALUE="single_positive"/>
        <PARAMETER NAME="ASYNC_CLOCK" VALUE="true"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_TDCHistogrammer_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDRESS" VALUE="0x44A20000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDRESS" VALUE="0x44A2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_m00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_belt_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_belt_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_belt_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_belt_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_belt_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_belt_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sync_tvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_sync_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="sync_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_sync_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TDCHistogrammer_1_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M02_AXIS" NAME="S00_BELT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_belt_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_belt_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_1_M01_AXIS" NAME="SYNC" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sync_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sync_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BeltBus_TTM_0" HWVERSION="2.0" INSTANCE="BeltBus_TTM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_TTM" VLNV="DigiLAB:ip:BeltBus_TTM:2.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="NUM_CH" VALUE="3"/>
        <PARAMETER NAME="BELTBUS_EXTENDED_W" VALUE="64"/>
        <PARAMETER NAME="BIT_TRUNC" VALUE="0"/>
        <PARAMETER NAME="DATA_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="META_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="CLK_AXI_BB_RELATED" VALUE="0"/>
        <PARAMETER NAME="M_AXIS_TDATA_W" VALUE="32"/>
        <PARAMETER NAME="M_AXIS_TDEST_W" VALUE="8"/>
        <PARAMETER NAME="TDEST_VALUE" VALUE="2"/>
        <PARAMETER NAME="INS_TIMEOUT_CYCLES" VALUE="100000000"/>
        <PARAMETER NAME="TAIL_FIFO_DEPTH" VALUE="16384"/>
        <PARAMETER NAME="TAIL_TRESHOLD" VALUE="15884"/>
        <PARAMETER NAME="TLAST_GEN_TIMEOUT_CYCLES" VALUE="30"/>
        <PARAMETER NAME="PTE_MAX_SIZE" VALUE="8000"/>
        <PARAMETER NAME="EXT_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="ENABLE_SLICE_REGISTERS" VALUE="true"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S00_AXI_ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S00_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TTM_BIT_NUM_CH" VALUE="2"/>
        <PARAMETER NAME="LOSS_COUNTER_W" VALUE="64"/>
        <PARAMETER NAME="COLLAPSE_SYNC" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_TTM_0_0"/>
        <PARAMETER NAME="CUSTOM_TRESHOLD" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_bb_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="PTE_INPUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="PTE_INPUT_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="PTE_INPUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="PTE_INPUT_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="PTE_INPUT_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wlast" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rlast" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="buffer_overflow" SIGIS="data"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M04_AXIS" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TTM_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s00_axi_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s00_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s00_axi_arburst"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s00_axi_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s00_axi_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s00_axi_arid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s00_axi_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s00_axi_arlen"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s00_axi_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s00_axi_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s00_axi_rid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s00_axi_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0" HWVERSION="3.0" INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4_BitstreamUpdater" VLNV="DigiLAB:ip:AXI4_BitstreamUpdater:3.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="4096" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ENABLE_SLICE_REGISTERS" VALUE="true"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S00_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S00_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M00_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S00_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4_BitstreamUpdater_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axis_sts_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axis_sts_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axis_sts_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axis_sts_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s00_axi_wlast"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s00_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s00_axi_arburst"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s00_axi_awid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s00_axi_rlast"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s00_axi_arid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s00_axi_bid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s00_axi_arlen"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s00_axi_arsize"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s00_axi_awsize"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s00_axi_rid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s00_axi_awburst"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_M00_axis" NAME="M00_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m00_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_qspi_programmer_0_M_AXIS_STS" NAME="S00_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s00_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/BitstreamUpdater_QSPI/axi_quad_spi_0" HWVERSION="3.2" INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_quad_spi" VLNV="xilinx.com:ip:axi_quad_spi:3.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v3_2;d=pg153-axi-quad-spi.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="aximm" NAME="MEM0" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="SRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Software Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x40"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPICR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x60"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x180"/>
              <FIELDS>
                <FIELD NAME="LOOP">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Local loopback mode&#xA;Enables local loopback operation and is functional only in standard SPI master mode.&#xA;When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="SPE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI system enable&#xA;When set to:&#xA;  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.&#xA;  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master (SPI master mode)&#xA;Setting this bit configures the SPI device as a master or a slave.&#xA;When set to:&#xA;  0 - Slave configuration.&#xA;  1 - Master configuration.&#xA;In dual/quad SPI mode only the master mode of the core is allowed.&#xA;Standard Slave mode is not supported for SCK ratio = 2&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock polarity&#xA;Setting this bit defines clock polarity.&#xA;When set to:&#xA;  0 - Active-High clock; SCK idles Low.&#xA;  1 - Active-Low clock; SCK idles High.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPHA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Clock phase&#xA;Setting this bit selects one of two fundamentally different transfer formats.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO reset&#xA;When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO reset&#xA;When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.&#xA;When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Manual_Slave_Select_Assertion_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Manual slave select assertion enable&#xA;This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Transaction_Inhibit">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master transaction inhibit&#xA;This bit inhibits master transactions.&#xA;This bit has no effect on slave operation.&#xA;When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="LSB_First">
                  <PROPERTY NAME="DESCRIPTION" VALUE="LSB first&#xA;This bit selects LSB first data transfer format.&#xA;The default transfer format is MSB first.&#xA;When set to:&#xA;  0 - MSB first transfer format.&#xA;  1 - LSB first transfer format.&#xA;In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x64"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0A5"/>
              <FIELDS>
                <FIELD NAME="RX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive Empty.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.&#xA;Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive full.&#xA;When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.&#xA;Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit empty.&#xA;When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.&#xA;The occupancy of the FIFO is decremented with the completion of each SPI transfer.&#xA;Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit full.&#xA;When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.&#xA;Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. &#xA;A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Select">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Mode_Select flag.&#xA;This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.&#xA;1 - Default in standard mode.&#xA;0 - Asserted when core configured in slave mode and selected by external SPI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA_Error flag.&#xA;When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.&#xA;These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_mode_error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode error flag.&#xA;When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error flag.&#xA;When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error flag.&#xA;When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error flag.&#xA;When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Transmit Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x68"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit Data.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_DRR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Data Receive Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x6C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RX_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_SSR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Slave Select Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x70"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xFFFF"/>
              <FIELDS>
                <FIELD NAME="Selected_Slave">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Active-Low, one-hot encoded slave select&#xA;The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_TXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Transmit FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x74"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy.&#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SPI_RXFIFO_OR">
              <PROPERTY NAME="DESCRIPTION" VALUE="SPI Receive FIFO Occupancy Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x78"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The binary value plus 1 yields the occupancy. &#xA;Bit width is log(FIFO Depth). &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="DGIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Device Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable.&#xA;Allows passing all individually enabled interrupts to the interrupt controller.&#xA;When set to:   0 - Disabled.   1 - Enabled. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error.&#xA;This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.&#xA;This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;It is set when the last byte of data has been transferred out to the external flash memory.&#xA;In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.&#xA;In master mode if this bit is set to 1, no more SPI transfers are permitted&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO underrun.&#xA;This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.&#xA;This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).&#xA;With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO overrun.&#xA;This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.&#xA;This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXFIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.&#xA;In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. &#xA;In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.&#xA;Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave select mode.&#xA;The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. &#xA;This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.&#xA;Note: This bit is applicable only in standard SPI slave mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR not empty.&#xA;The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.&#xA;This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.&#xA;Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The CPOL - CPHA control register bits are set to 01 or 10.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The core is configured in master = 0 in control register (SPICR(2)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB error.&#xA;This flag is asserted when:&#xA;  The core is configured in either dual or quad SPI mode and&#xA;  The LSB First bit in the control register (SPICR) is set to 1.&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback error.&#xA;This flag is asserted when:&#xA;  The core is configured in dual or quad SPI transfer mode and&#xA;  The LOOP bit is set in control register (SPICR(0)).&#xA;In standard SPI mode, this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command error.&#xA;This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.&#xA;In standard SPI mode this bit is always in default state.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IPIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x28"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_MODF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave mode-fault error flag.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit register/FIFO empty.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DTR_Underrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data transmit FIFO underrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data receive register/FIFO full.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Overrun">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Receive FIFO overrun.&#xA;  0 - Disabled.&#xA;  1 - Enabled.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Half_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Select_Mode">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.&#xA;In master mode, setting this bit has no effect.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="DRR_Not_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.&#xA;If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.&#xA;This bit has no significance in dual or quad mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CPOL_CPHA_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Mode_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSB_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Loopback_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Command_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="13"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Async_Clk" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="1"/>
        <PARAMETER NAME="C_SUB_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_quad_spi_inst"/>
        <PARAMETER NAME="C_SPI_MEM_ADDR_BITS" VALUE="24"/>
        <PARAMETER NAME="C_TYPE_OF_AXI4_INTERFACE" VALUE="1"/>
        <PARAMETER NAME="C_XIP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_XIP_PERF_MODE" VALUE="1"/>
        <PARAMETER NAME="C_UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_SCK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_DUAL_QUAD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_SS_BITS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TRANSFER_BITS" VALUE="8"/>
        <PARAMETER NAME="C_NEW_SEQ_EN" VALUE="1"/>
        <PARAMETER NAME="C_SPI_MODE" VALUE="2"/>
        <PARAMETER NAME="C_USE_STARTUP" VALUE="1"/>
        <PARAMETER NAME="C_USE_STARTUP_EXT" VALUE="0"/>
        <PARAMETER NAME="C_SPI_MEMORY" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ADDR_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXI4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI4_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SHARED_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_LSB_STUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_STARTUP_INT" VALUE="1"/>
        <PARAMETER NAME="UC_FAMILY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_quad_spi_0_0"/>
        <PARAMETER NAME="Master_mode" VALUE="1"/>
        <PARAMETER NAME="FIFO_INCLUDED" VALUE="1"/>
        <PARAMETER NAME="Multiples16" VALUE="1"/>
        <PARAMETER NAME="C_SCK_RATIO1" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="QSPI_BOARD_INTERFACE" VALUE="QSPI_MEMORY_IF"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI4_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_S_AXI4_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="160000000" DIR="I" NAME="ext_spi_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi4_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi4_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_awprot" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_awvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_awready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi4_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_wlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_wvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_wready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_bvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_bready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s_axi4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi4_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi4_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi4_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi4_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_arvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_arready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi4_rvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi4_rready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io0_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io0_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io0_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io0_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io0_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io0_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io1_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io1_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io1_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io1_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io1_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io1_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io1_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io2_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io2_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io2_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io2_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io2_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io2_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io2_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io3_i" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io3_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io3_o" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io3_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="io3_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_io3_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_io3_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ss_i" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_ss_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ss_o" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_ss_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ss_t" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ss_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="QSPI_MEMORY_IF_ss_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cfgclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="cfgmclk" SIGIS="undef"/>
        <PORT DIR="O" NAME="eos" SIGIS="undef"/>
        <PORT DIR="O" NAME="preq" SIGIS="undef"/>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_SPI_0" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="io0_i"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="io0_o"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="io0_t"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="io1_i"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="io1_o"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="io1_t"/>
            <PORTMAP LOGICAL="IO2_I" PHYSICAL="io2_i"/>
            <PORTMAP LOGICAL="IO2_O" PHYSICAL="io2_o"/>
            <PORTMAP LOGICAL="IO2_T" PHYSICAL="io2_t"/>
            <PORTMAP LOGICAL="IO3_I" PHYSICAL="io3_i"/>
            <PORTMAP LOGICAL="IO3_O" PHYSICAL="io3_o"/>
            <PORTMAP LOGICAL="IO3_T" PHYSICAL="io3_t"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="ss_i"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="ss_o"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="ss_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="STARTUP_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_startup_io:startup_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="cfgclk" PHYSICAL="cfgclk"/>
            <PORTMAP LOGICAL="cfgmclk" PHYSICAL="cfgmclk"/>
            <PORTMAP LOGICAL="eos" PHYSICAL="eos"/>
            <PORTMAP LOGICAL="preq" PHYSICAL="preq"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_qspi_programmer_0_M_AXI" DATAWIDTH="32" NAME="AXI_FULL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi4_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi4_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi4_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi4_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi4_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi4_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi4_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi4_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi4_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi4_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi4_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi4_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi4_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi4_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi4_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi4_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi4_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi4_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi4_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi4_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi4_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi4_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi4_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi4_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi4_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi4_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi4_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi4_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi4_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi4_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi4_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/BitstreamUpdater_QSPI/qspi_programmer_0" HWVERSION="1.1" INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_QSPI_Programmer" VLNV="DigiLAB:ip:AXI4Stream_QSPI_Programmer:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PAGE_SIZE" VALUE="256"/>
        <PARAMETER NAME="SECTOR_SIZE" VALUE="65536"/>
        <PARAMETER NAME="START_ADDRESS" VALUE="0x00400000"/>
        <PARAMETER NAME="AXI_QSPI_FIFO_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="END_ADDRESS" VALUE="0x007F0000"/>
        <PARAMETER NAME="C_M_AXIS_STS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="WRITE_SR_CR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_QUAD" VALUE="false"/>
        <PARAMETER NAME="ENABLE_PROT" VALUE="false"/>
        <PARAMETER NAME="MEMORY_SIZE" VALUE="64"/>
        <PARAMETER NAME="MEMORY_CODE" VALUE="S25FLxL"/>
        <PARAMETER NAME="WRITE_SR_CR_ON_BOOT" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_qspi_programmer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ip2intc_irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_ip2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="ip2intc_irpt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="m00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="m00_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_sts_tready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_sts_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_sts_tlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_sts_tvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_axi_quad_spi_0_s_axi4_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_M00_axis" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_qspi_programmer_0_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BitstreamUpdater_QSPI_qspi_programmer_0_M_AXIS_STS" NAME="M_AXIS_STS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_sts_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_sts_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_sts_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_sts_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="MEM0" BASENAME="C_S_AXI4_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_S_AXI4_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="AXI_FULL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0"/>
        <PERIPHERAL INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/IIC/AXI4_AXIToIIC_0" HWVERSION="2.0" INSTANCE="IIC_AXI4_AXIToIIC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4_AXIToIIC" VLNV="DigiLAB:ip:AXI4_AXIToIIC:2.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="4294967296" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="I2C_START_ADDR" VALUE="0x40800000"/>
        <PARAMETER NAME="CHECK_SLAVE_PRESENCE" VALUE="true"/>
        <PARAMETER NAME="I2C_STANDARD_MODE" VALUE="true"/>
        <PARAMETER NAME="I2C_TEN_BIT_ADDRESS" VALUE="false"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0x50000000"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x500FFFFF"/>
        <PARAMETER NAME="C_S00_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_AWUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S00_AXI_ARUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S00_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x00200000"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4_AXIToIIC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x003FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awlock" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wlast" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s00_axi_wuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s00_axi_buser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rlast" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s00_axi_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="IIC_AXI4_AXIToIIC_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="4"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s00_axi_awcache"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s00_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s00_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s00_axi_arcache"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s00_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s00_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4080FFFF" INSTANCE="IIC_axi_iic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="IIC_axi_iic_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="25" FULLNAME="/IIC/axi_iic_0" HWVERSION="2.0" INSTANCE="IIC_axi_iic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v2_0;d=pg090-axi-iic.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GIE">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1c"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="GIE">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable&#xA;0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core&#xA;1 - Unmasked AXI IIC core interrupts are passed to processor&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x020"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0xd0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Enable Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x028"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="int0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt0 - Arbitration Lost&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt1 - Transmit Error/Slave Transmit Complete&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt2 - Transmit FIFO Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt3 - Recieve FIFO FULL&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int4">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt4 - IIC Bus is Not Busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int5">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt5 - Addressed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int6">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt6 - Not Addessed As Slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="int7">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt7 - Transmit FIFO Half Empty&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SOFTR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Soft Reset Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x040"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="RKEY">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reset Key - Firmware must write a value of 0xA to this field to&#xA;            cause a soft reset of the Interrupt registers of AXI IIC controller.&#xA;            Writing any other value results in an AXI transaction&#xA;            acknowledgement with SLVERR and no reset occurs.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Control Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x100"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set before any other CR bits have any effect&#xA;0 - resets and disables the AXI IIC controller but not the registers or FIFOs&#xA;1 - enables the AXI IIC controller&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs&#xA;0 - transmit FIFO normal operation&#xA;1 - resets the transmit FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSMS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When this bit is changed from 0 to 1, the&#xA;AXI IIC bus interface generates a START condition in master mode. When&#xA;this bit is cleared, a STOP condition is generated and the AXI IIC bus&#xA;interface switches to slave mode. When this bit is cleared by the&#xA;hardware, because arbitration for the bus has been lost, a STOP&#xA;condition is not generated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit selects the direction of master/slave transfers.&#xA;0 - selects an AXI IIC receive&#xA;1 - selects an AXI IIC transmit&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TXAK">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit specifies the value driven onto&#xA;the sda line during acknowledge cycles for both master and slave recievers.&#xA;0 - acknowledge&#xA;1 - not-acknowledge&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Writing a 1 to this bit generates a repeated START &#xA;condition on the bus if the AXI IIC bus interface is the current bus&#xA;master. Attempting a repeated START at the wrong time, if the bus is&#xA;owned by another master, results in a loss of arbitration. This bit is reset&#xA;when the repeated start occurs. This bit must be set prior to writing the&#xA;new address to the TX_FIFO or DTR&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="GC_EN">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setting this bit High allows the AXI IIC to respond to a general call address.&#xA;0 - General Call Disabled&#xA;1 - General Call Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="SR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x104"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="ABGC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set to 1 when another master has issued a general call and&#xA;the general call enable bit is set to 1, CR(6) = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="AAS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface&#xA;is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit&#xA;address or general call if enabled. This bit is cleared when a stop&#xA;condition is detected or a repeated start occurs.&#xA;0 - indicates not being addressed as a slave&#xA;1 - indicates being addressed as a slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="BB">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit indicates the status of the IIC bus. This bit is set&#xA;when a START condition is detected and cleared when a STOP&#xA;condition is detected.&#xA;0 - indicates the bus is idle&#xA;1 - indicates the bus is busy&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ARW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When the IIC bus interface has been addressed as a slave (AAS is set), &#xA;this bit indicates the value of the read/write bit sent by the master.&#xA;This bit is only valid when a complete transfer has occurred and&#xA;no other transfers have been initiated.&#xA;0 - indicates master writing to slave&#xA;1 - indicates master reading from slave&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the transmit FIFO is full.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="4"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Full">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This bit is set High when the receive FIFO is full.&#xA;This bit is set only when all 16 locations in the FIFO are full,&#xA;regardless of the compare value field of the RX_FIFO_PIRQ register.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="RX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the receive FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="6"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="TX_FIFO_Empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="This is set High when the transmit FIFO is empty.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="7"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x108"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If the dynamic stop bit is used and the AXI IIC is a master receiver,&#xA;the value is the number of bytes to receive.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Start">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic start bit can be used to send a start or repeated start sequence on the&#xA;IIC bus. A start sequence is generated if the MSMS = 0, a&#xA;repeated start sequence is generated if the MSMS = 1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Stop">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The dynamic stop bit can be used to send an IIC stop&#xA;sequence on the IIC bus after the last byte has been transmitted or received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="write-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x10C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="D7_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="IIC Receive Data&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x110"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address used by the IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="7"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Transmit FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x114"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_OCY">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Occupency Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x118"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Occupancy_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 indicates that&#xA;10 locations are full in the FIFO&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TEN_ADR">
              <PROPERTY NAME="DESCRIPTION" VALUE="Slave Ten Bit Address Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="MSB_of_Slave_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="RX_FIFO_PIRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="Recieve FIFO Programmable Depth Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Compare_Value">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit[3] is the MSB. A binary value of 1001 implies that when&#xA;10 locations in the receive FIFO are filled, the receive FIFO&#xA;interrupt is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPO">
              <PROPERTY NAME="DESCRIPTION" VALUE="General Purpose Output Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x124"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="General_Purpose_Outputs">
                  <PROPERTY NAME="DESCRIPTION" VALUE="The LSB (Bit[0]) is the first bit populated&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUSTO">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUSTO Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUSTO">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Setup time for a repeated STOP condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDSTA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDSTA Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDSTA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Hold time for a repeated START condition.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TSUDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TSUDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TSUDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Setup time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TBUF">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TBUF Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TBUF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bus free time between a STOP and START condition&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THIGH">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THIGH Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THIGH">
                  <PROPERTY NAME="DESCRIPTION" VALUE="High Period of the scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="TLOW">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter TLOW Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="TLOW">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Low Period of scl clock.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="THDDAT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Timing Parameter THDDAT Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="THDDAT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data Hold time&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_SETUP_VIOLATION_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_STATIC_TIMING_REG_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_TIMING_REG_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_iic_0_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="100.0"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="I2C_BUS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4080FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="IIC_axi_iic_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="IIC_axi_iic_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="I2C_BUS_scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpo" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="IIC_AXI4_AXIToIIC_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="IIC_axi_iic_0_IIC" NAME="IIC" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="design_1_MME_0_0" BDTYPE="SBD" COREREVISION="1" DRIVERMODE="CORE" FULLNAME="/MME_0" HWVERSION="2.2" INSTANCE="MME_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MME" SIM_BD="design_1_MME_0_0" VLNV="DigiLAB:hier:MME:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MME_0_0"/>
        <PARAMETER NAME="PORTS_NUMBER" VALUE="1"/>
        <PARAMETER NAME="BURST_SIZE" VALUE="256"/>
        <PARAMETER NAME="BTT_USED" VALUE="23"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="MASTER_TLAST" VALUE="yes"/>
        <PARAMETER NAME="TDEST_ROUTING" VALUE="0"/>
        <PARAMETER NAME="BITS_00" VALUE="8"/>
        <PARAMETER NAME="BITS_01" VALUE="8"/>
        <PARAMETER NAME="BITS_02" VALUE="8"/>
        <PARAMETER NAME="BITS_03" VALUE="8"/>
        <PARAMETER NAME="BITS_04" VALUE="8"/>
        <PARAMETER NAME="BITS_05" VALUE="8"/>
        <PARAMETER NAME="BITS_06" VALUE="8"/>
        <PARAMETER NAME="BITS_07" VALUE="8"/>
        <PARAMETER NAME="BITS_08" VALUE="8"/>
        <PARAMETER NAME="BITS_09" VALUE="8"/>
        <PARAMETER NAME="BITS_10" VALUE="8"/>
        <PARAMETER NAME="BITS_11" VALUE="8"/>
        <PARAMETER NAME="BITS_12" VALUE="8"/>
        <PARAMETER NAME="BITS_13" VALUE="8"/>
        <PARAMETER NAME="BITS_14" VALUE="8"/>
        <PARAMETER NAME="BITS_15" VALUE="8"/>
        <PARAMETER NAME="BITSM_00" VALUE="8"/>
        <PARAMETER NAME="BITSM_01" VALUE="8"/>
        <PARAMETER NAME="BITSM_02" VALUE="8"/>
        <PARAMETER NAME="BITSM_03" VALUE="8"/>
        <PARAMETER NAME="BITSM_04" VALUE="8"/>
        <PARAMETER NAME="BITSM_05" VALUE="8"/>
        <PARAMETER NAME="BITSM_06" VALUE="8"/>
        <PARAMETER NAME="BITSM_07" VALUE="8"/>
        <PARAMETER NAME="BITSM_08" VALUE="8"/>
        <PARAMETER NAME="BITSM_09" VALUE="8"/>
        <PARAMETER NAME="BITSM_10" VALUE="8"/>
        <PARAMETER NAME="BITSM_11" VALUE="8"/>
        <PARAMETER NAME="BITSM_12" VALUE="8"/>
        <PARAMETER NAME="BITSM_13" VALUE="8"/>
        <PARAMETER NAME="BITSM_14" VALUE="8"/>
        <PARAMETER NAME="BITSM_15" VALUE="8"/>
        <PARAMETER NAME="TLAST_00" VALUE="yes"/>
        <PARAMETER NAME="TLAST_01" VALUE="yes"/>
        <PARAMETER NAME="TLAST_02" VALUE="yes"/>
        <PARAMETER NAME="TLAST_03" VALUE="yes"/>
        <PARAMETER NAME="TLAST_04" VALUE="yes"/>
        <PARAMETER NAME="TLAST_05" VALUE="yes"/>
        <PARAMETER NAME="TLAST_06" VALUE="yes"/>
        <PARAMETER NAME="TLAST_07" VALUE="yes"/>
        <PARAMETER NAME="TLAST_08" VALUE="yes"/>
        <PARAMETER NAME="TLAST_09" VALUE="yes"/>
        <PARAMETER NAME="TLAST_10" VALUE="yes"/>
        <PARAMETER NAME="TLAST_11" VALUE="yes"/>
        <PARAMETER NAME="TLAST_12" VALUE="yes"/>
        <PARAMETER NAME="TLAST_13" VALUE="yes"/>
        <PARAMETER NAME="TLAST_14" VALUE="yes"/>
        <PARAMETER NAME="TLAST_15" VALUE="yes"/>
        <PARAMETER NAME="PTE_AUXILIARY_PORTS" VALUE="true"/>
        <PARAMETER NAME="MAX_PACKET_LENGTH_PACKETIZER" VALUE="131072"/>
        <PARAMETER NAME="MAX_PACKET_LENGTH_PACKETFETCHER" VALUE="4096"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="peripherals_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Packetfetcher_error_code" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="Packetizer_packet_error" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="M_AXIS_AUX_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXIS_AUX_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="M_AXIS_AUX_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXIS_AUX_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="S_AXIS_AUX_tdest" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="S_AXIS_AUX_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_AUX_tvalid" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_AUX_tready" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_MM2S_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_MM2S_arburst" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_MM2S_arcache" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_MM2S_arid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_MM2S_arlen" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_MM2S_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_MM2S_arready" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_MM2S_arsize" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_MM2S_aruser" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_MM2S_arvalid" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_MM2S_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_MM2S_rlast" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_MM2S_rready" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_MM2S_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_MM2S_rvalid" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_S2MM_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_S2MM_awburst" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_S2MM_awcache" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_S2MM_awid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_S2MM_awlen" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_S2MM_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_S2MM_awready" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_S2MM_awsize" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_S2MM_awuser" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_S2MM_awvalid" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_S2MM_bready" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_S2MM_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_S2MM_bvalid" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_S2MM_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_S2MM_wlast" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_S2MM_wready" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_S2MM_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_S2MM_wvalid" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="m00_axis_RX_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="m00_axis_RX_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_m00_axis_RX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="m00_axis_RX_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef" SIGNAME="AXI4Stream_FT245Sync_0_s00_axis_TX_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="PTE_OUTPUT_tvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="PTE_OUTPUT_tready" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="PTE_OUTPUT_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="PTE_OUTPUT_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="PTE_INPUT_tdest" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="m_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PTE_INPUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PTE_INPUT_tlast" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="PTE_INPUT_tvalid" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PTE_INPUT_tready" SIGIS="undef" SIGNAME="BeltBus_TTM_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="PTE_OUTPUT_tlast" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI4Stream_FT245Sync_0_m00_axis_RX" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_M_AXIS" NAME="S_AXIS_AUX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_AUX_tdest"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_AUX_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_AUX_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_AUX_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_AUX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_AUX_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_AUX_tvalid"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_AUX_tdest"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_AUX_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MME_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MME_0_M_AXI_MM2S" DATAWIDTH="32" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="4"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_MM2S_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_MM2S_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_MM2S_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_MM2S_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_MM2S_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_MM2S_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_MM2S_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_MM2S_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_MM2S_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_MM2S_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_MM2S_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_MM2S_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_MM2S_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_MM2S_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_MM2S_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MME_0_M_AXI_S2MM" DATAWIDTH="32" NAME="M_AXI_S2MM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="4"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_S2MM_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_S2MM_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_S2MM_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_S2MM_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_S2MM_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_S2MM_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_S2MM_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_S2MM_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_S2MM_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_S2MM_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_S2MM_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_S2MM_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_S2MM_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_S2MM_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_S2MM_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_S2MM_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_S2MM_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_S2MM_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTE_OUTPUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="PTE_OUTPUT_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="PTE_OUTPUT_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="PTE_OUTPUT_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="PTE_OUTPUT_tdest"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="PTE_OUTPUT_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TTM_0_M00_AXIS" NAME="PTE_INPUT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="PTE_INPUT_tdest"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="PTE_INPUT_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="PTE_INPUT_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="PTE_INPUT_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="PTE_INPUT_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="Master_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="Master_axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x003FFFFF" INSTANCE="IIC_AXI4_AXIToIIC_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x003FFFFF" INSTANCE="IIC_AXI4_AXIToIIC_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="MAIN" BASENAME="C_S00_AXI_ADDR_ABS" BASEVALUE="0x44A00000" HIGHNAME="C_S00_AXI_HIGH_ADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="BeltBus_TDCCounter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="MAIN" BASENAME="C_S00_AXI_ADDR_ABS" BASEVALUE="0x44A00000" HIGHNAME="C_S00_AXI_HIGH_ADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="BeltBus_TDCCounter_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_S00_AXI_BASEADDRESS" BASEVALUE="0x44A10000" HIGHNAME="C_S00_AXI_HIGHADDRESS" HIGHVALUE="0x44A1FFFF" INSTANCE="BeltBus_TDCHistogrammer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_S00_AXI_BASEADDRESS" BASEVALUE="0x44A10000" HIGHNAME="C_S00_AXI_HIGHADDRESS" HIGHVALUE="0x44A1FFFF" INSTANCE="BeltBus_TDCHistogrammer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_S00_AXI_BASEADDRESS" BASEVALUE="0x44A20000" HIGHNAME="C_S00_AXI_HIGHADDRESS" HIGHVALUE="0x44A2FFFF" INSTANCE="BeltBus_TDCHistogrammer_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_S00_AXI_BASEADDRESS" BASEVALUE="0x44A20000" HIGHNAME="C_S00_AXI_HIGHADDRESS" HIGHVALUE="0x44A2FFFF" INSTANCE="BeltBus_TDCHistogrammer_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A4FFFF" INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A4FFFF" INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="xadc_wiz_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="xadc_wiz_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="BeltBus_TTM_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="BeltBus_TTM_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S00_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Master_axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="IIC_AXI4_AXIToIIC_0"/>
        <PERIPHERAL INSTANCE="BeltBus_TDCCounter_0"/>
        <PERIPHERAL INSTANCE="BeltBus_TDCHistogrammer_0"/>
        <PERIPHERAL INSTANCE="BeltBus_TDCHistogrammer_1"/>
        <PERIPHERAL INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0"/>
        <PERIPHERAL INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0"/>
        <PERIPHERAL INSTANCE="xadc_wiz_0"/>
        <PERIPHERAL INSTANCE="BeltBus_TTM_0"/>
        <PERIPHERAL INSTANCE="AXI4Stream_FT245Sync_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/Master/axi_bram_ctrl_0" HWVERSION="4.1" INSTANCE="Master_axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Mem0" RANGE="4096" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="ECC_STATUS">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Status Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 an uncorrectable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_STATUS">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If 1 a correctable error has occurred. Cleared when 1 is written to this bit position&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToClear"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_EN_IRQ">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC Enable Interrupt Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x004"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="UE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the UE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the UE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="CE_EN_IRQ">
                  <PROPERTY NAME="DESCRIPTION" VALUE="1 - The value of the CE_STATUS bit of the ECC Status Register is propagated to the Interrupt signal.&#xA;0 - The value of the CE_STATUS bit of the ECC Status Register is not propagated to the Interrupt signal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="ECC_ON_OFF">
              <PROPERTY NAME="DESCRIPTION" VALUE="ECC On/Off Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x008"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="ECC_ON_OFF">
                  <PROPERTY NAME="DESCRIPTION" VALUE="0 - ECC checking is disabled on read operations. (ECC generation is enabled on write operations when C_ECC = 1).&#xA;1 - ECC checking is enabled on read operations. All correctable and uncorrectable error conditions are captured and status updated.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_CNT">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error Counter Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x00C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_CNT">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Registers holds number of correctable errors encountered&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C0"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [31:0]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="CE_FFA1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Correctable Error First Failing Address Register, bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x1C4"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="CE_FFA1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Address (bits [63:32]) of the first occurrence of a correctable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [63:32) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x208"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [95:64]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="UE_FFD3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Uncorrectable Error First Failing Data Register , bits [127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x20C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="UE_FFD">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Data (bits [127:96]) of the first occurrence of an uncorrectable error&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D0">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[31:0]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x300"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D0">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [31:0] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[63:32]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x304"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D1">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [63:32] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[95:64]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x308"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D2">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [95:64] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_D3">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject Data Register, bits[127:96]"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x30C"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_D3">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bits [127:96] of the next data word written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="FI_ECC">
              <PROPERTY NAME="DESCRIPTION" VALUE="Fault Inject ECC Register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x380"/>
              <PROPERTY NAME="SIZE" VALUE="1"/>
              <PROPERTY NAME="ACCESS" VALUE="write-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="false"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
              <FIELDS>
                <FIELD NAME="FI_ECC">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Bit positions set to 1 toggle the corresponding bit of the next ECC written to the block RAM.&#xA;The register is automatically cleared after the fault has been injected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst" SIGNAME="Master_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0_bram" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk" SIGNAME="Master_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0_bram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0_bram" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0_bram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0_bram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Master_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/Master/axi_bram_ctrl_0_bram" HWVERSION="8.4" INSTANCE="Master_axi_bram_ctrl_0_bram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="design_1_axi_bram_ctrl_0_bram_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.622 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_bram_ctrl_0_bram_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../../../../../../master_v70.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="true"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="Master_axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="Master_axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rsta_busy" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Master_axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="4096"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/AXI4Stream_MuxDebugg_0" HWVERSION="1.1" INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_MuxDebugger" VLNV="DigiLAB:ip:AXI4Stream_MuxDebugger:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MAX_CHANNEL" VALUE="16"/>
        <PARAMETER NAME="NUM_CHANNEL" VALUE="3"/>
        <PARAMETER NAME="DEFAULT_BIT_SEL" VALUE="4"/>
        <PARAMETER NAME="MUX_TYPE" VALUE="4to1"/>
        <PARAMETER NAME="DEBUG_MODE_CT" VALUE="TRUE"/>
        <PARAMETER NAME="DEBUG_MODE_CC" VALUE="false"/>
        <PARAMETER NAME="C_S00_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_MuxDebugg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s01_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s01_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s02_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s02_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s02_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="m01_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_MUX_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="MUX_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_ct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_ct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_ct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_M00_AXIS_CT" NAME="M00_AXIS_CT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_ct_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_ct_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m00_axis_ct_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="S00_AXIS_DebugCT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_debugct_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s00_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_debugct_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="S01_AXIS_DebugCT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s01_axis_debugct_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s01_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s01_axis_debugct_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="S02_AXIS_DebugCT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s02_axis_debugct_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s02_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s02_axis_debugct_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/TDC_Calib/AXI4_TDC_Wrapper_0" HWVERSION="5.0" INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4_TDC_Wrapper" VLNV="DigiLAB:ip:AXI4_TDC_Wrapper:5.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S00_AXI" NAME="reg0" RANGE="16384" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="ENABLE_SLICE_REGISTERS" VALUE="true"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_S00_AXI_ID_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S00_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="DEBUG_MODE_CT" VALUE="TRUE"/>
        <PARAMETER NAME="DEBUG_MODE_CC" VALUE="false"/>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="SAVE_BIT" VALUE="TRUE"/>
        <PARAMETER NAME="BIT_CALIBRATION" VALUE="24"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="AXI4_LENGTH" VALUE="32"/>
        <PARAMETER NAME="MEMORY_PRIMITIVE" VALUE="auto"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_ABS" VALUE="0x44A40000"/>
        <PARAMETER NAME="SELECTOR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="TDC_CH_RPORT_WIDTH" VALUE="65"/>
        <PARAMETER NAME="TDC_CH_WPORT_WIDTH" VALUE="19"/>
        <PARAMETER NAME="TDC_CHANNEL_N" VALUE="3"/>
        <PARAMETER NAME="PW_StretcherLength" VALUE="3"/>
        <PARAMETER NAME="PW_Divider" VALUE="4"/>
        <PARAMETER NAME="TDC_CH_DEBUG_WPORT_WIDTH" VALUE="74"/>
        <PARAMETER NAME="TDC_ENABLE_DEBUG_PORTS" VALUE="false"/>
        <PARAMETER NAME="TDC_DISABLE_DEBUG_PORTS_READOUT" VALUE="false"/>
        <PARAMETER NAME="DEF_SYNC_EDGETRIGGER" VALUE="RISE"/>
        <PARAMETER NAME="DEF_SYNC_STRETCHERLENGTH" VALUE="1"/>
        <PARAMETER NAME="DEF_SYNC_DIVIDER" VALUE="15"/>
        <PARAMETER NAME="DEF_SYNC_GATE" VALUE="true"/>
        <PARAMETER NAME="DEF_SYNC_FORCECALIBRATE" VALUE="false"/>
        <PARAMETER NAME="DEF_CH_EDGETRIGGER" VALUE="RISE"/>
        <PARAMETER NAME="DEF_CH_STRETCHERLENGTH" VALUE="6"/>
        <PARAMETER NAME="DEF_CH_DIVIDER" VALUE="0"/>
        <PARAMETER NAME="DEF_CH_GATE" VALUE="true"/>
        <PARAMETER NAME="DEF_CH_FORCECALIBRATE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4_TDC_Wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="s00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="m00_axis_ct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="m00_axis_ct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_m00_axis_ct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="m00_axis_ct_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_autopush_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m00_axis_autopush_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_autopush_tready" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="MUX_sel" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_MUX_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="56" NAME="TDC_PROP_WPORT" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_TDC_PROP_WPORT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="194" NAME="TDC_PROP_RPORT" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_M00_AXIS_CT" NAME="S00_AXIS_DebugCT" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_debugct_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s00_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_debugct_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="5"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s00_axi_awburst"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s00_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s00_axi_arburst"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s00_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_AXI4_TDC_Wrapper_0_M00_AXIS_Autopush" NAME="M00_AXIS_Autopush" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_autopush_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_autopush_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_autopush_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0" HWVERSION="3.5" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_CoarseExtensionCore" VLNV="DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CEC_VS_CTD_COUNTER" VALUE="CTD"/>
        <PARAMETER NAME="CEC_COARSE_CNT_INIT" VALUE="0"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="FIFO_WRITE_DEPTH" VALUE="16"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="MAX_NUM_BIT_EQ_PIPELINE_STAGE0" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE1" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE2" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE3" VALUE="4"/>
        <PARAMETER NAME="INTERNAL_OVERFLOW_CNT" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_CoarseExtensionCore_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_SYS" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_TDC" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="CoarseCounter_CTD" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" PORT="CoarseCounter_CTD_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="M00_AXIS_UnCalib" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="S00_AXIS_SubInt" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_IperDecoder_0" HWVERSION="1.2" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_IperDecoder" VLNV="DigiLAB:ip:AXI4Stream_IperDecoder:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FREE_RUNNING" VALUE="TRUE"/>
        <PARAMETER NAME="EDGE_CHECK" VALUE="FALSE"/>
        <PARAMETER NAME="MD_VS_TD" VALUE="MD"/>
        <PARAMETER NAME="TYPE_DECODER" VALUE="T2B"/>
        <PARAMETER NAME="TYPE_EDGE_0" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_1" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_2" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_3" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_5" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_4" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_6" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_7" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_8" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_9" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_10" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_12" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_11" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_13" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_14" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_15" VALUE="DN"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="0"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="BIT_TDL" VALUE="256"/>
        <PARAMETER NAME="BIT_BUBBLE" VALUE="4"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="2"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3" VALUE="2"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="PRINT_FULL_REPORT" VALUE="FALSE"/>
        <PARAMETER NAME="OPTIMIZATION_MODE" VALUE="TIME"/>
        <PARAMETER NAME="WEIGHT_AREA_VS_TIME_PERCENT" VALUE="100"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_IperDecoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1023" NAME="s00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="S00_AXIS_UnDeco" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_undeco_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_undeco_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="M00_AXIS_SubInt" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0" HWVERSION="2.5" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_MagicCalibrator" VLNV="DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="INTEGRATION_METHOD" VALUE="-"/>
        <PARAMETER NAME="SAVE_BIT" VALUE="TRUE"/>
        <PARAMETER NAME="BIT_CALIBRATION" VALUE="24"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="DEBUG_MODE_CT" VALUE="true"/>
        <PARAMETER NAME="DEBUG_MODE_CC" VALUE="FALSE"/>
        <PARAMETER NAME="AXI4_LENGTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_MagicCalibrator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="IsCalibrated"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_1" PORT="Op2"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="IsCalibrate"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Restart_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Stop_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Uncal_addr" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Cal_dout" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_ReqSample" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s01_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m01_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s01_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s01_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s01_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="M00_AXIS_TimeStamp" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_timestamp_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_timestamp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="S00_AXIS_Uncalib" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="M01_AXIS_DebugCT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m01_axis_debugct_tvalid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m01_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m01_axis_debugct_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_OverflowCounter_0" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_OverflowCounter" VLNV="DigiLAB:ip:AXI4Stream_OverflowCounter:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_OverflowCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_beltbus_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_beltbus_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="M00_AXIS_BeltBus" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_beltbus_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_beltbus_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="S00_AXIS_TimeStamp" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_timestamp_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_timestamp_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_Synchronizer" VLNV="DigiLAB:ip:AXI4Stream_Synchronizer:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MODE_SEL" VALUE="FIFO"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_Synchronizer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_X7S_VirtualTDL_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_X7S_VirtualTDL" VLNV="DigiLAB:ip:AXI4Stream_X7S_VirtualTDL:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TYPE_TDL_0" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_1" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_2" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_3" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_4" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_5" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_6" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_7" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_8" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_9" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_10" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_11" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_12" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_13" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_14" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_15" VALUE="C"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="FALSE"/>
        <PARAMETER NAME="SIM_VS_IMP" VALUE="IMP"/>
        <PARAMETER NAME="FILE_PATH_NAME_CO_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="FILE_PATH_NAME_O_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="NUM_TAP_TDL" VALUE="256"/>
        <PARAMETER NAME="BUFFERING_STAGE" VALUE="FALSE"/>
        <PARAMETER NAME="MIN_VALID_TAP_POS" VALUE="0"/>
        <PARAMETER NAME="STEP_VALID_TAP_POS" VALUE="1"/>
        <PARAMETER NAME="MAX_VALID_TAP_POS" VALUE="255"/>
        <PARAMETER NAME="VALID_POSITION_TAP_INIT" VALUE="31"/>
        <PARAMETER NAME="VALID_NUMBER_OF_TDL_INIT" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_0" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_1" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_2" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_3" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_4" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_5" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_6" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_7" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_8" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_9" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_10" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_11" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_12" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_13" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_14" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_15" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_TDL" VALUE="256"/>
        <PARAMETER NAME="NUM_TAP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_X7S_VirtualTDL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncInput" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="AsyncEventOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1023" NAME="m00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="M00_AXIS_Undeco" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_undeco_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_undeco_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_NodeInserter" VLNV="DigiLAB:ip:BeltBus_NodeInserter:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_CH" VALUE="1"/>
        <PARAMETER NAME="NUM_NODE" VALUE="1"/>
        <PARAMETER NAME="PASS_THROUGH" VALUE="Belt-Bus"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="RETAIN_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_MIN_MOD" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_INTEGRAL" VALUE="5"/>
        <PARAMETER NAME="INJECT_CYCLES" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_NodeInserter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="m00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="m00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_bb_tready" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="m00_bb_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="s00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="s00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_bb_tready" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="s00_bb_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0_M00_BB" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_M00_BB" NAME="M00_BB" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/TDC_Calib/TDC/Ch1/InputLogic_1" HWVERSION="3.2" INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InputLogic" VLNV="DigiLAB:ip:InputLogic:3.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TUNING_MODE" VALUE="true"/>
        <PARAMETER NAME="EDGE_TRIGGER_INIT" VALUE="RISE"/>
        <PARAMETER NAME="STRETCH_LENGTH_INIT" VALUE="6"/>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="DIVIDER_INIT" VALUE="0"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="INPUT_BUFFER_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="CALIB_EVENT" VALUE="EXTERNAL"/>
        <PARAMETER NAME="INVERT_BUFFER_POLARITY" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_InputLogic_1_0"/>
        <PARAMETER NAME="INPUT_DIFF_CH_TDC_BOARD_INTERFACE" VALUE="ch1_diff"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CalibEventIn" SIGIS="data" SIGNAME="TDC_Calib_TDC_StartStopGenerator_0_StopOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" PORT="StopOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_P" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventIn_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ch1_diff_ch_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_N" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventIn_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ch1_diff_ch_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AsyncEventOut" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_InputLogic_1_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" PORT="AsyncInput"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch1_diff" NAME="AsyncEventIn_Diff" TYPE="TARGET" VLNV="DigiLAB:if:diff_ch_tdc:1.1">
          <PORTMAPS>
            <PORTMAP LOGICAL="CH_P" PHYSICAL="AsyncEventIn_P"/>
            <PORTMAP LOGICAL="CH_N" PHYSICAL="AsyncEventIn_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch1/TDCChannelSlice_1" HWVERSION="2.1" INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TDCChannelSlice" VLNV="DigiLAB:ip:TDCChannelSlice:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="TDC_ENABLE_DEBUG_PORTS" VALUE="false"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="8"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDCChannelSlice_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_BB" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_period_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_period_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="18" NAME="write_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="64" NAME="read_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S00_AXIS_Period" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_period_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_period_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Ch1/xlconstant_0" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Restart_Calibration"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Stop_Calibration"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="s00_axis_period_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Ch1/xlconstant_1" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Ch1_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Cal_dout"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_ReqSample"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Uncal_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0" HWVERSION="3.5" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_CoarseExtensionCore" VLNV="DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CEC_VS_CTD_COUNTER" VALUE="CTD"/>
        <PARAMETER NAME="CEC_COARSE_CNT_INIT" VALUE="0"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="FIFO_WRITE_DEPTH" VALUE="16"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="MAX_NUM_BIT_EQ_PIPELINE_STAGE0" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE1" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE2" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE3" VALUE="4"/>
        <PARAMETER NAME="INTERNAL_OVERFLOW_CNT" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_CoarseExtensionCore_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_SYS" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_TDC" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="CoarseCounter_CTD" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" PORT="CoarseCounter_CTD_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="M00_AXIS_UnCalib" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="S00_AXIS_SubInt" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_IperDecoder_0" HWVERSION="1.2" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_IperDecoder" VLNV="DigiLAB:ip:AXI4Stream_IperDecoder:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FREE_RUNNING" VALUE="TRUE"/>
        <PARAMETER NAME="EDGE_CHECK" VALUE="FALSE"/>
        <PARAMETER NAME="MD_VS_TD" VALUE="MD"/>
        <PARAMETER NAME="TYPE_DECODER" VALUE="T2B"/>
        <PARAMETER NAME="TYPE_EDGE_0" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_1" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_2" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_3" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_5" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_4" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_6" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_7" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_8" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_9" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_10" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_12" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_11" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_13" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_14" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_15" VALUE="DN"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="0"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="BIT_TDL" VALUE="256"/>
        <PARAMETER NAME="BIT_BUBBLE" VALUE="4"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="2"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3" VALUE="2"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="PRINT_FULL_REPORT" VALUE="FALSE"/>
        <PARAMETER NAME="OPTIMIZATION_MODE" VALUE="TIME"/>
        <PARAMETER NAME="WEIGHT_AREA_VS_TIME_PERCENT" VALUE="100"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_IperDecoder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1023" NAME="s00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="S00_AXIS_UnDeco" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_undeco_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_undeco_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="M00_AXIS_SubInt" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0" HWVERSION="2.5" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_MagicCalibrator" VLNV="DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="INTEGRATION_METHOD" VALUE="-"/>
        <PARAMETER NAME="SAVE_BIT" VALUE="TRUE"/>
        <PARAMETER NAME="BIT_CALIBRATION" VALUE="24"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="DEBUG_MODE_CT" VALUE="true"/>
        <PARAMETER NAME="DEBUG_MODE_CC" VALUE="FALSE"/>
        <PARAMETER NAME="AXI4_LENGTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_MagicCalibrator_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="IsCalibrated"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_0" PORT="Op2"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="IsCalibrate"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Restart_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Stop_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Uncal_addr" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Cal_dout" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_ReqSample" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s02_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m01_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s02_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s02_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s02_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="M00_AXIS_TimeStamp" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_timestamp_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_timestamp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="S00_AXIS_Uncalib" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="M01_AXIS_DebugCT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m01_axis_debugct_tvalid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m01_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m01_axis_debugct_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_OverflowCounter_0" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_OverflowCounter" VLNV="DigiLAB:ip:AXI4Stream_OverflowCounter:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_OverflowCounter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_beltbus_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_beltbus_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="M00_AXIS_BeltBus" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_beltbus_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_beltbus_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="S00_AXIS_TimeStamp" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_timestamp_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_timestamp_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_Synchronizer" VLNV="DigiLAB:ip:AXI4Stream_Synchronizer:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MODE_SEL" VALUE="FIFO"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_Synchronizer_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_X7S_VirtualTDL_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_X7S_VirtualTDL" VLNV="DigiLAB:ip:AXI4Stream_X7S_VirtualTDL:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TYPE_TDL_0" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_1" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_2" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_3" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_4" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_5" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_6" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_7" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_8" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_9" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_10" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_11" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_12" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_13" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_14" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_15" VALUE="C"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="FALSE"/>
        <PARAMETER NAME="SIM_VS_IMP" VALUE="IMP"/>
        <PARAMETER NAME="FILE_PATH_NAME_CO_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="FILE_PATH_NAME_O_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="NUM_TAP_TDL" VALUE="256"/>
        <PARAMETER NAME="BUFFERING_STAGE" VALUE="FALSE"/>
        <PARAMETER NAME="MIN_VALID_TAP_POS" VALUE="0"/>
        <PARAMETER NAME="STEP_VALID_TAP_POS" VALUE="1"/>
        <PARAMETER NAME="MAX_VALID_TAP_POS" VALUE="255"/>
        <PARAMETER NAME="VALID_POSITION_TAP_INIT" VALUE="31"/>
        <PARAMETER NAME="VALID_NUMBER_OF_TDL_INIT" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_0" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_1" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_2" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_3" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_4" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_5" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_6" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_7" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_8" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_9" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_10" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_11" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_12" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_13" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_14" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_15" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_TDL" VALUE="256"/>
        <PARAMETER NAME="NUM_TAP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_X7S_VirtualTDL_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncInput" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="AsyncEventOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1023" NAME="m00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="M00_AXIS_Undeco" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_undeco_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_undeco_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_NodeInserter" VLNV="DigiLAB:ip:BeltBus_NodeInserter:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_CH" VALUE="2"/>
        <PARAMETER NAME="NUM_NODE" VALUE="2"/>
        <PARAMETER NAME="PASS_THROUGH" VALUE="Belt-Bus"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="RETAIN_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_MIN_MOD" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_INTEGRAL" VALUE="5"/>
        <PARAMETER NAME="INJECT_CYCLES" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_NodeInserter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="m00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="m00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_bb_tready" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_m00_bb_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="m00_bb_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_m00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_m00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_bb_tready" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_M00_BB" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_M00_BB" NAME="M00_BB" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/TDC_Calib/TDC/Ch2/InputLogic_2" HWVERSION="3.2" INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InputLogic" VLNV="DigiLAB:ip:InputLogic:3.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TUNING_MODE" VALUE="true"/>
        <PARAMETER NAME="EDGE_TRIGGER_INIT" VALUE="RISE"/>
        <PARAMETER NAME="STRETCH_LENGTH_INIT" VALUE="6"/>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="DIVIDER_INIT" VALUE="0"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="INPUT_BUFFER_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="CALIB_EVENT" VALUE="EXTERNAL"/>
        <PARAMETER NAME="INVERT_BUFFER_POLARITY" VALUE="true"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_InputLogic_2_0"/>
        <PARAMETER NAME="INPUT_DIFF_CH_TDC_BOARD_INTERFACE" VALUE="ch2_diff"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CalibEventIn" SIGIS="data" SIGNAME="TDC_Calib_TDC_StartStopGenerator_0_StopOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" PORT="StopOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_P" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventIn_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ch2_diff_ch_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_N" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventIn_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="ch2_diff_ch_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AsyncEventOut" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_InputLogic_2_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" PORT="AsyncInput"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch2_diff" NAME="AsyncEventIn_Diff" TYPE="TARGET" VLNV="DigiLAB:if:diff_ch_tdc:1.1">
          <PORTMAPS>
            <PORTMAP LOGICAL="CH_P" PHYSICAL="AsyncEventIn_P"/>
            <PORTMAP LOGICAL="CH_N" PHYSICAL="AsyncEventIn_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Ch2/TDCChannelSlice_2" HWVERSION="2.1" INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TDCChannelSlice" VLNV="DigiLAB:ip:TDCChannelSlice:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="TDC_ENABLE_DEBUG_PORTS" VALUE="false"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="8"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDCChannelSlice_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_BB" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_period_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_period_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="18" NAME="write_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="64" NAME="read_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S00_AXIS_Period" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_period_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_period_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Ch2/xlconstant_0" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Restart_Calibration"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Stop_Calibration"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="s00_axis_period_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Ch2/xlconstant_1" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Ch2_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Cal_dout"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_ReqSample"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Uncal_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/CoarseTreeDistributor_0" HWVERSION="1.2" INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CoarseTreeDistributor" VLNV="DigiLAB:ip:CoarseTreeDistributor:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CTD_COARSE_CNT_INIT" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="NUMBER_OF_OUTPUT" VALUE="3"/>
        <PARAMETER NAME="MAX_OUTPUT_ENGINE_PIPELINE_0" VALUE="2"/>
        <PARAMETER NAME="MAX_OUTPUT_ENGINE_PIPELINE_1" VALUE="1"/>
        <PARAMETER NAME="MAX_OUTPUT_ENGINE_PIPELINE_2" VALUE="1"/>
        <PARAMETER NAME="MAX_OUTPUT_ENGINE_PIPELINE_3" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_CoarseTreeDistributor_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CoarseCounter_CTD_0" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="CoarseCounter_CTD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CoarseCounter_CTD_1" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="CoarseCounter_CTD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="CoarseCounter_CTD_2" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="CoarseCounter_CTD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/StartStopGenerator_0" HWVERSION="2.1" INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StartStopGenerator" VLNV="DigiLAB:ip:StartStopGenerator:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_CARRY_BLOCK" VALUE="8"/>
        <PARAMETER NAME="TUNING_MODE" VALUE="false"/>
        <PARAMETER NAME="HALF_DIVIDER" VALUE="5"/>
        <PARAMETER NAME="DIVIDER_INIT" VALUE="0"/>
        <PARAMETER NAME="CLK_SELECT" VALUE="EXTERNAL"/>
        <PARAMETER NAME="START_STOP_DALAY_NUM_CARRY_BLOCK" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_StartStopGenerator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="StartOut" SIGIS="undef" SIGNAME="TDC_Calib_TDC_StartStopGenerator_0_StartOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="CalibEventIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="StopOut" SIGIS="undef" SIGNAME="TDC_Calib_TDC_StartStopGenerator_0_StopOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="CalibEventIn"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="CalibEventIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0" HWVERSION="3.0" INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_PeriodMeter" VLNV="DigiLAB:ip:BeltBus_PeriodMeter:3.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FILTER_SEL_INT" VALUE="1"/>
        <PARAMETER NAME="NUN_CH_PERIOD" VALUE="0"/>
        <PARAMETER NAME="NUMBER_OF_SAMPLE" VALUE="32"/>
        <PARAMETER NAME="DIVIDER" VALUE="16"/>
        <PARAMETER NAME="FILTER_SEL" VALUE="MA"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="16"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_PeriodMet_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_Sync_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0_M00_AXIS" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0" HWVERSION="3.5" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_CoarseExtensionCore" VLNV="DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CEC_VS_CTD_COUNTER" VALUE="CTD"/>
        <PARAMETER NAME="CEC_COARSE_CNT_INIT" VALUE="0"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="FIFO_WRITE_DEPTH" VALUE="16"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="MAX_NUM_BIT_EQ_PIPELINE_STAGE0" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE1" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE2" VALUE="4"/>
        <PARAMETER NAME="MAX_INPUT_ENGINE_AND_PIPELINE_STAGE3" VALUE="4"/>
        <PARAMETER NAME="INTERNAL_OVERFLOW_CNT" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_CoarseExtensionCore_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_SYS" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_TDC" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="CoarseCounter_CTD" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_CoarseTreeDistributor_0_CoarseCounter_CTD_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" PORT="CoarseCounter_CTD_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="m00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="s00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="M00_AXIS_UnCalib" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="S00_AXIS_SubInt" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0" HWVERSION="1.2" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_IperDecoder" VLNV="DigiLAB:ip:AXI4Stream_IperDecoder:1.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="FREE_RUNNING" VALUE="TRUE"/>
        <PARAMETER NAME="EDGE_CHECK" VALUE="FALSE"/>
        <PARAMETER NAME="MD_VS_TD" VALUE="MD"/>
        <PARAMETER NAME="TYPE_DECODER" VALUE="T2B"/>
        <PARAMETER NAME="TYPE_EDGE_0" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_1" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_2" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_3" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_5" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_4" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_6" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_7" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_8" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_9" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_10" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_12" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_11" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_13" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_14" VALUE="DN"/>
        <PARAMETER NAME="TYPE_EDGE_15" VALUE="DN"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="0"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="BIT_TDL" VALUE="256"/>
        <PARAMETER NAME="BIT_BUBBLE" VALUE="4"/>
        <PARAMETER NAME="BIT_SUB_INT" VALUE="10"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="2"/>
        <PARAMETER NAME="DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2" VALUE="2"/>
        <PARAMETER NAME="DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3" VALUE="2"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0" VALUE="4"/>
        <PARAMETER NAME="SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1" VALUE="2"/>
        <PARAMETER NAME="PRINT_FULL_REPORT" VALUE="FALSE"/>
        <PARAMETER NAME="OPTIMIZATION_MODE" VALUE="TIME"/>
        <PARAMETER NAME="WEIGHT_AREA_VS_TIME_PERCENT" VALUE="100"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_IperDecoder_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1023" NAME="s00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" PORT="m00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_subint_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m00_axis_subint_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_s00_axis_subint_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="s00_axis_subint_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="S00_AXIS_UnDeco" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_undeco_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_undeco_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_M00_AXIS_SubInt" NAME="M00_AXIS_SubInt" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_subint_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_subint_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0" HWVERSION="2.5" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_MagicCalibrator" VLNV="DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_UNCALIBRATED" VALUE="10"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="INTEGRATION_METHOD" VALUE="-"/>
        <PARAMETER NAME="SAVE_BIT" VALUE="TRUE"/>
        <PARAMETER NAME="BIT_CALIBRATION" VALUE="24"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="DEBUG_MODE_CT" VALUE="true"/>
        <PARAMETER NAME="DEBUG_MODE_CC" VALUE="FALSE"/>
        <PARAMETER NAME="AXI4_LENGTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_MagicCalibrator_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_uncalib_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="s00_axis_uncalib_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_m00_axis_uncalib_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="m00_axis_uncalib_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="s00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="IsCalibrated"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="IsCalibrate"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Restart_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Stop_Calibration" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Uncal_addr" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_Cal_dout" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bitTrn_ReqSample" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s00_axis_debugct_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m01_axis_debugct_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s00_axis_debugct_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m01_axis_debugct_tlast" SIGIS="undef" SIGNAME="TDC_Calib_AXI4Stream_MuxDebugg_0_s00_axis_debugct_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="s00_axis_debugct_tlast"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="M00_AXIS_TimeStamp" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_timestamp_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_timestamp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0_M00_AXIS_UnCalib" NAME="S00_AXIS_Uncalib" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_uncalib_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_uncalib_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_M01_AXIS_DebugCT" NAME="M01_AXIS_DebugCT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m01_axis_debugct_tvalid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m01_axis_debugct_tlast"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m01_axis_debugct_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_OverflowCounter_0" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_OverflowCounter" VLNV="DigiLAB:ip:AXI4Stream_OverflowCounter:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_OverflowCounter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_timestamp_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_timestamp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_m00_axis_timestamp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="m00_axis_timestamp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_beltbus_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_beltbus_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="M00_AXIS_BeltBus" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_beltbus_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_beltbus_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_M00_AXIS_TimeStamp" NAME="S00_AXIS_TimeStamp" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_timestamp_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_timestamp_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_Synchronizer" VLNV="DigiLAB:ip:AXI4Stream_Synchronizer:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MODE_SEL" VALUE="FIFO"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="distributed"/>
        <PARAMETER NAME="RELATED_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="CDC_SYNC_STAGES" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="4"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_Synchronizer_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_m00_axis_beltbus_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="m00_axis_beltbus_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axis_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0_M00_AXIS_BeltBus" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_X7S_VirtualTDL_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AXI4Stream_X7S_VirtualTDL" VLNV="DigiLAB:ip:AXI4Stream_X7S_VirtualTDL:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TYPE_TDL_0" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_1" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_2" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_3" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_4" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_5" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_6" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_7" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_8" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_9" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_10" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_11" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_12" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_13" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_14" VALUE="C"/>
        <PARAMETER NAME="TYPE_TDL_15" VALUE="C"/>
        <PARAMETER NAME="DEBUG_MODE" VALUE="false"/>
        <PARAMETER NAME="SIM_VS_IMP" VALUE="IMP"/>
        <PARAMETER NAME="FILE_PATH_NAME_CO_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="FILE_PATH_NAME_O_DELAY" VALUE="/home/nicola/Documents/Vivado/Projects/Time-to-Digital_Converter/TappedDelayLine/TappedDelayLine.srcs/sim_1/new/CO_O_Delay.txt"/>
        <PARAMETER NAME="NUMBER_OF_TDL" VALUE="4"/>
        <PARAMETER NAME="NUM_TAP_TDL" VALUE="256"/>
        <PARAMETER NAME="BUFFERING_STAGE" VALUE="FALSE"/>
        <PARAMETER NAME="MIN_VALID_TAP_POS" VALUE="0"/>
        <PARAMETER NAME="STEP_VALID_TAP_POS" VALUE="1"/>
        <PARAMETER NAME="MAX_VALID_TAP_POS" VALUE="255"/>
        <PARAMETER NAME="VALID_POSITION_TAP_INIT" VALUE="31"/>
        <PARAMETER NAME="VALID_NUMBER_OF_TDL_INIT" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_0" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_1" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_2" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_3" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_4" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_5" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_6" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_7" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_8" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_9" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_10" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_11" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_12" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_13" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_14" VALUE="0"/>
        <PARAMETER NAME="OFFSET_TAP_TDL_15" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_TDL" VALUE="256"/>
        <PARAMETER NAME="NUM_TAP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="BIT_SMP_PRE_TDL" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_AXI4Stream_X7S_VirtualTDL_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncInput" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="AsyncEventOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_undeco_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_s00_axis_undeco_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1023" NAME="m00_axis_undeco_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0_s00_axis_undeco_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="s00_axis_undeco_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0_M00_AXIS_Undeco" NAME="M00_AXIS_Undeco" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="128"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_util_ds_buf_3_0_IBUF_OUT"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_undeco_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_undeco_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0" HWVERSION="2.3" INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BeltBus_NodeInserter" VLNV="DigiLAB:ip:BeltBus_NodeInserter:2.3">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_CH" VALUE="0"/>
        <PARAMETER NAME="NUM_NODE" VALUE="0"/>
        <PARAMETER NAME="PASS_THROUGH" VALUE="Both"/>
        <PARAMETER NAME="BIT_NUM_CH" VALUE="4"/>
        <PARAMETER NAME="BIT_FID" VALUE="1"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="RETAIN_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_SINGLE_NODE" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_MIN_MOD" VALUE="1"/>
        <PARAMETER NAME="HOLD_ON_INTEGRAL" VALUE="5"/>
        <PARAMETER NAME="INJECT_CYCLES" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_BeltBus_NodeInserter_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_bb_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s00_bb_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_bb_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m00_bb_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="s00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_bb_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="s00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_bb_tready" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0_s00_bb_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="s00_bb_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="s00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="s00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0_M00_AXIS" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S00_BB" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0_M00_BB" NAME="M00_BB" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_bb_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m00_bb_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_bb_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m00_axis_tvalid"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m00_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/TDC_Calib/TDC/Sync/InputLogic_0" HWVERSION="3.2" INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InputLogic" VLNV="DigiLAB:ip:InputLogic:3.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="TUNING_MODE" VALUE="true"/>
        <PARAMETER NAME="EDGE_TRIGGER_INIT" VALUE="RISE"/>
        <PARAMETER NAME="STRETCH_LENGTH_INIT" VALUE="6"/>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="DIVIDER_INIT" VALUE="15"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="INPUT_BUFFER_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="CALIB_EVENT" VALUE="EXTERNAL"/>
        <PARAMETER NAME="INVERT_BUFFER_POLARITY" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_InputLogic_0_0"/>
        <PARAMETER NAME="INPUT_DIFF_CH_TDC_BOARD_INTERFACE" VALUE="sync_diff"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IsCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CalibEventIn" SIGIS="data" SIGNAME="TDC_Calib_TDC_StartStopGenerator_0_StartOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" PORT="StartOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_P" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventIn_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sync_diff_ch_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AsyncEventIn_N" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventIn_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sync_diff_ch_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="AsyncEventOut" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_InputLogic_0_AsyncEventOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" PORT="AsyncInput"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_sync_diff" NAME="AsyncEventIn_Diff" TYPE="TARGET" VLNV="DigiLAB:if:diff_ch_tdc:1.1">
          <PORTMAPS>
            <PORTMAP LOGICAL="CH_P" PHYSICAL="AsyncEventIn_P"/>
            <PORTMAP LOGICAL="CH_N" PHYSICAL="AsyncEventIn_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/Sync/TDCChannelSlice_0" HWVERSION="2.1" INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TDCChannelSlice" VLNV="DigiLAB:ip:TDCChannelSlice:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BIT_STRETCH_LENGTH" VALUE="3"/>
        <PARAMETER NAME="BIT_DIVIDER" VALUE="4"/>
        <PARAMETER NAME="DEST_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="SRC_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="TDC_ENABLE_DEBUG_PORTS" VALUE="false"/>
        <PARAMETER NAME="BIT_OVERFLOW" VALUE="16"/>
        <PARAMETER NAME="BIT_COARSE" VALUE="8"/>
        <PARAMETER NAME="BIT_RESOLUTION" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_TDCChannelSlice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="416666666" DIR="I" NAME="clk_TDC" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_SYS" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_BB" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="EdgeTrigger" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_EdgeTrigger">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="EdgeTrigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="StretchLength" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_StretchLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="StretchLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Divider" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_Divider">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="Divider"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Gate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_Gate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="Gate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ForceCalibrate" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_ForceCalibrate">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="ForceCalibrate"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Calibrated" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_period_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_s00_axis_period_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s00_axis_period_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_s00_axis_period_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="write_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="64" NAME="read_reg" RIGHT="0" SIGIS="data" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_M01_AXIS" NAME="S00_AXIS_Period" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_period_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_period_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/TDC_Calib/TDC/Sync/axis_broadcaster_0" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000010"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[39:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[39:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_broadcaster_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_m00_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_m00_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="s00_axis_period_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="79" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="s00_axis_period_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0_M00_AXIS" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/Sync/util_vector_logic_0" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_Sync_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Sync/xlconstant_0" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Sync_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Restart_Calibration"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Stop_Calibration"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/Sync/xlconstant_1" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_Sync_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Cal_dout"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_ReqSample"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="bitTrn_Uncal_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/util_vector_logic_0" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="is_calibrated"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TDC_Calib/TDC/util_vector_logic_1" HWVERSION="2.0" INSTANCE="TDC_Calib_TDC_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0_Calibrated">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="Calibrated"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/TDC_Calib/TDC/xlconcat_0" HWVERSION="2.1" INSTANCE="TDC_Calib_TDC_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="65"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="65"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="65"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="195"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="64" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_TDCChannelSlice_0_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="read_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="64" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch1_TDCChannelSlice_1_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="read_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="64" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_TDCChannelSlice_2_read_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="read_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="194" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="TDC_PROP_RPORT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/TDC_Calib/TDC/xlconstant_0" HWVERSION="1.1" INSTANCE="TDC_Calib_TDC_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="reset_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="reset_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="reset_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="reset_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="reset_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="reset_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/xlslice_0" HWVERSION="1.0" INSTANCE="TDC_Calib_TDC_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="57"/>
        <PARAMETER NAME="DIN_FROM" VALUE="18"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="56" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_TDC_PROP_WPORT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="TDC_PROP_WPORT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="write_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/xlslice_1" HWVERSION="1.0" INSTANCE="TDC_Calib_TDC_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="57"/>
        <PARAMETER NAME="DIN_FROM" VALUE="37"/>
        <PARAMETER NAME="DIN_TO" VALUE="19"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="56" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_TDC_PROP_WPORT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="TDC_PROP_WPORT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="write_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/TDC_Calib/TDC/xlslice_2" HWVERSION="1.0" INSTANCE="TDC_Calib_TDC_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="57"/>
        <PARAMETER NAME="DIN_FROM" VALUE="56"/>
        <PARAMETER NAME="DIN_TO" VALUE="38"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="56" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_TDC_PROP_WPORT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="TDC_PROP_WPORT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="write_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/TDC_Calib/util_ds_buf_3" HWVERSION="2.1" INSTANCE="TDC_Calib_util_ds_buf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="tdc_diff_clock"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="tdc_diff_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="tdc_diff_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_4" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_tdc_diff_clock" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="416666666"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/TDC_Calib/util_ds_buf_4" HWVERSION="2.1" INSTANCE="TDC_Calib_util_ds_buf_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_4_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="416666666" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_3_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_util_ds_buf_3" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="416666666" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="TDC_Calib_util_ds_buf_4_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="clk_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_IperDecoder_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_X7S_VirtualTDL_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_InputLogic_1" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="clk_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="clk_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_IperDecoder_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_X7S_VirtualTDL_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_InputLogic_2" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="clk_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_CoarseTreeDistributor_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="clk_TDC"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_IperDecoder_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_X7S_VirtualTDL_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_InputLogic_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="clk_TDC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="9"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="BeltBus_TDCCounter_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ACLK" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M08_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="11" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M05_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M05_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M05_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M05_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M05_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M06_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M06_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M06_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M06_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M06_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M06_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M06_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M06_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="30" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="30" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M08_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="M08_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M08_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="30" NAME="M08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M08_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M08_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M08_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M08_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="M08_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M08_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M08_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="IIC_AXI4_AXIToIIC_0_s00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_MM2S_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_MM2S_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_M_AXI_S2MM_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="M_AXI_S2MM_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="Master_axi_bram_ctrl_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MME_0_M_AXI_MM2S" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S00_AXI_aruser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MME_0_M_AXI_S2MM" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S01_AXI_awuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M04_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M04_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M05_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M05_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M05_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M05_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M05_AXI_aruser"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M05_AXI_awuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M06_AXI" DATAWIDTH="32" NAME="M06_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M06_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M06_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M06_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M06_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M06_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M06_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M06_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M06_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M06_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M06_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M06_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M06_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M06_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M06_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M06_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M06_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="M07_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M07_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M07_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M07_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M07_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M07_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M07_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M07_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M07_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M07_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M07_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M07_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M07_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M07_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M07_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M07_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M07_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M07_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M08_AXI" DATAWIDTH="32" NAME="M08_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M08_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M08_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M08_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M08_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M08_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M08_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M08_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M08_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M08_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M08_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M08_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M08_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M08_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M08_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M08_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M08_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M08_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M08_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M08_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M08_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M08_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M08_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M08_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axis_broadcaster_0" HWVERSION="1.1" INSTANCE="axis_broadcaster_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="5"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000010"/>
        <PARAMETER NAME="NUM_MI" VALUE="5"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_broadcaster_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_m00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="m00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_m00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="m00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_bb_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="s00_bb_valid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_bb_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_belt_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_belt_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_bb_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="159" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TTM_0_s00_bb_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="s00_bb_data"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_bb_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_belt_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_belt_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_bb_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0_M00_BB" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M02_AXIS" NAME="M02_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M03_AXIS" NAME="M03_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_0_M04_AXIS" NAME="M04_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axis_broadcaster_1" HWVERSION="1.1" INSTANCE="axis_broadcaster_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_broadcaster" VLNV="xilinx.com:ip:axis_broadcaster:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_broadcaster;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="40"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000010"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="5"/>
        <PARAMETER NAME="HAS_SPLITTER" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="M00_TDATA_REMAP" VALUE="tdata[39:0]"/>
        <PARAMETER NAME="M01_TDATA_REMAP" VALUE="tdata[39:0]"/>
        <PARAMETER NAME="M02_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M03_TDATA_REMAP" VALUE="tdata[31:0]"/>
        <PARAMETER NAME="M04_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M05_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M06_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M07_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M08_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M09_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M10_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M11_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M12_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M13_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M14_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M15_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M16_TDATA_REMAP" VALUE="TDATA[7:0]"/>
        <PARAMETER NAME="M00_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M01_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M02_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M03_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M04_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M05_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M06_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M07_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M08_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M09_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M10_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M11_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M12_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M13_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M14_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M15_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="M16_TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_broadcaster_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_sync_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="sync_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="sync_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="79" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="BeltBus_TDCHistogrammer_1_sync_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="sync_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="sync_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="TDC_Calib_TDC_Sync_axis_broadcaster_0_M00_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_1_M00_AXIS" NAME="M00_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_broadcaster_1_M01_AXIS" NAME="M01_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/axis_interconnect_0/m00_couplers/auto_ss_slidr" HWVERSION="1.1" INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_subset_converter" VLNV="xilinx.com:ip:axis_subset_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_subset_converter;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000001000011"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="7"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="7"/>
        <PARAMETER NAME="S_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TDEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="S_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="S_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="S_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="M_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="M_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="DEFAULT_TLAST" VALUE="0"/>
        <PARAMETER NAME="TDATA_REMAP" VALUE="tdata[55:0]"/>
        <PARAMETER NAME="TUSER_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TID_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TDEST_REMAP" VALUE="8'b00000000"/>
        <PARAMETER NAME="TKEEP_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TSTRB_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="TLAST_REMAP" VALUE="1'b0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_ss_slidr_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="55" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_AUX_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_AUX_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_AUX_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="MME_0_S_AXIS_AUX_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="S_AXIS_AUX_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_interconnect_0_xbar_M00_AXIS" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="8"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_tdest"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/axis_interconnect_0/s_arb_req_suppress_concat" HWVERSION="2.1" INSTANCE="axis_interconnect_0_s_arb_req_suppress_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_s_arb_req_suppress_concat_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_s_arb_req_suppress_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="s_req_suppress"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="22" FULLNAME="/axis_interconnect_0/xbar" HWVERSION="1.1" INSTANCE="axis_interconnect_0_xbar" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_switch" VLNV="xilinx.com:ip:axis_switch:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_switch;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_NUM_SI_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_LOG_SI_SLOTS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_MI_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="C_ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_ARBITER" VALUE="1"/>
        <PARAMETER NAME="C_ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="C_DECODER_REG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_CONNECTIVITY_ARRAY" VALUE="0b1111"/>
        <PARAMETER NAME="C_M_AXIS_BASETDEST_ARRAY" VALUE="0b0"/>
        <PARAMETER NAME="C_M_AXIS_HIGHTDEST_ARRAY" VALUE="0b0"/>
        <PARAMETER NAME="C_ROUTING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ROUTING_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_MAX_XFERS" VALUE="1"/>
        <PARAMETER NAME="ARB_ON_NUM_CYCLES" VALUE="0"/>
        <PARAMETER NAME="ARB_ON_TLAST" VALUE="0"/>
        <PARAMETER NAME="ARB_ALGORITHM" VALUE="0"/>
        <PARAMETER NAME="DECODER_REG" VALUE="0"/>
        <PARAMETER NAME="OUTPUT_REG" VALUE="0"/>
        <PARAMETER NAME="COMMON_CLOCK" VALUE="0"/>
        <PARAMETER NAME="M00_AXIS_BASETDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M01_AXIS_BASETDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M02_AXIS_BASETDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M03_AXIS_BASETDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M04_AXIS_BASETDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M05_AXIS_BASETDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M06_AXIS_BASETDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M07_AXIS_BASETDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M08_AXIS_BASETDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M09_AXIS_BASETDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M10_AXIS_BASETDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M11_AXIS_BASETDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M12_AXIS_BASETDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M13_AXIS_BASETDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M14_AXIS_BASETDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M15_AXIS_BASETDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_AXIS_HIGHTDEST" VALUE="0x00000000"/>
        <PARAMETER NAME="M01_AXIS_HIGHTDEST" VALUE="0x00000001"/>
        <PARAMETER NAME="M02_AXIS_HIGHTDEST" VALUE="0x00000002"/>
        <PARAMETER NAME="M03_AXIS_HIGHTDEST" VALUE="0x00000003"/>
        <PARAMETER NAME="M04_AXIS_HIGHTDEST" VALUE="0x00000004"/>
        <PARAMETER NAME="M05_AXIS_HIGHTDEST" VALUE="0x00000005"/>
        <PARAMETER NAME="M06_AXIS_HIGHTDEST" VALUE="0x00000006"/>
        <PARAMETER NAME="M07_AXIS_HIGHTDEST" VALUE="0x00000007"/>
        <PARAMETER NAME="M08_AXIS_HIGHTDEST" VALUE="0x00000008"/>
        <PARAMETER NAME="M09_AXIS_HIGHTDEST" VALUE="0x00000009"/>
        <PARAMETER NAME="M10_AXIS_HIGHTDEST" VALUE="0x0000000a"/>
        <PARAMETER NAME="M11_AXIS_HIGHTDEST" VALUE="0x0000000b"/>
        <PARAMETER NAME="M12_AXIS_HIGHTDEST" VALUE="0x0000000c"/>
        <PARAMETER NAME="M13_AXIS_HIGHTDEST" VALUE="0x0000000d"/>
        <PARAMETER NAME="M14_AXIS_HIGHTDEST" VALUE="0x0000000e"/>
        <PARAMETER NAME="M15_AXIS_HIGHTDEST" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xbar_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="m00_axis_push_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="m00_axis_tvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="m00_axis_autopush_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="m00_axis_push_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="m00_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="m00_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="m00_axis_autopush_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="223" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="TDC_Calib_AXI4_TDC_Wrapper_0_m00_axis_autopush_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="m00_axis_push_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="m00_axis_tdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="m00_axis_autopush_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="55" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_m00_couplers_auto_ss_slidr_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_req_suppress" RIGHT="0" SIGIS="undef" SIGNAME="axis_interconnect_0_s_arb_req_suppress_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_interconnect_0_s_arb_req_suppress_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_decode_err" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="BeltBus_TDCCounter_0_M00_AXIS_Push" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_interconnect_0_xbar_M00_AXIS" NAME="M00_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TDCHistogrammer_0_M00_AXIS" NAME="S01_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="BeltBus_TDCHistogrammer_1_M00_AXIS" NAME="S02_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="TDC_Calib_AXI4_TDC_Wrapper_0_M00_AXIS_Autopush" NAME="S03_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="7"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__100.00000______0.000______50.0______144.719____114.212"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="clk_out2__160.00000______0.000______50.0______131.841____114.212"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="160.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="160.00000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="8.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.625"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="160.00000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1440.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="160.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Differential_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="8.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="sys_diff_clock"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="144.719"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="114.212"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="131.841"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="114.212"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in1_p" SIGIS="clk" SIGNAME="clk_wiz_0_clk_in1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sys_diff_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in1_n" SIGIS="clk" SIGNAME="clk_wiz_0_clk_in1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="sys_diff_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="m00_axis_RX_clk"/>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_clk"/>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="clk"/>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="s00_bb_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_bb_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="m00_axis_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_belt_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="m00_axis_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_belt_aclk"/>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_clk"/>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_bb_clk"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="aclk"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_aclk"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="aclk"/>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="MME_0" PORT="clk"/>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="m00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_BeltBus_NodeInserter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_CoarseExtensionCore_0" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_MagicCalibrator_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_Synchronizer_0" PORT="s00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_BeltBus_TDL_Channel_1_AXI4Stream_OverflowCounter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="clk_BB"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch1_TDCChannelSlice_1" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="m00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_BeltBus_NodeInserter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_CoarseExtensionCore_0" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_MagicCalibrator_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_Synchronizer_0" PORT="s00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_BeltBus_TDL_Channel_2_AXI4Stream_OverflowCounter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="clk_BB"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Ch2_TDCChannelSlice_2" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_StartStopGenerator_0" PORT="clk_in"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_AXI4Stream_PeriodMet_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="m00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_BeltBus_NodeInserter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_CoarseExtensionCore_0" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_MagicCalibrator_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_Synchronizer_0" PORT="s00_axis_aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_BeltBus_TDL_Channel_0_AXI4Stream_OverflowCounter_0" PORT="clk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="aclk"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="clk_BB"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_TDCChannelSlice_0" PORT="clk_SYS"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="aclk"/>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="aclk"/>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="aclk"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="160000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="ext_spi_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_sys_diff_clock" NAME="CLK_IN1_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_in1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_in1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/clk_wiz_1" HWVERSION="6.0" INSTANCE="clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="0"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary__________60.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="__ft_clk__60.00000______0.000______50.0______165.633____117.553"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="60.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="1"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="16.625"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="16.667"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="16.625"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="ft_clk"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="166.66"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="60.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1440.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_1_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="false"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="166.66"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="ft_clk"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFGCE"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="16.625"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="16.667"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="16.625"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="true"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="ftdi_clock"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="165.633"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="117.553"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_ftdi_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ftdi_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="O" NAME="ft_clk" SIGIS="clk" SIGNAME="clk_wiz_1_ft_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="clk_FT245"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/dlconstant_gpio_0" HWVERSION="1.1" INSTANCE="dlconstant_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlconstant_gpio" VLNV="DigiLAB:ip:dlconstant_gpio:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dlconstant_gpio_0_0"/>
        <PARAMETER NAME="CONSTANT_BOARD_INTERFACE" VALUE="USB_UART_BUS_EN"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="constant_val" RIGHT="0" SIGIS="undef" SIGNAME="dlconstant_gpio_0_constant_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="USB_UART_BUS_EN_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlconstant_gpio_0_constant_out" NAME="constant_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="constant_val"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/dlconstant_gpio_1" HWVERSION="1.1" INSTANCE="dlconstant_gpio_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlconstant_gpio" VLNV="DigiLAB:ip:dlconstant_gpio:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dlconstant_gpio_1_0"/>
        <PARAMETER NAME="CONSTANT_BOARD_INTERFACE" VALUE="FRONT_GREEN_POWER_LED"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="constant_val" RIGHT="0" SIGIS="undef" SIGNAME="dlconstant_gpio_1_constant_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FRONT_GREEN_POWER_LED_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlconstant_gpio_1_constant_out" NAME="constant_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="constant_val"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/dlconstant_gpio_2" HWVERSION="1.1" INSTANCE="dlconstant_gpio_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlconstant_gpio" VLNV="DigiLAB:ip:dlconstant_gpio:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dlconstant_gpio_2_0"/>
        <PARAMETER NAME="CONSTANT_BOARD_INTERFACE" VALUE="FT_245_EN_BUS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="constant_val" RIGHT="0" SIGIS="undef" SIGNAME="dlconstant_gpio_2_constant_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="FT_245_EN_BUS_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlconstant_gpio_2_constant_out" NAME="constant_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="constant_val"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/dlconstant_gpio_3" HWVERSION="1.1" INSTANCE="dlconstant_gpio_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dlconstant_gpio" VLNV="DigiLAB:ip:dlconstant_gpio:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="VALUE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dlconstant_gpio_3_0"/>
        <PARAMETER NAME="CONSTANT_BOARD_INTERFACE" VALUE="DAC_RESETN"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="constant_val" RIGHT="0" SIGIS="undef" SIGNAME="dlconstant_gpio_3_constant_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="DAC_RESETN_tri_o"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dlconstant_gpio_3_constant_out" NAME="constant_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="constant_val"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4Stream_MuxDebugg_0" PORT="reset"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MME_0" PORT="interconnect_aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axis_interconnect_0_xbar" PORT="aresetn"/>
            <CONNECTION INSTANCE="axis_interconnect_0_m00_couplers_auto_ss_slidr" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="s00_axis_TX_resetn"/>
            <CONNECTION INSTANCE="BeltBus_LedCounter_0" PORT="s00_bb_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCCounter_0" PORT="s00_bb_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="m00_axis_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_0" PORT="s00_belt_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="m00_axis_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TDCHistogrammer_1" PORT="s00_belt_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="BeltBus_TTM_0" PORT="s00_bb_aresetn"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_AXI4_BitstreamUpdater_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_axi_quad_spi_0" PORT="s_axi4_aresetn"/>
            <CONNECTION INSTANCE="BitstreamUpdater_QSPI_qspi_programmer_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="IIC_AXI4_AXIToIIC_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="IIC_axi_iic_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="MME_0" PORT="peripherals_aresetn"/>
            <CONNECTION INSTANCE="Master_axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_axis_broadcaster_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="TDC_Calib_TDC_Sync_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="TDC_Calib_AXI4_TDC_Wrapper_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M08_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axis_broadcaster_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axis_broadcaster_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="xadc_wiz_0" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xadc_wiz_0" HWVERSION="3.3" INSTANCE="xadc_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xadc_wiz" VLNV="xilinx.com:ip:xadc_wiz:3.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xadc_wiz;v=v3_3;d=pg091-xadc-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="c_component_name" VALUE="design_1_xadc_wiz_0_0"/>
        <PARAMETER NAME="C_SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="C_SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="C_SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="C_HAS_DCLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DRP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RESET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONVSTCLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VP" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOC" VALUE="1"/>
        <PARAMETER NAME="C_HAS_EOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BUSY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_JTAGLOCKED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGMODIFIED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_JTAGBUSY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_EXTERNAL_MUX" VALUE="0"/>
        <PARAMETER NAME="C_EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="C_EXTERNAL_MUXADDR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_DCLK_FREQUENCY" VALUE="8"/>
        <PARAMETER NAME="C_SAMPLING_RATE" VALUE="38461.53846153846"/>
        <PARAMETER NAME="C_HAS_OT_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_USER_TEMP_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCINT_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCAUX_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VBRAM_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPINT_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCPAUX_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VCCDDRO_ALARM" VALUE="0"/>
        <PARAMETER NAME="C_CONFIGURATION_R0" VALUE="12288"/>
        <PARAMETER NAME="C_CONFIGURATION_R1" VALUE="8623"/>
        <PARAMETER NAME="C_CONFIGURATION_R2" VALUE="2048"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R0" VALUE="46573"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R1" VALUE="22500"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R2" VALUE="41287"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R3" VALUE="51763"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R4" VALUE="43322"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R5" VALUE="21190"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R6" VALUE="38229"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R7" VALUE="44622"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R8" VALUE="22937"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R9" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R10" VALUE="21845"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R11" VALUE="20753"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R12" VALUE="39321"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R13" VALUE="37355"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R14" VALUE="27306"/>
        <PARAMETER NAME="C_ALARM_LIMIT_R15" VALUE="25122"/>
        <PARAMETER NAME="C_SEQUENCE_R0" VALUE="256"/>
        <PARAMETER NAME="C_SEQUENCE_R1" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R2" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R3" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R4" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R5" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R6" VALUE="0"/>
        <PARAMETER NAME="C_SEQUENCE_R7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX0" VALUE="0"/>
        <PARAMETER NAME="C_VAUX1" VALUE="0"/>
        <PARAMETER NAME="C_VAUX2" VALUE="0"/>
        <PARAMETER NAME="C_VAUX3" VALUE="0"/>
        <PARAMETER NAME="C_VAUX4" VALUE="0"/>
        <PARAMETER NAME="C_VAUX5" VALUE="0"/>
        <PARAMETER NAME="C_VAUX6" VALUE="0"/>
        <PARAMETER NAME="C_VAUX7" VALUE="0"/>
        <PARAMETER NAME="C_VAUX8" VALUE="0"/>
        <PARAMETER NAME="C_VAUX9" VALUE="0"/>
        <PARAMETER NAME="C_VAUX10" VALUE="0"/>
        <PARAMETER NAME="C_VAUX11" VALUE="0"/>
        <PARAMETER NAME="C_VAUX12" VALUE="0"/>
        <PARAMETER NAME="C_VAUX13" VALUE="0"/>
        <PARAMETER NAME="C_VAUX14" VALUE="0"/>
        <PARAMETER NAME="C_VAUX15" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI4STREAM" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TEMP_BUS" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="C_INCLUDE_INTR" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xadc_wiz_0_0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="SIM_FILE_SEL" VALUE="Default"/>
        <PARAMETER NAME="SIM_FILE_REL_PATH" VALUE="./"/>
        <PARAMETER NAME="NUM_WAVE" VALUE="1"/>
        <PARAMETER NAME="SIM_FILE_NAME" VALUE="design"/>
        <PARAMETER NAME="WAVEFORM_TYPE" VALUE="CONSTANT"/>
        <PARAMETER NAME="STIMULUS_FREQ" VALUE="1.0"/>
        <PARAMETER NAME="TIMING_MODE" VALUE="Continuous"/>
        <PARAMETER NAME="STARTUP_CHANNEL_SELECTION" VALUE="single_channel"/>
        <PARAMETER NAME="XADC_STARUP_SELECTION" VALUE="channel_sequencer"/>
        <PARAMETER NAME="ENABLE_DCLK" VALUE="true"/>
        <PARAMETER NAME="INCREASE_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="DCLK_FREQUENCY" VALUE="8"/>
        <PARAMETER NAME="ADC_CONVERSION_RATE" VALUE="39"/>
        <PARAMETER NAME="SEQUENCER_MODE" VALUE="Continuous"/>
        <PARAMETER NAME="ENABLE_CALIBRATION_AVERAGING" VALUE="true"/>
        <PARAMETER NAME="ENABLE_DRP" VALUE="true"/>
        <PARAMETER NAME="ENABLE_RESET" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONVST" VALUE="true"/>
        <PARAMETER NAME="ENABLE_CONVSTCLK" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CHANNEL" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOC" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EOS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_BUSY" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGLOCKED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGMODIFIED" VALUE="true"/>
        <PARAMETER NAME="ENABLE_JTAGBUSY" VALUE="true"/>
        <PARAMETER NAME="OT_ALARM" VALUE="false"/>
        <PARAMETER NAME="USER_TEMP_ALARM" VALUE="false"/>
        <PARAMETER NAME="VCCINT_ALARM" VALUE="false"/>
        <PARAMETER NAME="VCCAUX_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VBRAM_ALARM" VALUE="false"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_TRIGGER" VALUE="85.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_RESET" VALUE="60.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_TRIGGER" VALUE="125.0"/>
        <PARAMETER NAME="TEMPERATURE_ALARM_OT_RESET" VALUE="70.0"/>
        <PARAMETER NAME="VCCINT_ALARM_LOWER" VALUE="0.97"/>
        <PARAMETER NAME="VCCINT_ALARM_UPPER" VALUE="1.03"/>
        <PARAMETER NAME="VCCAUX_ALARM_LOWER" VALUE="1.75"/>
        <PARAMETER NAME="VCCAUX_ALARM_UPPER" VALUE="1.89"/>
        <PARAMETER NAME="VBRAM_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VBRAM_ALARM_UPPER" VALUE="1.05"/>
        <PARAMETER NAME="ENABLE_VCCPINT_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCPAUX_ALARM" VALUE="false"/>
        <PARAMETER NAME="ENABLE_VCCDDRO_ALARM" VALUE="false"/>
        <PARAMETER NAME="VCCDDRO_VOLT" VALUE="1_2"/>
        <PARAMETER NAME="VCCPINT_ALARM_LOWER" VALUE="0.95"/>
        <PARAMETER NAME="VCCPINT_ALARM_UPPER" VALUE="1.00"/>
        <PARAMETER NAME="VCCPAUX_ALARM_LOWER" VALUE="1.71"/>
        <PARAMETER NAME="VCCPAUX_ALARM_UPPER" VALUE="1.8"/>
        <PARAMETER NAME="VCCDDRO_ALARM_LOWER" VALUE="1.15"/>
        <PARAMETER NAME="VCCDDRO_ALARM_UPPER" VALUE="1.25"/>
        <PARAMETER NAME="SINGLE_CHANNEL_SELECTION" VALUE="VP_VN"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ENABLE_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="BIPOLAR_OPERATION" VALUE="false"/>
        <PARAMETER NAME="SINGLE_CHANNEL_ACQUISITION_TIME" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_AVERAGING" VALUE="256"/>
        <PARAMETER NAME="ADC_OFFSET_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="ADC_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="SENSOR_OFFSET_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="SENSOR_OFFSET_AND_GAIN_CALIBRATION" VALUE="true"/>
        <PARAMETER NAME="ENABLE_EXTERNAL_MUX" VALUE="false"/>
        <PARAMETER NAME="EXTERNAL_MUX_CHANNEL" VALUE="VP_VN"/>
        <PARAMETER NAME="EXTERNAL_MUXADDR_ENABLE" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_CALIBRATION" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_TEMPERATURE" VALUE="true"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCINT" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCAUX" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VP_VN" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFP" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VREFN" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VBRAM" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VBRAM" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPINT" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCPAUX" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCDDRO" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VP_VN" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_TEMPERATURE" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCINT" VALUE="false"/>
        <PARAMETER NAME="AVERAGE_ENABLE_VCCAUX" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VP_VN" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="BIPOLAR_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VP_VN" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP0_VAUXN0" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP1_VAUXN1" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP2_VAUXN2" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP3_VAUXN3" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP4_VAUXN4" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP5_VAUXN5" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP6_VAUXN6" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP7_VAUXN7" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP8_VAUXN8" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP9_VAUXN9" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP10_VAUXN10" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP11_VAUXN11" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP12_VAUXN12" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP13_VAUXN13" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP14_VAUXN14" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME_VAUXP15_VAUXN15" VALUE="false"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ENABLE_JTAG_ARBITER" VALUE="false"/>
        <PARAMETER NAME="ACQUISITION_TIME" VALUE="4"/>
        <PARAMETER NAME="ENABLE_TEMP_BUS" VALUE="false"/>
        <PARAMETER NAME="ENABLE_AXI4STREAM" VALUE="false"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="7"/>
        <PARAMETER NAME="POWER_DOWN_ADCA" VALUE="false"/>
        <PARAMETER NAME="POWER_DOWN_ADCB" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ip2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="vp_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="vn_in" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="channel_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="eoc_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="alarm_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="eos_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="busy_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M07_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_wiz_0_0_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="Vp_Vn" TYPE="TARGET" VLNV="xilinx.com:interface:diff_analog_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="V_N" PHYSICAL="vn_in"/>
            <PORTMAP LOGICAL="V_P" PHYSICAL="vp_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI4Stream_FT245Sync_0" PORT="areset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
