Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May  6 13:48:44 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: edge_detector__btnd__clean/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__1/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.475        0.000                      0                 5841        0.071        0.000                      0                 5841        4.500        0.000                       0                  3124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.475        0.000                      0                 5841        0.071        0.000                      0                 5841        4.500        0.000                       0                  3124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 2.594ns (27.589%)  route 6.808ns (72.411%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.557    10.628    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/rf__addr[2]
    SLICE_X60Y127        MUXF7 (Prop_muxf7_S_O)       0.292    10.920 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.969    11.889    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I1_O)        0.297    12.186 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.619    12.805    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.124    12.929 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_11/O
                         net (fo=1, routed)           0.436    13.364    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_11_n_3
    SLICE_X59Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.488 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4/O
                         net (fo=1, routed)           0.407    13.895    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4_n_3
    SLICE_X59Y121        LUT6 (Prop_lut6_I3_O)        0.124    14.019 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_1/O
                         net (fo=1, routed)           0.579    14.599    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[6]
    SLICE_X55Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.471    14.893    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X55Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X55Y125        FDRE (Setup_fdre_C_D)       -0.043    15.074    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 2.594ns (27.680%)  route 6.777ns (72.320%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.557    10.628    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/rf__addr[2]
    SLICE_X60Y127        MUXF7 (Prop_muxf7_S_O)       0.292    10.920 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.969    11.889    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I1_O)        0.297    12.186 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.472    12.658    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1/O
                         net (fo=1, routed)           0.332    13.114    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1_n_3
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.238 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=4, routed)           0.582    13.820    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X58Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.944 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.624    14.568    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__0_i_1_n_3
    SLICE_X56Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.472    14.894    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)       -0.028    15.090    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 3.082ns (33.316%)  route 6.169ns (66.684%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X41Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.456     5.661 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[17]/Q
                         net (fo=12, routed)          1.564     7.225    jay__0/central_processing_unit__0/d_flip_flop__b/b[17]
    SLICE_X60Y133        LUT4 (Prop_lut4_I2_O)        0.124     7.349 r  jay__0/central_processing_unit__0/d_flip_flop__b/ltu_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.349    jay__0/central_processing_unit__0/comparator__0/ltu_carry__2_1[0]
    SLICE_X60Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.862 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.862    jay__0/central_processing_unit__0/comparator__0/ltu_carry__1_n_3
    SLICE_X60Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.979 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.979    jay__0/central_processing_unit__0/comparator__0/ltu_carry__2_n_3
    SLICE_X60Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.096 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.096    jay__0/central_processing_unit__0/comparator__0/ltu_carry__3_n_3
    SLICE_X60Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.213 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.213    jay__0/central_processing_unit__0/comparator__0/ltu_carry__4_n_3
    SLICE_X60Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.330 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.330    jay__0/central_processing_unit__0/comparator__0/ltu_carry__5_n_3
    SLICE_X60Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.447 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__6/CO[3]
                         net (fo=10, routed)          1.652    10.099    jay__0/central_processing_unit__0/d_flip_flop__b/q[1]_i_26[0]
    SLICE_X63Y119        LUT3 (Prop_lut3_I0_O)        0.124    10.223 r  jay__0/central_processing_unit__0/d_flip_flop__b/q[1]_i_35/O
                         net (fo=2, routed)           0.479    10.703    jay__0/central_processing_unit__0/d_flip_flop__state/lt
    SLICE_X64Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.827 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_32/O
                         net (fo=1, routed)           0.000    10.827    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_32_n_3
    SLICE_X64Y119        MUXF7 (Prop_muxf7_I1_O)      0.217    11.044 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_27/O
                         net (fo=1, routed)           0.571    11.614    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_27_n_3
    SLICE_X64Y117        LUT5 (Prop_lut5_I3_O)        0.299    11.913 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_18/O
                         net (fo=1, routed)           0.000    11.913    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_18_n_3
    SLICE_X64Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    12.130 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_8/O
                         net (fo=1, routed)           0.692    12.822    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_i_8_n_3
    SLICE_X58Y117        LUT5 (Prop_lut5_I4_O)        0.299    13.121 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_3/O
                         net (fo=3, routed)           0.461    13.582    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_i_3_n_3
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep_i_1/O
                         net (fo=1, routed)           0.750    14.456    jay__0/central_processing_unit__0/d_flip_flop__state/q[1]_rep_i_1_n_3
    SLICE_X58Y126        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.478    14.900    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y126        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X58Y126        FDRE (Setup_fdre_C_D)       -0.016    15.037    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 2.594ns (27.981%)  route 6.677ns (72.019%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.557    10.628    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/rf__addr[2]
    SLICE_X60Y127        MUXF7 (Prop_muxf7_S_O)       0.292    10.920 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.969    11.889    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I1_O)        0.297    12.186 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.472    12.658    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1/O
                         net (fo=1, routed)           0.332    13.114    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1_n_3
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.238 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=4, routed)           0.726    13.964    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X58Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.088 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    14.467    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1_n_3
    SLICE_X58Y122        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.479    14.901    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y122        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/C
                         clock pessimism              0.276    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y122        FDRE (Setup_fdre_C_D)       -0.045    15.097    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 2.798ns (30.741%)  route 6.304ns (69.259%))
  Logic Levels:           14  (CARRY4=6 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.614     5.216    jay__0/memory_management_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X45Y113        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q
                         net (fo=134, routed)         1.016     6.688    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[4]_0[2]
    SLICE_X46Y115        LUT4 (Prop_lut4_I0_O)        0.124     6.812 f  jay__0/memory_management_unit__0/d_flip_flop__state/q[63]_i_19__0/O
                         net (fo=165, routed)         0.937     7.749    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]_0
    SLICE_X44Y115        LUT4 (Prop_lut4_I0_O)        0.124     7.873 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[4]_i_80/O
                         net (fo=1, routed)           0.000     7.873    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/S[0]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.405 r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.405    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_68_n_3
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.519 r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000     8.519    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_58_n_3
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.633 r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.633    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_48_n_3
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.747 r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.747    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_38_n_3
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.861 r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.861    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_28_n_3
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.018 f  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[4]_i_20/CO[1]
                         net (fo=5, routed)           0.822     9.840    jay__0/memory_management_unit__0/d_flip_flop__state/CO[0]
    SLICE_X49Y118        LUT4 (Prop_lut4_I1_O)        0.329    10.169 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[0]_i_19/O
                         net (fo=6, routed)           0.951    11.120    jay__0/central_processing_unit__0/d_flip_flop__state/data10[0]
    SLICE_X67Y116        LUT5 (Prop_lut5_I4_O)        0.124    11.244 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_36/O
                         net (fo=1, routed)           0.294    11.538    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_36_n_3
    SLICE_X64Y116        LUT6 (Prop_lut6_I3_O)        0.124    11.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_23/O
                         net (fo=1, routed)           0.303    11.965    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_23_n_3
    SLICE_X63Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.089 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_12__0/O
                         net (fo=1, routed)           0.516    12.604    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_12__0_n_3
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    12.728 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_6__0/O
                         net (fo=1, routed)           0.733    13.461    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_6__0_n_3
    SLICE_X59Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.585 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_1__2/O
                         net (fo=1, routed)           0.733    14.318    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[0]
    SLICE_X57Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.472    14.894    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X57Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                         clock pessimism              0.188    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X57Y125        FDRE (Setup_fdre_C_D)       -0.062    14.985    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.510ns (27.263%)  route 6.697ns (72.737%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.590     5.192    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X57Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.419     5.611 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q
                         net (fo=193, routed)         1.044     6.655    jay__0/central_processing_unit__0/d_flip_flop__state/Q[0]
    SLICE_X57Y127        LUT4 (Prop_lut4_I1_O)        0.324     6.979 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_31/O
                         net (fo=2, routed)           0.774     7.753    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_31_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I1_O)        0.326     8.079 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.825    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     8.978 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.717    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.044 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.557    10.602    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/rf__addr[2]
    SLICE_X60Y127        MUXF7 (Prop_muxf7_S_O)       0.292    10.894 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__19/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.969    11.863    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_0
    SLICE_X59Y124        LUT6 (Prop_lut6_I1_O)        0.297    12.160 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.472    12.632    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.756 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1/O
                         net (fo=1, routed)           0.332    13.088    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1_n_3
    SLICE_X60Y124        LUT6 (Prop_lut6_I4_O)        0.124    13.212 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=4, routed)           0.730    13.942    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X58Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.066 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1/O
                         net (fo=1, routed)           0.333    14.399    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep_i_1_n_3
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.476    14.898    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X58Y124        FDRE (Setup_fdre_C_D)       -0.028    15.094    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 2.332ns (25.402%)  route 6.848ns (74.598%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         2.069    12.139    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/rf__addr[2]
    SLICE_X29Y142        MUXF7 (Prop_muxf7_S_O)       0.276    12.415 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[45]_i_4/O
                         net (fo=1, routed)           0.719    13.135    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[45]_1
    SLICE_X33Y140        LUT6 (Prop_lut6_I3_O)        0.299    13.434 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[45]_i_1__0/O
                         net (fo=3, routed)           0.819    14.253    jay__0/central_processing_unit__0/d_flip_flop__state/wr_data[43]
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.124    14.377 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[45]_i_1__6/O
                         net (fo=1, routed)           0.000    14.377    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[45]
    SLICE_X45Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.494    14.916    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X45Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X45Y135        FDRE (Setup_fdre_C_D)        0.032    15.101    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 2.332ns (25.287%)  route 6.890ns (74.713%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         2.069    12.139    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/rf__addr[2]
    SLICE_X29Y142        MUXF7 (Prop_muxf7_S_O)       0.276    12.415 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[45]_i_4/O
                         net (fo=1, routed)           0.719    13.135    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[45]_1
    SLICE_X33Y140        LUT6 (Prop_lut6_I3_O)        0.299    13.434 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[45]_i_1__0/O
                         net (fo=3, routed)           0.861    14.294    jay__0/central_processing_unit__0/d_flip_flop__state/wr_data[43]
    SLICE_X46Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.418 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[45]_i_1/O
                         net (fo=1, routed)           0.000    14.418    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[45]
    SLICE_X46Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.492    14.914    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X46Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[45]/C
                         clock pessimism              0.188    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X46Y135        FDRE (Setup_fdre_C_D)        0.079    15.146    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 4.306ns (46.861%)  route 4.883ns (53.139%))
  Logic Levels:           22  (CARRY4=16 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.590     5.192    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.518     5.710 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q
                         net (fo=104, routed)         1.143     6.853    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0_0
    SLICE_X52Y127        LUT5 (Prop_lut5_I3_O)        0.152     7.005 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13/O
                         net (fo=1, routed)           0.574     7.580    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_13_n_3
    SLICE_X52Y125        LUT6 (Prop_lut6_I4_O)        0.326     7.906 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_7/O
                         net (fo=13, routed)          0.809     8.715    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]_0
    SLICE_X50Y125        LUT4 (Prop_lut4_I2_O)        0.148     8.863 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_5/O
                         net (fo=74, routed)          1.023     9.886    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_0[3]
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.328    10.214 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3/O
                         net (fo=1, routed)           0.348    10.562    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3_n_3
    SLICE_X48Y124        LUT5 (Prop_lut5_I2_O)        0.124    10.686 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10/O
                         net (fo=66, routed)          0.511    11.197    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10_n_3
    SLICE_X45Y123        LUT6 (Prop_lut6_I4_O)        0.124    11.321 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1/O
                         net (fo=1, routed)           0.465    11.786    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1_n_3
    SLICE_X44Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.442 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.442    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.565    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.679    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.793 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.793    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.907 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.907    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.021    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X44Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X44Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.363    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X44Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.477 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.477    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X44Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.591 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.591    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.705 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.705    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.819    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.933    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.047 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.047    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X44Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.381 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.381    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X44Y138        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.496    14.918    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X44Y138        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism              0.188    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.062    15.133    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.332ns (25.543%)  route 6.798ns (74.457%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.594     5.196    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X58Y124        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y124        FDRE (Prop_fdre_C_Q)         0.518     5.714 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.044     6.758    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X59Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     6.882    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X59Y126        MUXF7 (Prop_muxf7_I0_O)      0.212     7.094 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.712     7.806    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.299     8.105 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.747     8.851    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_1
    SLICE_X57Y127        LUT2 (Prop_lut2_I0_O)        0.153     9.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14/O
                         net (fo=3, routed)           0.739     9.743    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_14_n_3
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.327    10.070 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         1.434    11.505    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/rf__addr[2]
    SLICE_X77Y129        MUXF7 (Prop_muxf7_S_O)       0.276    11.781 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[31]_i_2/O
                         net (fo=1, routed)           0.815    12.596    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[31]_i_2_n_3
    SLICE_X77Y130        LUT6 (Prop_lut6_I0_O)        0.299    12.895 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[31]_i_1__0/O
                         net (fo=3, routed)           0.967    13.862    jay__0/central_processing_unit__0/d_flip_flop__state/wr_data[29]
    SLICE_X59Y131        LUT6 (Prop_lut6_I0_O)        0.124    13.986 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[31]_i_1/O
                         net (fo=1, routed)           0.340    14.326    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[31]
    SLICE_X59Y131        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        1.483    14.905    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X59Y131        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[31]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X59Y131        FDRE (Setup_fdre_C_D)       -0.047    15.082    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.670%)  route 0.240ns (56.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.555     1.474    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X51Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[47]/Q
                         net (fo=4, routed)           0.240     1.855    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[47]
    SLICE_X57Y135        LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[47]_i_1/O
                         net (fo=1, routed)           0.000     1.900    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[47]
    SLICE_X57Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.824     1.989    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X57Y135        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[47]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X57Y135        FDRE (Hold_fdre_C_D)         0.091     1.829    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.795%)  route 0.293ns (61.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.550     1.469    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X51Y129        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[27]/Q
                         net (fo=4, routed)           0.293     1.904    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[27]
    SLICE_X60Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.949    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[27]
    SLICE_X60Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.821     1.986    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X60Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[27]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X60Y130        FDRE (Hold_fdre_C_D)         0.121     1.856    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.806%)  route 0.477ns (77.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.555     1.474    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[6]/Q
                         net (fo=9, routed)           0.477     2.093    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.866     2.031    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.781    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.964    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.569%)  route 0.484ns (77.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.550     1.469    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[14]/Q
                         net (fo=9, routed)           0.484     2.094    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.860     2.025    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.775    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.958    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.125%)  route 0.312ns (59.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.550     1.469    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X46Y128        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[24]/Q
                         net (fo=5, routed)           0.312     1.945    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[24]
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.990    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[24]
    SLICE_X56Y129        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.818     1.983    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X56Y129        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X56Y129        FDRE (Hold_fdre_C_D)         0.120     1.852    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.558     1.477    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X45Y114        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[31]/Q
                         net (fo=2, routed)           0.070     1.689    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31][23]
    SLICE_X44Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[31]_i_1__5/O
                         net (fo=1, routed)           0.000     1.734    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[31]
    SLICE_X44Y114        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.826     1.992    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X44Y114        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[31]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.092     1.582    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.904%)  route 0.334ns (67.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.550     1.469    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X56Y120        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.164     1.633 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[24]/Q
                         net (fo=7, routed)           0.334     1.968    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[31]_0[24]
    SLICE_X43Y116        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.825     1.990    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X43Y116        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[24]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.070     1.809    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.761%)  route 0.507ns (78.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.555     1.474    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[7]/Q
                         net (fo=9, routed)           0.507     2.122    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.866     2.031    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.781    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.964    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.208%)  route 0.487ns (74.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.554     1.473    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X46Y117        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y117        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[10]/Q
                         net (fo=9, routed)           0.487     2.124    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.866     2.031    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.781    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.964    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.022%)  route 0.481ns (78.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.550     1.469    jay__0/memory_management_unit__0/d_flip_flop__addr__x/clk_100mhz_IBUF_BUFG
    SLICE_X47Y122        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.128     1.597 r  jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[9]/Q
                         net (fo=9, routed)           0.481     2.078    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3123, routed)        0.860     2.025    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.775    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.904    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y143  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y143  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y121  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y121  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y134  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y140  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y140  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y122  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y128  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__5/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y128  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y118  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y120  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__10/q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y144  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__18/q_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y135  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__26/q_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y131  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y131  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__4/q_reg[5]/C



