
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034862                       # Number of seconds simulated
sim_ticks                                 34861553616                       # Number of ticks simulated
final_tick                               561165603624                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 262396                       # Simulator instruction rate (inst/s)
host_op_rate                                   339731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2851910                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907808                       # Number of bytes of host memory used
host_seconds                                 12223.93                       # Real time elapsed on the host
sim_insts                                  3207513152                       # Number of instructions simulated
sim_ops                                    4152852980                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       612608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1706496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1065088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3389952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1399808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1399808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4786                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13332                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8321                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26484                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10936                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10936                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17572596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48950658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30551937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97240417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40153345                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40153345                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40153345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17572596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48950658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30551937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              137393762                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83600849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31520371                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25714823                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102314                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13463151                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12441407                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261346                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92694                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32665297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171249802                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31520371                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15702753                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37134492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967790                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4657530                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902379                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83305433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46170941     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3029121      3.64%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4574655      5.49%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165781      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219833      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173838      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311136      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2797465      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862663     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83305433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377034                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048422                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598415                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4886285                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35455031                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517841                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847853                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311139                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205077944                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847853                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463775                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         499000                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1684313                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34069261                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741225                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199002162                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929318                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279065575                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926360649                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926360649                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107075143                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35922                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8138151                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18248268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112391                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2832987                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185529171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148253904                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294502                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61798374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189069870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83305433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917615                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29637817     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16694322     20.04%     55.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12105840     14.53%     70.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8012934      9.62%     79.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8073597      9.69%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897053      4.68%     94.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3445303      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       650907      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       787660      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83305433                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808483     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160197     14.09%     85.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168576     14.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124006842     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872266      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568970      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7788739      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148253904                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773354                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1137256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007671                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381244991                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247362173                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144157986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149391160                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467135                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7072458                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6454                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          390                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236964                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847853                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         260963                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49092                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185563417                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       639922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18248268                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343987                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          390                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424770                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145533835                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13619453                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720061                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21217786                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691335                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7598333                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740818                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144220206                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144157986                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93405238                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265359287                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724360                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351995                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62299481                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119251                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74457580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655495                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28327137     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21394714     28.73%     66.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8084409     10.86%     77.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528976      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3832518      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712504      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1638375      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120726      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3818221      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74457580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3818221                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256202992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379980816                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 295416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836008                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836008                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196160                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196160                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653629482                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200498940                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188535925                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83600849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30549988                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26714750                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1934786                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15349420                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14706817                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2194532                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61007                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36038622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170033458                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30549988                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16901349                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35007716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9495807                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3999231                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17765344                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82595599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47587883     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1731937      2.10%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3182896      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2976813      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4907903      5.94%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5103275      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1208284      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          906164      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14990444     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82595599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365427                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033872                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37172116                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3864977                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33879058                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       134976                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7544467                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3317134                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5566                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190186762                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7544467                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38730533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1283389                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       446629                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32440406                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2150171                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185188930                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        738917                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       861471                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245780598                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842918343                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842918343                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160108005                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85672533                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21829                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10667                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5771875                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28536847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6190142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101657                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2023853                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175298837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148015553                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       195355                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52512777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144167667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82595599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792051                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840990                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28473196     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15444816     18.70%     53.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13445283     16.28%     69.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8250635      9.99%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8643535     10.46%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5093174      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2237303      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       596818      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       410839      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82595599                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         581319     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        187248     21.35%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108597     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116065073     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164961      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10651      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25513665     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5261203      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148015553                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770503                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             877164                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005926                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379699219                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227833387                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143193995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148892717                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361446                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8140277                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          927                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1512422                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7544467                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         672946                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60844                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175320157                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       204655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28536847                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6190142                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10667                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          246                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          455                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1032785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2168720                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145257133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24523480                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2758415                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29655521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21957830                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5132041                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737508                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143354654                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143193995                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87983167                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214633377                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712829                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409923                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107588568                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122199951                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53120845                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1939911                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75051132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628223                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321861                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34401599     45.84%     45.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15952366     21.26%     67.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8934691     11.90%     79.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3022786      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2895726      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1205973      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3233190      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940472      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4464329      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75051132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107588568                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122199951                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25074287                       # Number of memory references committed
system.switch_cpus1.commit.loads             20396567                       # Number of loads committed
system.switch_cpus1.commit.membars              10652                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19137678                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106668853                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1650469                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4464329                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245907599                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          358192587                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1005250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107588568                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122199951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107588568                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777042                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777042                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.286932                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.286932                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       672019349                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187632125                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196128042                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83600849                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30606198                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24892613                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2046292                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13087086                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12063720                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3145623                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90351                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33862341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167156233                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30606198                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15209343                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35113118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10496197                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5141241                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16545528                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       809874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82531918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.495059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47418800     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1887583      2.29%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2448672      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3728943      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3612670      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2752737      3.34%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1631519      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2461198      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16589796     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82531918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366099                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.999456                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34988312                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5026758                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33837929                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       263942                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8414976                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5194879                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199947253                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8414976                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36828872                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1015205                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1314893                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32218226                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2739739                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194147060                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          855                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1185331                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       859499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          143                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270507836                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    904165503                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    904165503                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168211064                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102296699                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23235                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7743526                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17985327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9542442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       184746                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2955907                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180458345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145412725                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272063                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58682198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178269652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82531918                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761897                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28574326     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18166494     22.01%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11691412     14.17%     70.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8018276      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7519363      9.11%     89.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3995025      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2949025      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       882124      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       735873      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82531918                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         714373     69.05%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        147202     14.23%     83.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172966     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120991663     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2053660      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16421      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14350313      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8000668      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145412725                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739369                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1034542                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374663971                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    239180474                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141312814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146447267                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       491997                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6884764                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2152                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          856                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2427155                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           92                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8414976                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         594936                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97381                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180497458                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1176651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17985327                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9542442                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22691                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          856                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1253145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1152771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2405916                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142607191                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13506282                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2805532                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21320690                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19973259                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7814408                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141350442                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141312814                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90774329                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254903619                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690327                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356112                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98513935                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121077638                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59420065                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2080038                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74116942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154850                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28460247     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21346530     28.80%     67.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7873536     10.62%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4504432      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3753508      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1826537      2.46%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1852979      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       787235      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3711938      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74116942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98513935                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121077638                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18215847                       # Number of memory references committed
system.switch_cpus2.commit.loads             11100560                       # Number of loads committed
system.switch_cpus2.commit.membars              16422                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17365051                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109135371                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2470491                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3711938                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250902707                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          369414848                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1068931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98513935                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121077638                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98513935                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848620                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848620                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.178384                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.178384                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641734640                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195168042                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184712090                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32844                       # number of misc regfile writes
system.l2.replacements                          26485                       # number of replacements
system.l2.tagsinuse                      32767.991201                       # Cycle average of tags in use
system.l2.total_refs                           834859                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59253                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.089734                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1159.818533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.808618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2261.173088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.970124                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6376.005056                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.068793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3983.134206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4035.189038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8209.670389                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6702.153357                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035395                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000421                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069006                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.194580                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000399                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.121556                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.123144                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.250539                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.204533                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39968                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43279                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  111518                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43402                       # number of Writeback hits
system.l2.Writeback_hits::total                 43402                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111518                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28271                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39968                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43279                       # number of overall hits
system.l2.overall_hits::total                  111518                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4786                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13332                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8318                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26481                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13332                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26484                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4786                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13332                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8321                       # number of overall misses
system.l2.overall_misses::total                 26484                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       731846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    257337811                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       864665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    697872723                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       601321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    431284514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1388692880                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       123027                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        123027                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       731846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    257337811                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       864665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    697872723                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       601321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    431407541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1388815907                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       731846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    257337811                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       864665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    697872723                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       601321                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    431407541                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1388815907                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              137999                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43402                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33057                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51600                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138002                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33057                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51600                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138002                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.144780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.250131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.161211                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.191893                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.250131                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.161260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191910                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.250131                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.161260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191910                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53768.869829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57644.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52345.688794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42951.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51849.544843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52441.104188                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        41009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41009                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53768.869829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57644.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52345.688794                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42951.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51845.636462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52439.809206                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45740.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53768.869829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57644.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52345.688794                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42951.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51845.636462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52439.809206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10936                       # number of writebacks
system.l2.writebacks::total                     10936                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4786                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26481                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26484                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       639240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    229699688                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       778392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    620554564                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       521130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    382862801                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1235055815                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       104688                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       104688                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       639240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    229699688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       778392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    620554564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       521130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    382967489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1235160503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       639240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    229699688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       778392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    620554564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       521130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    382967489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1235160503                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.144780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.250131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.161211                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.191893                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.250131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.161260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.250131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.161260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191910                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39952.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47994.084413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51892.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46546.246925                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37223.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46028.228060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46639.319323                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        34896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        34896                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39952.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47994.084413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51892.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46546.246925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37223.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46024.214517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46637.989088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39952.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47994.084413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51892.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46546.246925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37223.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46024.214517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46637.989088                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996222                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910012                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.419913                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996222                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902360                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902360                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902360                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       929450                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       929450                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       929450                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       929450                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       929450                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       929450                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902379                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902379                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902379                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902379                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48918.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48918.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48918.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48918.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       748887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       748887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       748887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       748887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       748887                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       748887                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46805.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46805.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33057                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163645088                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33313                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.349173                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415388                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584612                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10364477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10364477                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17437326                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17437326                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17437326                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17437326                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67236                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67236                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67236                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67236                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67236                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67236                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1768460453                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1768460453                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1768460453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1768460453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1768460453                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1768460453                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10431713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10431713                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17504562                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17504562                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17504562                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17504562                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006445                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003841                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003841                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26302.285279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26302.285279                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26302.285279                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26302.285279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26302.285279                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26302.285279                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7857                       # number of writebacks
system.cpu0.dcache.writebacks::total             7857                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34179                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34179                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34179                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33057                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33057                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33057                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    499914486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    499914486                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    499914486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    499914486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    499914486                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    499914486                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15122.802614                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15122.802614                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15122.802614                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15122.802614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15122.802614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15122.802614                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996674                       # Cycle average of tags in use
system.cpu1.icache.total_refs               922353907                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701759.976015                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17765325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17765325                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17765325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17765325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17765325                       # number of overall hits
system.cpu1.icache.overall_hits::total       17765325                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1099515                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1099515                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1099515                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1099515                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1099515                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1099515                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17765344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17765344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17765344                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17765344                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17765344                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17765344                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57869.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57869.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57869.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57869.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57869.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57869.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       895619                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       895619                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       895619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       895619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       895619                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       895619                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59707.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59707.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59707.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59707.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59707.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59707.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53300                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230620475                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53556                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4306.155706                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   216.071767                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    39.928233                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.844030                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.155970                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22276836                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22276836                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4656398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4656398                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10652                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26933234                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26933234                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26933234                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26933234                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       162847                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162847                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       162847                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        162847                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       162847                       # number of overall misses
system.cpu1.dcache.overall_misses::total       162847                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6247770036                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6247770036                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6247770036                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6247770036                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6247770036                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6247770036                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22439683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22439683                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4656398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4656398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27096081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27096081                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27096081                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27096081                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007257                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006010                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38365.889676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38365.889676                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38365.889676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38365.889676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38365.889676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38365.889676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12016                       # number of writebacks
system.cpu1.dcache.writebacks::total            12016                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109547                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109547                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109547                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53300                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53300                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53300                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1014211873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1014211873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1014211873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1014211873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1014211873                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1014211873                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19028.365347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19028.365347                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19028.365347                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19028.365347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19028.365347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19028.365347                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.997201                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013407305                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039048.903421                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997201                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16545510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16545510                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16545510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16545510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16545510                       # number of overall hits
system.cpu2.icache.overall_hits::total       16545510                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       766086                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       766086                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       766086                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       766086                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       766086                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       766086                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16545528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16545528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16545528                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16545528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16545528                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16545528                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42560.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42560.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42560.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42560.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42560.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42560.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       618020                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       618020                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       618020                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       618020                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       618020                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       618020                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44144.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44144.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44144.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44144.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44144.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44144.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51600                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172876184                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51856                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3333.773990                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.272883                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.727117                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911222                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088778                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10276116                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10276116                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7078484                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7078484                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17354                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16422                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16422                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17354600                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17354600                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17354600                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17354600                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       131065                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       131065                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2949                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2949                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134014                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134014                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134014                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134014                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4204081329                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4204081329                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    167638725                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    167638725                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4371720054                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4371720054                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4371720054                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4371720054                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10407181                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10407181                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7081433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7081433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17488614                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17488614                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17488614                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17488614                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012594                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007663                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007663                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007663                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007663                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32076.308160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32076.308160                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 56845.956256                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56845.956256                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32621.368320                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32621.368320                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32621.368320                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32621.368320                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       364584                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 40509.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23529                       # number of writebacks
system.cpu2.dcache.writebacks::total            23529                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79468                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2946                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2946                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82414                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82414                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51597                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51597                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51600                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51600                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51600                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    818999061                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    818999061                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       126027                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       126027                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    819125088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    819125088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    819125088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    819125088                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002950                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002950                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002950                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002950                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15872.997674                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15872.997674                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        42009                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        42009                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15874.517209                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15874.517209                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15874.517209                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15874.517209                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
