Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 17:04:42 2019
| Host         : Cygnus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Graphics_timing_summary_routed.rpt -pb Graphics_timing_summary_routed.pb -rpx Graphics_timing_summary_routed.rpx -warn_on_violation
| Design       : Graphics
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 95 register/latch pins with no clock driven by root clock pin: GraphicsGUI/DOWNCOUNTER2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.035        0.000                      0                  908        0.086        0.000                      0                  908        3.750        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.035        0.000                      0                  908        0.086        0.000                      0                  908        3.750        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.966ns (21.737%)  route 3.478ns (78.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.578     8.942    GraphicsGUI/p_0_in__0
    SLICE_X75Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11_i_1/O
                         net (fo=4, routed)           0.593     9.659    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WE
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WCLK
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMA/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X74Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.966ns (21.737%)  route 3.478ns (78.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.578     8.942    GraphicsGUI/p_0_in__0
    SLICE_X75Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11_i_1/O
                         net (fo=4, routed)           0.593     9.659    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WE
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WCLK
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMB/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X74Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.966ns (21.737%)  route 3.478ns (78.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.578     8.942    GraphicsGUI/p_0_in__0
    SLICE_X75Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11_i_1/O
                         net (fo=4, routed)           0.593     9.659    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WE
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WCLK
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMC/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X74Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.966ns (21.737%)  route 3.478ns (78.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.578     8.942    GraphicsGUI/p_0_in__0
    SLICE_X75Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.066 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11_i_1/O
                         net (fo=4, routed)           0.593     9.659    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WE
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/WCLK
    SLICE_X74Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMD/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X74Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1472_1535_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.966ns (23.372%)  route 3.167ns (76.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.292     8.657    GraphicsGUI/p_0_in__0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     8.781 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11_i_1/O
                         net (fo=4, routed)           0.568     9.349    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WE
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WCLK
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMA/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X76Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.966ns (23.372%)  route 3.167ns (76.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.292     8.657    GraphicsGUI/p_0_in__0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     8.781 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11_i_1/O
                         net (fo=4, routed)           0.568     9.349    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WE
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WCLK
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMB/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X76Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.966ns (23.372%)  route 3.167ns (76.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.292     8.657    GraphicsGUI/p_0_in__0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     8.781 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11_i_1/O
                         net (fo=4, routed)           0.568     9.349    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WE
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WCLK
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMC/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X76Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.966ns (23.372%)  route 3.167ns (76.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.419     5.634 f  GraphicsGUI/counter_reg[7]/Q
                         net (fo=36, routed)          0.891     6.525    GraphicsGUI/counter_reg__0[7]
    SLICE_X71Y139        LUT5 (Prop_lut5_I0_O)        0.299     6.824 r  GraphicsGUI/counter[9]_i_2/O
                         net (fo=2, routed)           0.416     7.240    GraphicsGUI/counter[9]_i_2_n_0
    SLICE_X71Y139        LUT6 (Prop_lut6_I1_O)        0.124     7.364 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11_i_3/O
                         net (fo=32, routed)          1.292     8.657    GraphicsGUI/p_0_in__0
    SLICE_X77Y143        LUT6 (Prop_lut6_I1_O)        0.124     8.781 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11_i_1/O
                         net (fo=4, routed)           0.568     9.349    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WE
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.581    15.003    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/WCLK
    SLICE_X76Y143        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMD/CLK
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X76Y143        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.694    GraphicsGUI/COLOR_IMAGE_OUT_reg_1280_1343_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.580ns (14.393%)  route 3.450ns (85.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  GraphicsGUI/counter_reg[8]/Q
                         net (fo=35, routed)          2.920     8.592    GraphicsGUI/counter_reg__0[8]
    SLICE_X71Y137        LUT6 (Prop_lut6_I5_O)        0.124     8.716 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11_i_1/O
                         net (fo=4, routed)           0.529     9.245    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WE
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.492    14.914    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/CLK
                         clock pessimism              0.279    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X70Y137        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.625    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 GraphicsGUI/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.580ns (14.393%)  route 3.450ns (85.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.613     5.215    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y137        FDRE                                         r  GraphicsGUI/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.456     5.671 f  GraphicsGUI/counter_reg[8]/Q
                         net (fo=35, routed)          2.920     8.592    GraphicsGUI/counter_reg__0[8]
    SLICE_X71Y137        LUT6 (Prop_lut6_I5_O)        0.124     8.716 r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11_i_1/O
                         net (fo=4, routed)           0.529     9.245    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WE
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.492    14.914    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/CLK
                         clock pessimism              0.279    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X70Y137        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.625    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.291%)  route 0.200ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[3]/Q
                         net (fo=166, routed)         0.200     1.820    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD3
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.733    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.291%)  route 0.200ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[3]/Q
                         net (fo=166, routed)         0.200     1.820    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD3
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.733    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.291%)  route 0.200ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[3]/Q
                         net (fo=166, routed)         0.200     1.820    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD3
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMC/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.733    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.291%)  route 0.200ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[3]/Q
                         net (fo=166, routed)         0.200     1.820    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD3
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMD/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.733    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.479    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y138        FDRE                                         r  GraphicsGUI/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GraphicsGUI/counter_reg[4]/Q
                         net (fo=167, routed)         0.176     1.796    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/ADDRD4
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.997    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/WCLK
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMA/CLK
                         clock pessimism             -0.504     1.492    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.692    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.479    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y138        FDRE                                         r  GraphicsGUI/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GraphicsGUI/counter_reg[4]/Q
                         net (fo=167, routed)         0.176     1.796    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/ADDRD4
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.997    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/WCLK
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMB/CLK
                         clock pessimism             -0.504     1.492    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.692    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.479    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y138        FDRE                                         r  GraphicsGUI/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GraphicsGUI/counter_reg[4]/Q
                         net (fo=167, routed)         0.176     1.796    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/ADDRD4
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.997    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/WCLK
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMC/CLK
                         clock pessimism             -0.504     1.492    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.692    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.534%)  route 0.176ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.560     1.479    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X71Y138        FDRE                                         r  GraphicsGUI/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  GraphicsGUI/counter_reg[4]/Q
                         net (fo=167, routed)         0.176     1.796    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/ADDRD4
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.997    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/WCLK
    SLICE_X70Y138        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMD/CLK
                         clock pessimism             -0.504     1.492    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.692    GraphicsGUI/COLOR_IMAGE_OUT_reg_704_767_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.807%)  route 0.232ns (62.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[2]/Q
                         net (fo=167, routed)         0.232     1.851    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD2
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.747    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GraphicsGUI/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.807%)  route 0.232ns (62.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.478    GraphicsGUI/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  GraphicsGUI/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  GraphicsGUI/counter_reg[2]/Q
                         net (fo=167, routed)         0.232     1.851    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/ADDRD2
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.830     1.995    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/WCLK
    SLICE_X70Y137        RAMD64E                                      r  GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X70Y137        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.747    GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y96    GraphicsGUI/DOWNCOUNTER2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X69Y137   GraphicsGUI/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y138   GraphicsGUI/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X69Y137   GraphicsGUI/counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X69Y137   GraphicsGUI/counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X69Y137   GraphicsGUI/counter_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y138   GraphicsGUI/counter_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y137   GraphicsGUI/counter_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X71Y137   GraphicsGUI/counter_reg[6]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   GraphicsGUI/COLOR_IMAGE_OUT_reg_1728_1791_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   GraphicsGUI/COLOR_IMAGE_OUT_reg_1728_1791_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y145   GraphicsGUI/COLOR_IMAGE_OUT_reg_1728_1791_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1856_1919_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1856_1919_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1856_1919_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1856_1919_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1920_1983_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y144   GraphicsGUI/COLOR_IMAGE_OUT_reg_1920_1983_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y143   GraphicsGUI/COLOR_IMAGE_OUT_reg_1536_1599_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_512_575_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y138   GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y138   GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y138   GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y138   GraphicsGUI/COLOR_IMAGE_OUT_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_128_191_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X74Y137   GraphicsGUI/COLOR_IMAGE_OUT_reg_128_191_9_11/RAMC/CLK



