Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-08-18 22:07:38

----SYNTHESIS----
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [rtl/keyboard/bin2ascii.v:34]
WARNING: [Synth 8-3848] Net tim_out\.rgb in module/entity vga_timing does not have driver. [rtl/vga/vga_timing.sv:13]
WARNING: [Synth 8-7129] Port bg_in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

----IMPLEMENTATION----
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
