{"vcs1":{"timestamp_begin":1684266064.496451411, "rt":1.24, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684266065.824878173, "rt":1.23, "ut":0.46, "st":0.18}}
{"link":{"timestamp_begin":1684266067.122943390, "rt":0.49, "ut":0.26, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266063.853384399}
{"VCS_COMP_START_TIME": 1684266063.853384399}
{"VCS_COMP_END_TIME": 1684266069.130464651}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211888}}
