Analysis & Synthesis report for MyDE0_Nano
Fri Nov 19 12:43:09 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
 17. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
 18. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopr:condreg
 19. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg
 20. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:adrmux
 21. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:ir
 22. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:datareg
 23. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:src_a1
 24. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:src_a2
 25. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:srcareg
 26. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg
 27. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:srcamux
 28. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:srcbmux
 29. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg
 30. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:resmux
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Port Connectivity Checks: "arm:arm|datapath:dp|mux3:srcbmux"
 33. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:src_a1"
 34. Port Connectivity Checks: "arm:arm|datapath:dp"
 35. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 36. Signal Tap Logic Analyzer Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 19 12:43:09 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MyDE0_Nano                                  ;
; Top-level Entity Name              ; MyDE0_Nano                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 17,698                                      ;
;     Total combinational functions  ; 8,217                                       ;
;     Dedicated logic registers      ; 10,643                                      ;
; Total registers                    ; 10643                                       ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 417,792                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MyDE0_Nano         ; MyDE0_Nano         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MySPI.sv                                                           ;             ;
; MyARM_MultiCycle.sv                                                ; yes             ; User SystemVerilog HDL File                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv                                                ;             ;
; MyDE0_Nano.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv                                                      ;             ;
; exam.hex                                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/exam.hex                                                           ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_4e24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/altsyncram_4e24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                              ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;             ;
; db/cntr_uhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_uhi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sldbe248a27/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; myprogram_multicycle.hex                                           ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/myprogram_multicycle.hex                                           ;             ;
; db/altsyncram_esg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/altsyncram_esg1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 17,698         ;
;                                             ;                ;
; Total combinational functions               ; 8217           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 7082           ;
;     -- 3 input functions                    ; 492            ;
;     -- <=2 input functions                  ; 643            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 8084           ;
;     -- arithmetic mode                      ; 133            ;
;                                             ;                ;
; Total registers                             ; 10643          ;
;     -- Dedicated logic registers            ; 10643          ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 154            ;
; Total memory bits                           ; 417792         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 9993           ;
; Total fan-out                               ; 65607          ;
; Average fan-out                             ; 3.39           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MyDE0_Nano                                                                                                                             ; 8217 (50)           ; 10643 (40)                ; 417792      ; 0            ; 0       ; 0         ; 154  ; 0            ; |MyDE0_Nano                                                                                                                                                                                                                                                                                                                                            ; MyDE0_Nano                        ; work         ;
;    |arm:arm|                                                                                                                            ; 1126 (0)            ; 688 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm                                                                                                                                                                                                                                                                                                                                    ; arm                               ; work         ;
;       |controller:c|                                                                                                                    ; 30 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c                                                                                                                                                                                                                                                                                                                       ; controller                        ; work         ;
;          |condlogic:cl|                                                                                                                 ; 12 (6)              ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|condlogic:cl                                                                                                                                                                                                                                                                                                          ; condlogic                         ; work         ;
;             |condcheck:cc|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|condlogic:cl|condcheck:cc                                                                                                                                                                                                                                                                                             ; condcheck                         ; work         ;
;             |flopenr:flagreg0|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0                                                                                                                                                                                                                                                                                         ; flopenr                           ; work         ;
;             |flopenr:flagreg1|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1                                                                                                                                                                                                                                                                                         ; flopenr                           ; work         ;
;             |flopr:condreg|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|condlogic:cl|flopr:condreg                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |decode:dec|                                                                                                                   ; 18 (3)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|decode:dec                                                                                                                                                                                                                                                                                                            ; decode                            ; work         ;
;             |mainfsm:fsm|                                                                                                               ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm                                                                                                                                                                                                                                                                                                ; mainfsm                           ; work         ;
;       |datapath:dp|                                                                                                                     ; 1096 (0)            ; 672 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp                                                                                                                                                                                                                                                                                                                        ; datapath                          ; work         ;
;          |alu:alu|                                                                                                                      ; 153 (153)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                                ; alu                               ; work         ;
;          |flopenr:ir|                                                                                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopenr:ir                                                                                                                                                                                                                                                                                                             ; flopenr                           ; work         ;
;          |flopenr:pcreg|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopenr:pcreg                                                                                                                                                                                                                                                                                                          ; flopenr                           ; work         ;
;          |flopr:aluoutreg|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopr:aluoutreg                                                                                                                                                                                                                                                                                                        ; flopr                             ; work         ;
;          |flopr:datareg|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopr:datareg                                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:srcareg|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopr:srcareg                                                                                                                                                                                                                                                                                                          ; flopr                             ; work         ;
;          |flopr:wdreg|                                                                                                                  ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|flopr:wdreg                                                                                                                                                                                                                                                                                                            ; flopr                             ; work         ;
;          |mux2:adrmux|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux2:adrmux                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:src_a1|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux2:src_a1                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux2:src_a2|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux2:src_a2                                                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;          |mux3:resmux|                                                                                                                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:resmux                                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:srcamux|                                                                                                                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcamux                                                                                                                                                                                                                                                                                                           ; mux3                              ; work         ;
;          |mux3:srcbmux|                                                                                                                 ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux                                                                                                                                                                                                                                                                                                           ; mux3                              ; work         ;
;          |regfile:rf|                                                                                                                   ; 731 (731)           ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|arm:arm|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                             ; regfile                           ; work         ;
;    |mem:mem|                                                                                                                            ; 6171 (6171)         ; 8192 (8192)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|mem:mem                                                                                                                                                                                                                                                                                                                                    ; mem                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 704 (2)             ; 1594 (204)                ; 417792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 702 (0)             ; 1390 (0)                  ; 417792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 702 (88)            ; 1390 (492)                ; 417792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 417792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 417792      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated                                                                                                                                                 ; altsyncram_4e24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 240 (1)             ; 526 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 204 (0)             ; 510 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 306 (306)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 204 (0)             ; 204 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 35 (35)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 193 (10)            ; 177 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 102 (102)           ; 102 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi_slave:spi_slave_instance|                                                                                                       ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                               ; spi_slave                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 102          ; 4096         ; 102          ; 417792 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm|state                                                                                                          ;
+----------------+---------------+--------------+----------------+-------------+----------------+----------------+-------------+-------------+--------------+--------------+-------------+
; Name           ; state.UNKNOWN ; state.BRANCH ; state.MEMWRITE ; state.ALUWB ; state.EXECUTEI ; state.EXECUTER ; state.MEMWB ; state.MEMRD ; state.MEMADR ; state.DECODE ; state.FETCH ;
+----------------+---------------+--------------+----------------+-------------+----------------+----------------+-------------+-------------+--------------+--------------+-------------+
; state.FETCH    ; 0             ; 0            ; 0              ; 0           ; 0              ; 0              ; 0           ; 0           ; 0            ; 0            ; 0           ;
; state.DECODE   ; 0             ; 0            ; 0              ; 0           ; 0              ; 0              ; 0           ; 0           ; 0            ; 1            ; 1           ;
; state.MEMADR   ; 0             ; 0            ; 0              ; 0           ; 0              ; 0              ; 0           ; 0           ; 1            ; 0            ; 1           ;
; state.MEMRD    ; 0             ; 0            ; 0              ; 0           ; 0              ; 0              ; 0           ; 1           ; 0            ; 0            ; 1           ;
; state.MEMWB    ; 0             ; 0            ; 0              ; 0           ; 0              ; 0              ; 1           ; 0           ; 0            ; 0            ; 1           ;
; state.EXECUTER ; 0             ; 0            ; 0              ; 0           ; 0              ; 1              ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.EXECUTEI ; 0             ; 0            ; 0              ; 0           ; 1              ; 0              ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.ALUWB    ; 0             ; 0            ; 0              ; 1           ; 0              ; 0              ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.MEMWRITE ; 0             ; 0            ; 1              ; 0           ; 0              ; 0              ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.BRANCH   ; 0             ; 1            ; 0              ; 0           ; 0              ; 0              ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.UNKNOWN  ; 1             ; 0            ; 0              ; 0           ; 0              ; 0              ; 0           ; 0           ; 0            ; 0            ; 1           ;
+----------------+---------------+--------------+----------------+-------------+----------------+----------------+-------------+-------------+--------------+--------------+-------------+


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+-----------------------------------------------------+--------------------+
; Register name                                       ; Reason for Removal ;
+-----------------------------------------------------+--------------------+
; arm:arm|controller:c|decode:dec|mainfsm:fsm|state~4 ; Lost fanout        ;
; arm:arm|controller:c|decode:dec|mainfsm:fsm|state~5 ; Lost fanout        ;
; arm:arm|controller:c|decode:dec|mainfsm:fsm|state~6 ; Lost fanout        ;
; arm:arm|controller:c|decode:dec|mainfsm:fsm|state~7 ; Lost fanout        ;
; Total Number of Removed Registers = 4               ;                    ;
+-----------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10643 ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 103   ;
; Number of registers using Asynchronous Clear ; 790   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9419  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:resmux|y[11]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MyDE0_Nano|arm:arm|controller:c|decode:dec|mainfsm:fsm|nextstate.EXECUTEI ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcamux|y[19]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|alu:alu|Mux30                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux|y[28]                         ;
; 8:1                ; 24 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; No         ; |MyDE0_Nano|Mux10                                                          ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |MyDE0_Nano|Mux29                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |MyDE0_Nano|Mux30                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux|y[20]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux|y[0]                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux|y[7]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|arm:arm|datapath:dp|mux3:srcbmux|y[11]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopr:condreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:adrmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:ir ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:datareg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:src_a1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:src_a2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:srcareg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:srcamux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 102                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 102                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 332                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 102                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux3:srcbmux" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; d2[31..3] ; Input ; Info     ; Stuck at GND                  ;
; d2[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; d2[2]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:src_a1" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Instr[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Explicitly unconnected        ;
+-------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 102                 ; 102              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 251                         ;
; cycloneiii_ff         ; 8958                        ;
;     CLR               ; 108                         ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 8712                        ;
;     ENA CLR           ; 68                          ;
;     plain             ; 38                          ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 7386                        ;
;     arith             ; 36                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 34                          ;
;     normal            ; 7350                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 450                         ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 206                         ;
;         4 data inputs ; 6673                        ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 7.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                ;
+-----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; Name                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                          ; Details ;
+-----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+
; GPIO_0_PI[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[11]                              ; N/A     ;
; GPIO_0_PI[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[11]                              ; N/A     ;
; GPIO_0_PI[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[13]                              ; N/A     ;
; GPIO_0_PI[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[13]                              ; N/A     ;
; GPIO_0_PI[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[15]                              ; N/A     ;
; GPIO_0_PI[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[15]                              ; N/A     ;
; GPIO_0_PI[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[1]                               ; N/A     ;
; GPIO_0_PI[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[1]                               ; N/A     ;
; GPIO_0_PI[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[9]                               ; N/A     ;
; GPIO_0_PI[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[9]                               ; N/A     ;
; arm:arm|Adr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[0]~0     ; N/A     ;
; arm:arm|Adr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[0]~0     ; N/A     ;
; arm:arm|Adr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[10]~1    ; N/A     ;
; arm:arm|Adr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[10]~1    ; N/A     ;
; arm:arm|Adr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[11]~2    ; N/A     ;
; arm:arm|Adr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[11]~2    ; N/A     ;
; arm:arm|Adr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[12]~3    ; N/A     ;
; arm:arm|Adr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[12]~3    ; N/A     ;
; arm:arm|Adr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[13]~4    ; N/A     ;
; arm:arm|Adr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[13]~4    ; N/A     ;
; arm:arm|Adr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[14]~5    ; N/A     ;
; arm:arm|Adr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[14]~5    ; N/A     ;
; arm:arm|Adr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[15]~6    ; N/A     ;
; arm:arm|Adr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[15]~6    ; N/A     ;
; arm:arm|Adr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[16]~7    ; N/A     ;
; arm:arm|Adr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[16]~7    ; N/A     ;
; arm:arm|Adr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[17]~8    ; N/A     ;
; arm:arm|Adr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[17]~8    ; N/A     ;
; arm:arm|Adr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[18]~9    ; N/A     ;
; arm:arm|Adr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[18]~9    ; N/A     ;
; arm:arm|Adr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[19]~10   ; N/A     ;
; arm:arm|Adr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[19]~10   ; N/A     ;
; arm:arm|Adr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[1]~11    ; N/A     ;
; arm:arm|Adr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[1]~11    ; N/A     ;
; arm:arm|Adr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[20]~12   ; N/A     ;
; arm:arm|Adr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[20]~12   ; N/A     ;
; arm:arm|Adr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[21]~13   ; N/A     ;
; arm:arm|Adr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[21]~13   ; N/A     ;
; arm:arm|Adr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[22]~14   ; N/A     ;
; arm:arm|Adr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[22]~14   ; N/A     ;
; arm:arm|Adr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[23]~15   ; N/A     ;
; arm:arm|Adr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[23]~15   ; N/A     ;
; arm:arm|Adr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[24]~16   ; N/A     ;
; arm:arm|Adr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[24]~16   ; N/A     ;
; arm:arm|Adr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[25]~17   ; N/A     ;
; arm:arm|Adr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[25]~17   ; N/A     ;
; arm:arm|Adr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[26]~18   ; N/A     ;
; arm:arm|Adr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[26]~18   ; N/A     ;
; arm:arm|Adr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[27]~19   ; N/A     ;
; arm:arm|Adr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[27]~19   ; N/A     ;
; arm:arm|Adr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[28]~20   ; N/A     ;
; arm:arm|Adr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[28]~20   ; N/A     ;
; arm:arm|Adr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[29]~21   ; N/A     ;
; arm:arm|Adr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[29]~21   ; N/A     ;
; arm:arm|Adr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[2]~22    ; N/A     ;
; arm:arm|Adr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[2]~22    ; N/A     ;
; arm:arm|Adr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[30]~23   ; N/A     ;
; arm:arm|Adr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[30]~23   ; N/A     ;
; arm:arm|Adr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[31]~24   ; N/A     ;
; arm:arm|Adr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[31]~24   ; N/A     ;
; arm:arm|Adr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[3]~25    ; N/A     ;
; arm:arm|Adr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[3]~25    ; N/A     ;
; arm:arm|Adr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[4]~26    ; N/A     ;
; arm:arm|Adr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[4]~26    ; N/A     ;
; arm:arm|Adr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[5]~27    ; N/A     ;
; arm:arm|Adr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[5]~27    ; N/A     ;
; arm:arm|Adr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[6]~28    ; N/A     ;
; arm:arm|Adr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[6]~28    ; N/A     ;
; arm:arm|Adr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[7]~29    ; N/A     ;
; arm:arm|Adr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[7]~29    ; N/A     ;
; arm:arm|Adr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[8]~30    ; N/A     ;
; arm:arm|Adr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[8]~30    ; N/A     ;
; arm:arm|Adr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[9]~31    ; N/A     ;
; arm:arm|Adr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|mux2:adrmux|y[9]~31    ; N/A     ;
; arm:arm|MemWrite      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|controller:c|condlogic:cl|MemWrite ; N/A     ;
; arm:arm|MemWrite      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|controller:c|condlogic:cl|MemWrite ; N/A     ;
; arm:arm|ReadData[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux31~1                                    ; N/A     ;
; arm:arm|ReadData[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux31~1                                    ; N/A     ;
; arm:arm|ReadData[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux21~0                                    ; N/A     ;
; arm:arm|ReadData[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux21~0                                    ; N/A     ;
; arm:arm|ReadData[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux20~0                                    ; N/A     ;
; arm:arm|ReadData[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux20~0                                    ; N/A     ;
; arm:arm|ReadData[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux19~0                                    ; N/A     ;
; arm:arm|ReadData[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux19~0                                    ; N/A     ;
; arm:arm|ReadData[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux18~0                                    ; N/A     ;
; arm:arm|ReadData[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux18~0                                    ; N/A     ;
; arm:arm|ReadData[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux17~0                                    ; N/A     ;
; arm:arm|ReadData[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux17~0                                    ; N/A     ;
; arm:arm|ReadData[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux16~0                                    ; N/A     ;
; arm:arm|ReadData[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux16~0                                    ; N/A     ;
; arm:arm|ReadData[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux15~0                                    ; N/A     ;
; arm:arm|ReadData[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux15~0                                    ; N/A     ;
; arm:arm|ReadData[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux14~0                                    ; N/A     ;
; arm:arm|ReadData[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux14~0                                    ; N/A     ;
; arm:arm|ReadData[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux13~0                                    ; N/A     ;
; arm:arm|ReadData[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux13~0                                    ; N/A     ;
; arm:arm|ReadData[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux12~0                                    ; N/A     ;
; arm:arm|ReadData[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux12~0                                    ; N/A     ;
; arm:arm|ReadData[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux30~4                                    ; N/A     ;
; arm:arm|ReadData[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux30~4                                    ; N/A     ;
; arm:arm|ReadData[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux11~0                                    ; N/A     ;
; arm:arm|ReadData[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux11~0                                    ; N/A     ;
; arm:arm|ReadData[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux10~0                                    ; N/A     ;
; arm:arm|ReadData[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux10~0                                    ; N/A     ;
; arm:arm|ReadData[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux9~0                                     ; N/A     ;
; arm:arm|ReadData[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux9~0                                     ; N/A     ;
; arm:arm|ReadData[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux8~0                                     ; N/A     ;
; arm:arm|ReadData[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux8~0                                     ; N/A     ;
; arm:arm|ReadData[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux7~0                                     ; N/A     ;
; arm:arm|ReadData[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux7~0                                     ; N/A     ;
; arm:arm|ReadData[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux6~0                                     ; N/A     ;
; arm:arm|ReadData[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux6~0                                     ; N/A     ;
; arm:arm|ReadData[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux5~0                                     ; N/A     ;
; arm:arm|ReadData[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux5~0                                     ; N/A     ;
; arm:arm|ReadData[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux4~0                                     ; N/A     ;
; arm:arm|ReadData[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux4~0                                     ; N/A     ;
; arm:arm|ReadData[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~0                                     ; N/A     ;
; arm:arm|ReadData[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux3~0                                     ; N/A     ;
; arm:arm|ReadData[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux2~0                                     ; N/A     ;
; arm:arm|ReadData[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux2~0                                     ; N/A     ;
; arm:arm|ReadData[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux29~1                                    ; N/A     ;
; arm:arm|ReadData[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux29~1                                    ; N/A     ;
; arm:arm|ReadData[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux1~0                                     ; N/A     ;
; arm:arm|ReadData[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux1~0                                     ; N/A     ;
; arm:arm|ReadData[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux0~0                                     ; N/A     ;
; arm:arm|ReadData[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux0~0                                     ; N/A     ;
; arm:arm|ReadData[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux28~1                                    ; N/A     ;
; arm:arm|ReadData[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux28~1                                    ; N/A     ;
; arm:arm|ReadData[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux27~1                                    ; N/A     ;
; arm:arm|ReadData[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux27~1                                    ; N/A     ;
; arm:arm|ReadData[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux26~1                                    ; N/A     ;
; arm:arm|ReadData[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux26~1                                    ; N/A     ;
; arm:arm|ReadData[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux25~1                                    ; N/A     ;
; arm:arm|ReadData[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux25~1                                    ; N/A     ;
; arm:arm|ReadData[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux24~1                                    ; N/A     ;
; arm:arm|ReadData[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux24~1                                    ; N/A     ;
; arm:arm|ReadData[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux23~0                                    ; N/A     ;
; arm:arm|ReadData[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux23~0                                    ; N/A     ;
; arm:arm|ReadData[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux22~5                                    ; N/A     ;
; arm:arm|ReadData[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Mux22~5                                    ; N/A     ;
; arm:arm|WriteData[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[0]       ; N/A     ;
; arm:arm|WriteData[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[0]       ; N/A     ;
; arm:arm|WriteData[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[10]      ; N/A     ;
; arm:arm|WriteData[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[10]      ; N/A     ;
; arm:arm|WriteData[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[11]      ; N/A     ;
; arm:arm|WriteData[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[11]      ; N/A     ;
; arm:arm|WriteData[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[12]      ; N/A     ;
; arm:arm|WriteData[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[12]      ; N/A     ;
; arm:arm|WriteData[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[13]      ; N/A     ;
; arm:arm|WriteData[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[13]      ; N/A     ;
; arm:arm|WriteData[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[14]      ; N/A     ;
; arm:arm|WriteData[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[14]      ; N/A     ;
; arm:arm|WriteData[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[15]      ; N/A     ;
; arm:arm|WriteData[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[15]      ; N/A     ;
; arm:arm|WriteData[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[16]      ; N/A     ;
; arm:arm|WriteData[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[16]      ; N/A     ;
; arm:arm|WriteData[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[17]      ; N/A     ;
; arm:arm|WriteData[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[17]      ; N/A     ;
; arm:arm|WriteData[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[18]      ; N/A     ;
; arm:arm|WriteData[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[18]      ; N/A     ;
; arm:arm|WriteData[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[19]      ; N/A     ;
; arm:arm|WriteData[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[19]      ; N/A     ;
; arm:arm|WriteData[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[1]       ; N/A     ;
; arm:arm|WriteData[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[1]       ; N/A     ;
; arm:arm|WriteData[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[20]      ; N/A     ;
; arm:arm|WriteData[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[20]      ; N/A     ;
; arm:arm|WriteData[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[21]      ; N/A     ;
; arm:arm|WriteData[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[21]      ; N/A     ;
; arm:arm|WriteData[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[22]      ; N/A     ;
; arm:arm|WriteData[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[22]      ; N/A     ;
; arm:arm|WriteData[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[23]      ; N/A     ;
; arm:arm|WriteData[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[23]      ; N/A     ;
; arm:arm|WriteData[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[24]      ; N/A     ;
; arm:arm|WriteData[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[24]      ; N/A     ;
; arm:arm|WriteData[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[25]      ; N/A     ;
; arm:arm|WriteData[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[25]      ; N/A     ;
; arm:arm|WriteData[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[26]      ; N/A     ;
; arm:arm|WriteData[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[26]      ; N/A     ;
; arm:arm|WriteData[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[27]      ; N/A     ;
; arm:arm|WriteData[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[27]      ; N/A     ;
; arm:arm|WriteData[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[28]      ; N/A     ;
; arm:arm|WriteData[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[28]      ; N/A     ;
; arm:arm|WriteData[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[29]      ; N/A     ;
; arm:arm|WriteData[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[29]      ; N/A     ;
; arm:arm|WriteData[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[2]       ; N/A     ;
; arm:arm|WriteData[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[2]       ; N/A     ;
; arm:arm|WriteData[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[30]      ; N/A     ;
; arm:arm|WriteData[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[30]      ; N/A     ;
; arm:arm|WriteData[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[31]      ; N/A     ;
; arm:arm|WriteData[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[31]      ; N/A     ;
; arm:arm|WriteData[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[3]       ; N/A     ;
; arm:arm|WriteData[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[3]       ; N/A     ;
; arm:arm|WriteData[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[4]       ; N/A     ;
; arm:arm|WriteData[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[4]       ; N/A     ;
; arm:arm|WriteData[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[5]       ; N/A     ;
; arm:arm|WriteData[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[5]       ; N/A     ;
; arm:arm|WriteData[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[6]       ; N/A     ;
; arm:arm|WriteData[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[6]       ; N/A     ;
; arm:arm|WriteData[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[7]       ; N/A     ;
; arm:arm|WriteData[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[7]       ; N/A     ;
; arm:arm|WriteData[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[8]       ; N/A     ;
; arm:arm|WriteData[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[8]       ; N/A     ;
; arm:arm|WriteData[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[9]       ; N/A     ;
; arm:arm|WriteData[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arm:arm|datapath:dp|flopr:wdreg|q[9]       ; N/A     ;
; CLOCK_50              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                   ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|gnd  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
; auto_signaltap_0|vcc  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC        ; N/A     ;
+-----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 19 12:42:26 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MySPI.sv Line: 1
Info (12021): Found 15 design units, including 15 entities, in source file myarm_multicycle.sv
    Info (12023): Found entity 1: arm File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 61
    Info (12023): Found entity 2: controller File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 87
    Info (12023): Found entity 3: decode File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 119
    Info (12023): Found entity 4: mainfsm File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 166
    Info (12023): Found entity 5: condlogic File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 236
    Info (12023): Found entity 6: condcheck File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 261
    Info (12023): Found entity 7: datapath File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 293
    Info (12023): Found entity 8: mux3 File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 345
    Info (12023): Found entity 9: regfile File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 355
    Info (12023): Found entity 10: extend File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 377
    Info (12023): Found entity 11: adder File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 396
    Info (12023): Found entity 12: flopenr File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 405
    Info (12023): Found entity 13: flopr File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 417
    Info (12023): Found entity 14: mux2 File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 429
    Info (12023): Found entity 15: alu File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 439
Info (12021): Found 2 design units, including 2 entities, in source file myde0_nano.sv
    Info (12023): Found entity 1: MyDE0_Nano File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 6
    Info (12023): Found entity 2: mem File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file mytestbench.sv
    Info (12023): Found entity 1: MyTestbench File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyTestbench.sv Line: 1
Info (12127): Elaborating entity "MyDE0_Nano" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MyDE0_Nano.sv(104): object "cs_spi_rd" assigned a value but never read File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 104
Warning (10034): Output port "DRAM_ADDR" at MyDE0_Nano.sv(21) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
Warning (10034): Output port "DRAM_BA" at MyDE0_Nano.sv(22) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 22
Warning (10034): Output port "DRAM_DQM" at MyDE0_Nano.sv(28) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 28
Warning (10034): Output port "DRAM_CAS_N" at MyDE0_Nano.sv(23) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 23
Warning (10034): Output port "DRAM_CKE" at MyDE0_Nano.sv(24) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 24
Warning (10034): Output port "DRAM_CLK" at MyDE0_Nano.sv(25) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 25
Warning (10034): Output port "DRAM_CS_N" at MyDE0_Nano.sv(26) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 26
Warning (10034): Output port "DRAM_RAS_N" at MyDE0_Nano.sv(29) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 29
Warning (10034): Output port "DRAM_WE_N" at MyDE0_Nano.sv(30) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 30
Warning (10034): Output port "EPCS_ASDO" at MyDE0_Nano.sv(33) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 33
Warning (10034): Output port "EPCS_DCLK" at MyDE0_Nano.sv(35) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 35
Warning (10034): Output port "EPCS_NCSO" at MyDE0_Nano.sv(36) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 36
Warning (10034): Output port "G_SENSOR_CS_N" at MyDE0_Nano.sv(39) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 39
Warning (10034): Output port "I2C_SCLK" at MyDE0_Nano.sv(41) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 41
Warning (10034): Output port "ADC_CS_N" at MyDE0_Nano.sv(45) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 45
Warning (10034): Output port "ADC_SADDR" at MyDE0_Nano.sv(46) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 46
Warning (10034): Output port "ADC_SCLK" at MyDE0_Nano.sv(47) has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 47
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 79
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 100
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 77
Info (12128): Elaborating entity "decode" for hierarchy "arm:arm|controller:c|decode:dec" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 110
Info (12128): Elaborating entity "mainfsm" for hierarchy "arm:arm|controller:c|decode:dec|mainfsm:fsm" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 136
Info (10264): Verilog HDL Case Statement information at MyARM_MultiCycle.sv(192): all case item expressions in this case statement are onehot File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 192
Info (10264): Verilog HDL Case Statement information at MyARM_MultiCycle.sv(215): all case item expressions in this case statement are onehot File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 215
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm|controller:c|condlogic:cl" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 114
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 247
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm|controller:c|condlogic:cl|condcheck:cc" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 251
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|controller:c|condlogic:cl|flopr:condreg" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 252
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 82
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|datapath:dp|flopenr:pcreg" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 311
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:adrmux" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 314
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:datareg" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 316
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:src_a1" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 322
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm|datapath:dp|regfile:rf" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 328
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 331
Info (12128): Elaborating entity "mux3" for hierarchy "arm:arm|datapath:dp|mux3:srcamux" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 334
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 336
Warning (10230): Verilog HDL assignment warning at MyARM_MultiCycle.sv(453): truncated value with size 33 to match size of target (32) File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 453
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 101
Warning (10850): Verilog HDL warning at MyDE0_Nano.sv(150): number of words (42) in memory file does not match the number of elements in the address range [0:255] File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4e24.tdf
    Info (12023): Found entity 1: altsyncram_4e24 File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/altsyncram_4e24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf
    Info (12023): Found entity 1: cntr_uhi File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_uhi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.11.19.12:42:42 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:mem|RAM" is uninferred due to asynchronous read logic File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 147
    Info (276007): RAM logic "arm:arm|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyARM_MultiCycle.sv Line: 361
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/db/MyDE0_Nano.ram0_mem_1c3ed.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[0]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[1]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[2]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[3]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[4]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[5]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[6]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[7]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[8]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[9]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[10]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[11]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_2[12]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[2]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[18]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[20]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[33]" and its non-tri-state driver. File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_PI[1]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[9]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[11]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[15]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 42
    Warning (13040): bidirectional pin "GPIO_0_PI[0]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[2]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[3]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[4]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[5]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[6]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[7]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[8]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[10]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[12]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[14]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[16]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[17]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[18]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[19]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[20]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[21]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[22]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[23]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[24]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[25]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[26]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[27]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[28]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[29]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[30]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[31]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[32]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[33]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_2[0]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[1]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[2]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[3]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[4]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[5]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[6]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[7]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[8]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[9]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[10]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[11]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_2[12]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 51
    Warning (13010): Node "GPIO_1[0]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[1]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[2]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[3]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[4]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[5]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[6]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[7]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[8]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[9]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[10]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[11]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[12]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[13]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[14]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[15]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[16]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[17]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[18]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[19]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[20]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[21]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[22]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[23]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[24]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[25]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[26]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[27]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[28]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[29]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[30]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[31]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[33]~synth" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 25
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 26
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 29
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 30
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 33
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 35
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 36
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 39
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 41
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 45
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 46
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 237 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 34
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 40
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 48
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[0]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[1]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 61
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.sv Line: 61
Info (21057): Implemented 18108 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 17847 logic cells
    Info (21064): Implemented 102 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Fri Nov 19 12:43:09 2021
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/UCL/Q7_LELEC2531/HW7/Quartus-MultiCycle/Quartus-MultiCycle/MyDE0_Nano.map.smsg.


