
*** Running vivado
    with args -log stream_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stream_processor.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jun 23 19:26:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source stream_processor.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 524.262 ; gain = 201.398
Command: read_checkpoint -auto_incremental -incremental D:/expriment/new/axi_stream_machine/my_assignment.srcs/utils_1/imports/synth_1/stream_processor.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/expriment/new/axi_stream_machine/my_assignment.srcs/utils_1/imports/synth_1/stream_processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top stream_processor -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 51148
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 990.020 ; gain = 449.645
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'm_axis_tvalid_reg' is already declared [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:127]
INFO: [Synth 8-6826] previous declaration of 'm_axis_tvalid_reg' is from here [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:44]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'm_axis_tvalid_reg' is ignored [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:127]
INFO: [Synth 8-6157] synthesizing module 'stream_processor' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv:1]
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/sync_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'non_inter_machine' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'non_inter_machine' (0#1) [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv:22]
INFO: [Synth 8-6157] synthesizing module 'inter_machine' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'inter_machine' (0#1) [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:264]
INFO: [Synth 8-6155] done synthesizing module 'stream_processor' (0#1) [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:4]
WARNING: [Synth 8-6014] Unused sequential element first_a_reg was removed.  [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/non_inter_machine.sv:88]
WARNING: [Synth 8-87] always_comb on 'inter_buffer_has_data_reg' did not result in combinational logic [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv:63]
WARNING: [Synth 8-6014] Unused sequential element ch0_stop_reg was removed.  [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:328]
WARNING: [Synth 8-6014] Unused sequential element ch1_stop_reg was removed.  [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/stream_processor.sv:329]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1117.945 ; gain = 577.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1117.945 ; gain = 577.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1117.945 ; gain = 577.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'data_wrt_reg_sel_reg' in module 'non_inter_machine'
INFO: [Synth 8-802] inferred FSM for state register 'switch_select_reg' in module 'non_inter_machine'
INFO: [Synth 8-802] inferred FSM for state register 'data_wrt_reg_sel_reg' in module 'inter_machine'
INFO: [Synth 8-802] inferred FSM for state register 'switch_select_reg' in module 'inter_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STATE_0 |                         00000001 |                             0001
                 STATE_1 |                         00000010 |                             0010
                 STATE_2 |                         00000100 |                             0011
                 STATE_3 |                         00001000 |                             0100
                 STATE_4 |                         00010000 |                             0101
                 STATE_5 |                         00100000 |                             0110
                 STATE_6 |                         01000000 |                             0111
                 STATE_7 |                         10000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_wrt_reg_sel_reg' using encoding 'one-hot' in module 'non_inter_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            MUX_BUFFER_1 |                               00 |                             0000
            MUX_BUFFER_2 |                               01 |                             0010
            MUX_BUFFER_3 |                               10 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_select_reg' using encoding 'sequential' in module 'non_inter_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 STATE_0 |                               00 |                             0001
                 STATE_1 |                               01 |                             0010
                 STATE_2 |                               10 |                             0011
                 STATE_3 |                               11 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_wrt_reg_sel_reg' using encoding 'sequential' in module 'inter_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            MUX_BUFFER_1 |                               00 |                             0000
            MUX_BUFFER_2 |                               01 |                             0010
            MUX_BUFFER_3 |                               10 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_select_reg' using encoding 'sequential' in module 'inter_machine'
WARNING: [Synth 8-327] inferring latch for variable 'inter_buffer_has_data_reg' [D:/expriment/new/axi_stream_machine/my_assignment.srcs/sources_1/new/inter_machine.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1128.766 ; gain = 588.391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 76    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---RAMs : 
	               6K Bit	(256 X 25 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 9     
	   2 Input   48 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 38    
	   2 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 24    
	   4 Input    8 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 25    
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 26    
	   8 Input    1 Bit        Muxes := 36    
	   2 Input    1 Bit        Muxes := 74    
	   4 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_inter_machine/inter_buffer_has_data_reg) is unused and will be removed from module stream_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+
|stream_processor | sync_fifo[0].fifo_inst/mem_reg | Implied   | 256 x 25             | RAM64M x 36  | 
|stream_processor | sync_fifo[1].fifo_inst/mem_reg | Implied   | 256 x 25             | RAM64M x 36  | 
+-----------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+--------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+
|stream_processor | sync_fifo[0].fifo_inst/mem_reg | Implied   | 256 x 25             | RAM64M x 36  | 
|stream_processor | sync_fifo[1].fifo_inst/mem_reg | Implied   | 256 x 25             | RAM64M x 36  | 
+-----------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |    11|
|4     |LUT2     |   411|
|5     |LUT3     |    30|
|6     |LUT4     |    68|
|7     |LUT5     |   243|
|8     |LUT6     |   223|
|9     |RAM64M   |    64|
|10    |RAM64X1D |     8|
|11    |FDCE     |   885|
|12    |FDPE     |     3|
|13    |FDRE     |    50|
|14    |IBUF     |    56|
|15    |OBUF     |    69|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |  2126|
|2     |  \sync_fifo[0].fifo_inst  |sync_fifo           |   145|
|3     |  \sync_fifo[1].fifo_inst  |sync_fifo_0         |   144|
|4     |  u_inter_machine          |inter_machine       |   393|
|5     |  u_non_inter_machine_1    |non_inter_machine   |   479|
|6     |  u_non_inter_machine_2    |non_inter_machine_1 |   480|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1351.414 ; gain = 811.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1351.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1437.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

Synth Design complete | Checksum: 4a7ba4a1
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1437.746 ; gain = 904.543
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1437.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/expriment/new/axi_stream_machine/my_assignment.runs/synth_1/stream_processor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file stream_processor_utilization_synth.rpt -pb stream_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 19:28:12 2025...
