;  Generated by PSoC Designer 5.4.3191
;
; CHANNELA_IN address and mask equates
CHANNELA_IN_Data_ADDR:	equ	0h
CHANNELA_IN_DriveMode_0_ADDR:	equ	100h
CHANNELA_IN_DriveMode_1_ADDR:	equ	101h
CHANNELA_IN_DriveMode_2_ADDR:	equ	3h
CHANNELA_IN_GlobalSelect_ADDR:	equ	2h
CHANNELA_IN_IntCtrl_0_ADDR:	equ	102h
CHANNELA_IN_IntCtrl_1_ADDR:	equ	103h
CHANNELA_IN_IntEn_ADDR:	equ	1h
CHANNELA_IN_MASK:	equ	2h
; PGA_OUT address and mask equates
PGA_OUT_Data_ADDR:	equ	0h
PGA_OUT_DriveMode_0_ADDR:	equ	100h
PGA_OUT_DriveMode_1_ADDR:	equ	101h
PGA_OUT_DriveMode_2_ADDR:	equ	3h
PGA_OUT_GlobalSelect_ADDR:	equ	2h
PGA_OUT_IntCtrl_0_ADDR:	equ	102h
PGA_OUT_IntCtrl_1_ADDR:	equ	103h
PGA_OUT_IntEn_ADDR:	equ	1h
PGA_OUT_MASK:	equ	8h
; DAC8B_OUT address and mask equates
DAC8B_OUT_Data_ADDR:	equ	0h
DAC8B_OUT_DriveMode_0_ADDR:	equ	100h
DAC8B_OUT_DriveMode_1_ADDR:	equ	101h
DAC8B_OUT_DriveMode_2_ADDR:	equ	3h
DAC8B_OUT_GlobalSelect_ADDR:	equ	2h
DAC8B_OUT_IntCtrl_0_ADDR:	equ	102h
DAC8B_OUT_IntCtrl_1_ADDR:	equ	103h
DAC8B_OUT_IntEn_ADDR:	equ	1h
DAC8B_OUT_MASK:	equ	10h
; DAC8A_OUT address and mask equates
DAC8A_OUT_Data_ADDR:	equ	0h
DAC8A_OUT_DriveMode_0_ADDR:	equ	100h
DAC8A_OUT_DriveMode_1_ADDR:	equ	101h
DAC8A_OUT_DriveMode_2_ADDR:	equ	3h
DAC8A_OUT_GlobalSelect_ADDR:	equ	2h
DAC8A_OUT_IntCtrl_0_ADDR:	equ	102h
DAC8A_OUT_IntCtrl_1_ADDR:	equ	103h
DAC8A_OUT_IntEn_ADDR:	equ	1h
DAC8A_OUT_MASK:	equ	20h
; CHANNELB_IN address and mask equates
CHANNELB_IN_Data_ADDR:	equ	0h
CHANNELB_IN_DriveMode_0_ADDR:	equ	100h
CHANNELB_IN_DriveMode_1_ADDR:	equ	101h
CHANNELB_IN_DriveMode_2_ADDR:	equ	3h
CHANNELB_IN_GlobalSelect_ADDR:	equ	2h
CHANNELB_IN_IntCtrl_0_ADDR:	equ	102h
CHANNELB_IN_IntCtrl_1_ADDR:	equ	103h
CHANNELB_IN_IntEn_ADDR:	equ	1h
CHANNELB_IN_MASK:	equ	80h
; ADCPWM_OUT address and mask equates
ADCPWM_OUT_Data_ADDR:	equ	4h
ADCPWM_OUT_DriveMode_0_ADDR:	equ	104h
ADCPWM_OUT_DriveMode_1_ADDR:	equ	105h
ADCPWM_OUT_DriveMode_2_ADDR:	equ	7h
ADCPWM_OUT_GlobalSelect_ADDR:	equ	6h
ADCPWM_OUT_IntCtrl_0_ADDR:	equ	106h
ADCPWM_OUT_IntCtrl_1_ADDR:	equ	107h
ADCPWM_OUT_IntEn_ADDR:	equ	5h
ADCPWM_OUT_MASK:	equ	1h
; TRIGGER address and mask equates
TRIGGER_Data_ADDR:	equ	4h
TRIGGER_DriveMode_0_ADDR:	equ	104h
TRIGGER_DriveMode_1_ADDR:	equ	105h
TRIGGER_DriveMode_2_ADDR:	equ	7h
TRIGGER_GlobalSelect_ADDR:	equ	6h
TRIGGER_IntCtrl_0_ADDR:	equ	106h
TRIGGER_IntCtrl_1_ADDR:	equ	107h
TRIGGER_IntEn_ADDR:	equ	5h
TRIGGER_MASK:	equ	2h
; nCS address and mask equates
nCS_Data_ADDR:	equ	4h
nCS_DriveMode_0_ADDR:	equ	104h
nCS_DriveMode_1_ADDR:	equ	105h
nCS_DriveMode_2_ADDR:	equ	7h
nCS_GlobalSelect_ADDR:	equ	6h
nCS_IntCtrl_0_ADDR:	equ	106h
nCS_IntCtrl_1_ADDR:	equ	107h
nCS_IntEn_ADDR:	equ	5h
nCS_MASK:	equ	4h
; SCLK address and mask equates
SCLK_Data_ADDR:	equ	4h
SCLK_DriveMode_0_ADDR:	equ	104h
SCLK_DriveMode_1_ADDR:	equ	105h
SCLK_DriveMode_2_ADDR:	equ	7h
SCLK_GlobalSelect_ADDR:	equ	6h
SCLK_IntCtrl_0_ADDR:	equ	106h
SCLK_IntCtrl_1_ADDR:	equ	107h
SCLK_IntEn_ADDR:	equ	5h
SCLK_MASK:	equ	8h
; MOSI address and mask equates
MOSI_Data_ADDR:	equ	4h
MOSI_DriveMode_0_ADDR:	equ	104h
MOSI_DriveMode_1_ADDR:	equ	105h
MOSI_DriveMode_2_ADDR:	equ	7h
MOSI_GlobalSelect_ADDR:	equ	6h
MOSI_IntCtrl_0_ADDR:	equ	106h
MOSI_IntCtrl_1_ADDR:	equ	107h
MOSI_IntEn_ADDR:	equ	5h
MOSI_MASK:	equ	10h
; MISO address and mask equates
MISO_Data_ADDR:	equ	4h
MISO_DriveMode_0_ADDR:	equ	104h
MISO_DriveMode_1_ADDR:	equ	105h
MISO_DriveMode_2_ADDR:	equ	7h
MISO_GlobalSelect_ADDR:	equ	6h
MISO_IntCtrl_0_ADDR:	equ	106h
MISO_IntCtrl_1_ADDR:	equ	107h
MISO_IntEn_ADDR:	equ	5h
MISO_MASK:	equ	20h
; RX_IN address and mask equates
RX_IN_Data_ADDR:	equ	4h
RX_IN_DriveMode_0_ADDR:	equ	104h
RX_IN_DriveMode_1_ADDR:	equ	105h
RX_IN_DriveMode_2_ADDR:	equ	7h
RX_IN_GlobalSelect_ADDR:	equ	6h
RX_IN_IntCtrl_0_ADDR:	equ	106h
RX_IN_IntCtrl_1_ADDR:	equ	107h
RX_IN_IntEn_ADDR:	equ	5h
RX_IN_MASK:	equ	40h
; DACUPDATE_OUT address and mask equates
DACUPDATE_OUT_Data_ADDR:	equ	4h
DACUPDATE_OUT_DriveMode_0_ADDR:	equ	104h
DACUPDATE_OUT_DriveMode_1_ADDR:	equ	105h
DACUPDATE_OUT_DriveMode_2_ADDR:	equ	7h
DACUPDATE_OUT_GlobalSelect_ADDR:	equ	6h
DACUPDATE_OUT_IntCtrl_0_ADDR:	equ	106h
DACUPDATE_OUT_IntCtrl_1_ADDR:	equ	107h
DACUPDATE_OUT_IntEn_ADDR:	equ	5h
DACUPDATE_OUT_MASK:	equ	80h
; LCDD4 address and mask equates
LCDD4_Data_ADDR:	equ	8h
LCDD4_DriveMode_0_ADDR:	equ	108h
LCDD4_DriveMode_1_ADDR:	equ	109h
LCDD4_DriveMode_2_ADDR:	equ	bh
LCDD4_GlobalSelect_ADDR:	equ	ah
LCDD4_IntCtrl_0_ADDR:	equ	10ah
LCDD4_IntCtrl_1_ADDR:	equ	10bh
LCDD4_IntEn_ADDR:	equ	9h
LCDD4_MASK:	equ	1h
; LCDD4_Data access macros
;   GetLCDD4_Data macro, return in a
macro GetLCDD4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCDD4_Data macro
macro SetLCDD4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_Data macro
macro ClearLCDD4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_0 access macros
;   GetLCDD4_DriveMode_0 macro, return in a
macro GetLCDD4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_0 macro
macro SetLCDD4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_0 macro
macro ClearLCDD4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_1 access macros
;   GetLCDD4_DriveMode_1 macro, return in a
macro GetLCDD4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_1 macro
macro SetLCDD4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_1 macro
macro ClearLCDD4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD5 address and mask equates
LCDD5_Data_ADDR:	equ	8h
LCDD5_DriveMode_0_ADDR:	equ	108h
LCDD5_DriveMode_1_ADDR:	equ	109h
LCDD5_DriveMode_2_ADDR:	equ	bh
LCDD5_GlobalSelect_ADDR:	equ	ah
LCDD5_IntCtrl_0_ADDR:	equ	10ah
LCDD5_IntCtrl_1_ADDR:	equ	10bh
LCDD5_IntEn_ADDR:	equ	9h
LCDD5_MASK:	equ	2h
; LCDD5_Data access macros
;   GetLCDD5_Data macro, return in a
macro GetLCDD5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCDD5_Data macro
macro SetLCDD5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_Data macro
macro ClearLCDD5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_0 access macros
;   GetLCDD5_DriveMode_0 macro, return in a
macro GetLCDD5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_0 macro
macro SetLCDD5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_0 macro
macro ClearLCDD5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_1 access macros
;   GetLCDD5_DriveMode_1 macro, return in a
macro GetLCDD5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_1 macro
macro SetLCDD5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_1 macro
macro ClearLCDD5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD6 address and mask equates
LCDD6_Data_ADDR:	equ	8h
LCDD6_DriveMode_0_ADDR:	equ	108h
LCDD6_DriveMode_1_ADDR:	equ	109h
LCDD6_DriveMode_2_ADDR:	equ	bh
LCDD6_GlobalSelect_ADDR:	equ	ah
LCDD6_IntCtrl_0_ADDR:	equ	10ah
LCDD6_IntCtrl_1_ADDR:	equ	10bh
LCDD6_IntEn_ADDR:	equ	9h
LCDD6_MASK:	equ	4h
; LCDD6_Data access macros
;   GetLCDD6_Data macro, return in a
macro GetLCDD6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCDD6_Data macro
macro SetLCDD6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_Data macro
macro ClearLCDD6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_0 access macros
;   GetLCDD6_DriveMode_0 macro, return in a
macro GetLCDD6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_0 macro
macro SetLCDD6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_0 macro
macro ClearLCDD6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_1 access macros
;   GetLCDD6_DriveMode_1 macro, return in a
macro GetLCDD6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_1 macro
macro SetLCDD6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_1 macro
macro ClearLCDD6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD7 address and mask equates
LCDD7_Data_ADDR:	equ	8h
LCDD7_DriveMode_0_ADDR:	equ	108h
LCDD7_DriveMode_1_ADDR:	equ	109h
LCDD7_DriveMode_2_ADDR:	equ	bh
LCDD7_GlobalSelect_ADDR:	equ	ah
LCDD7_IntCtrl_0_ADDR:	equ	10ah
LCDD7_IntCtrl_1_ADDR:	equ	10bh
LCDD7_IntEn_ADDR:	equ	9h
LCDD7_MASK:	equ	8h
; LCDD7_Data access macros
;   GetLCDD7_Data macro, return in a
macro GetLCDD7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCDD7_Data macro
macro SetLCDD7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_Data macro
macro ClearLCDD7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_0 access macros
;   GetLCDD7_DriveMode_0 macro, return in a
macro GetLCDD7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_0 macro
macro SetLCDD7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_0 macro
macro ClearLCDD7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_1 access macros
;   GetLCDD7_DriveMode_1 macro, return in a
macro GetLCDD7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_1 macro
macro SetLCDD7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_1 macro
macro ClearLCDD7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDE address and mask equates
LCDE_Data_ADDR:	equ	8h
LCDE_DriveMode_0_ADDR:	equ	108h
LCDE_DriveMode_1_ADDR:	equ	109h
LCDE_DriveMode_2_ADDR:	equ	bh
LCDE_GlobalSelect_ADDR:	equ	ah
LCDE_IntCtrl_0_ADDR:	equ	10ah
LCDE_IntCtrl_1_ADDR:	equ	10bh
LCDE_IntEn_ADDR:	equ	9h
LCDE_MASK:	equ	10h
; LCDE_Data access macros
;   GetLCDE_Data macro, return in a
macro GetLCDE_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCDE_Data macro
macro SetLCDE_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_Data macro
macro ClearLCDE_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_0 access macros
;   GetLCDE_DriveMode_0 macro, return in a
macro GetLCDE_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_0 macro
macro SetLCDE_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_0 macro
macro ClearLCDE_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_1 access macros
;   GetLCDE_DriveMode_1 macro, return in a
macro GetLCDE_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_1 macro
macro SetLCDE_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_1 macro
macro ClearLCDE_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDRS address and mask equates
LCDRS_Data_ADDR:	equ	8h
LCDRS_DriveMode_0_ADDR:	equ	108h
LCDRS_DriveMode_1_ADDR:	equ	109h
LCDRS_DriveMode_2_ADDR:	equ	bh
LCDRS_GlobalSelect_ADDR:	equ	ah
LCDRS_IntCtrl_0_ADDR:	equ	10ah
LCDRS_IntCtrl_1_ADDR:	equ	10bh
LCDRS_IntEn_ADDR:	equ	9h
LCDRS_MASK:	equ	20h
; LCDRS_Data access macros
;   GetLCDRS_Data macro, return in a
macro GetLCDRS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCDRS_Data macro
macro SetLCDRS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_Data macro
macro ClearLCDRS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_0 access macros
;   GetLCDRS_DriveMode_0 macro, return in a
macro GetLCDRS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_0 macro
macro SetLCDRS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_0 macro
macro ClearLCDRS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_1 access macros
;   GetLCDRS_DriveMode_1 macro, return in a
macro GetLCDRS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_1 macro
macro SetLCDRS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_1 macro
macro ClearLCDRS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRW address and mask equates
LCDRW_Data_ADDR:	equ	8h
LCDRW_DriveMode_0_ADDR:	equ	108h
LCDRW_DriveMode_1_ADDR:	equ	109h
LCDRW_DriveMode_2_ADDR:	equ	bh
LCDRW_GlobalSelect_ADDR:	equ	ah
LCDRW_IntCtrl_0_ADDR:	equ	10ah
LCDRW_IntCtrl_1_ADDR:	equ	10bh
LCDRW_IntEn_ADDR:	equ	9h
LCDRW_MASK:	equ	40h
; LCDRW_Data access macros
;   GetLCDRW_Data macro, return in a
macro GetLCDRW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCDRW_Data macro
macro SetLCDRW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_Data macro
macro ClearLCDRW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_0 access macros
;   GetLCDRW_DriveMode_0 macro, return in a
macro GetLCDRW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_0 macro
macro SetLCDRW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_0 macro
macro ClearLCDRW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_1 access macros
;   GetLCDRW_DriveMode_1 macro, return in a
macro GetLCDRW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_1 macro
macro SetLCDRW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_1 macro
macro ClearLCDRW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; TX_OUT address and mask equates
TX_OUT_Data_ADDR:	equ	8h
TX_OUT_DriveMode_0_ADDR:	equ	108h
TX_OUT_DriveMode_1_ADDR:	equ	109h
TX_OUT_DriveMode_2_ADDR:	equ	bh
TX_OUT_GlobalSelect_ADDR:	equ	ah
TX_OUT_IntCtrl_0_ADDR:	equ	10ah
TX_OUT_IntCtrl_1_ADDR:	equ	10bh
TX_OUT_IntEn_ADDR:	equ	9h
TX_OUT_MASK:	equ	80h
; TX_OUT_Data access macros
;   GetTX_OUT_Data macro, return in a
macro GetTX_OUT_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetTX_OUT_Data macro
macro SetTX_OUT_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm
;   ClearTX_OUT_Data macro
macro ClearTX_OUT_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm

; TX_OUT_DriveMode_0 access macros
;   GetTX_OUT_DriveMode_0 macro, return in a
macro GetTX_OUT_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 80h
endm
;   SetTX_OUT_DriveMode_0 macro
macro SetTX_OUT_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm
;   ClearTX_OUT_DriveMode_0 macro
macro ClearTX_OUT_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm

; TX_OUT_DriveMode_1 access macros
;   GetTX_OUT_DriveMode_1 macro, return in a
macro GetTX_OUT_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 80h
endm
;   SetTX_OUT_DriveMode_1 macro
macro SetTX_OUT_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm
;   ClearTX_OUT_DriveMode_1 macro
macro ClearTX_OUT_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[TX_OUT_Data_ADDR], a
endm

