<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <link rel="icon" href="images/favicon.ico">
    <link rel="stylesheet" href="css/html5reset.css">
    <link rel="stylesheet" href="css/style.css">
    <title>Portfolio</title>
</head>
<body>
    <header>
            <h1>Portfolio</h1>
            <h2>Shenyi Wang</h2>
    </header>
    <nav>
        <table class="nav_config">
            <tbody>
                <tr>
                    <td>
                        <a href="index.html">Home</a>
                        |
                        <a href="education.html">Education</a>
                        |
                        <b>Work</b>
                        |
                        <a href="life.html">Life</a>
                    </td>
                </tr>
            </tbody>
        </table>
    </nav>
    <hr>
    <main>
<!--        <h2>Work Experience</h2>-->
        <figure>
            <img src="images/logo.png" width="322" alt="ValiantSec Logo" />
            <figcaption>ValiantSec Company</figcaption>
        </figure>

        <p>Part of the EDA team which is responsible for developing an HDL front-end compiler that checks whether
            given designs obey a given industry standard (e.g. GB/T 37979-2019 standard for VHDL). </p>
        <p>Established mappings among stages from source code to netlists to enable back-tracing of logic synthesis.</p>
        <p>Implemented VHDL code style checking rules based on GB/T 37979-2019 standard.</p>
    </main>
    <footer>
        &copy; 2022 by Shenyi Wang
    </footer>
</body>
</html>