$date
	Sun Oct 23 01:31:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#134053
b1110 !
1"
#134054
b1110 &
b1110 %
1$
#134055
0"
#134058
b111 &
b111 %
#134062
b10110 &
b10110 %
#134066
b1011 &
b1011 %
#134070
b100010 &
b100010 %
#134074
b10001 &
b10001 %
#134078
b110100 &
b110100 %
#134082
b11010 &
b11010 %
#134086
b1101 &
b1101 %
#134090
b101000 &
b101000 %
#134094
b10100 &
b10100 %
#134098
b1010 &
b1010 %
#134102
b101 &
b101 %
#134106
b10000 &
b10000 %
#134110
b1000 &
b1000 %
#134114
b100 &
b100 %
#134118
b10 &
b10 %
#134122
b1 &
b1 %
1#
#134126
b0 &
0#
b0 %
0$
#1128689
b1101 !
1"
#1128690
b1101 &
b1101 %
1$
#1128691
0"
#1128694
b101000 &
b101000 %
#1128698
b10100 &
b10100 %
#1128702
b1010 &
b1010 %
#1128706
b101 &
b101 %
#1128710
b10000 &
b10000 %
#1128714
b1000 &
b1000 %
#1128718
b100 &
b100 %
#1128722
b10 &
b10 %
#1128726
b1 &
1#
b1 %
#1128730
b0 &
b0 %
0#
0$
#2189802
b1 &
b1 %
1$
b1 !
1"
#2189803
0"
#2189806
1#
#2189810
b0 &
b0 %
0#
0$
#4500012
