# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252478  1622547941   497092118  1621981967           0 "../include/rv32i-defines.v"
S     11112 10252479  1622547934   701307294  1621981967           0 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 14336200  1623060586   902990473  1623009182           0 "config.vlt"
S    148970 14336262  1623060595   378721060  1623011443           0 "ice40_cells_sim.v"
S      1997 14336231  1623061979   470722380  1621336664           0 "improved_verilog/CSR.v"
S      1799 14336207  1623060617   958003346  1621336664           0 "improved_verilog/adder.v"
S      3871 14336214  1623060619    81967619  1623049771           0 "improved_verilog/adder_dsp.v"
S      7610 14336221  1623060620    49936851  1623049771           0 "improved_verilog/alu.v"
S      6305 14336301  1623060625   457764952  1621336664           0 "improved_verilog/alu_control.v"
S      2056 14336251  1623060624   309801444  1621336664           0 "improved_verilog/branch_decide.v"
S      4152 14336233  1623060621   653885867  1623049771           0 "improved_verilog/branch_predictor.v"
S      1319 14336241  1623062971   218523653  1623060720           0 "improved_verilog/config.v"
S      2665 14336245  1623060623   249835137  1621336664           0 "improved_verilog/control_unit.v"
S     13161 14336218  1623060833   307158041  1623060833   307158041 "improved_verilog/cpu.v"
S      2268 14336253  1623060624   525794577  1622046780           0 "improved_verilog/dataMem_mask_gen.v"
S      9569 14336229  1623060621    85903921  1623007992           0 "improved_verilog/data_mem.v"
S      2928 14336227  1623060620   777913711  1621848265           0 "improved_verilog/forwarding_unit.v"
S      2303 14336255  1623060624   857784024  1621336664           0 "improved_verilog/imm_gen.v"
S     19665 14336257  1623063080   758984259  1623063080   758984259 "improved_verilog/instruction_RAM_mem_3.v"
S      2556 14336212  1623060618   809976265  1623049771           0 "improved_verilog/instruction_mem.v"
S      1707 14336223  1623060620   273929731  1621336664           0 "improved_verilog/mux2to1.v"
S      3005 14336246  1623060623   573824838  1622391434           0 "improved_verilog/one_bit_branch_predictor.v"
S      3959 14336249  1623060624    13810853  1623049771           0 "improved_verilog/pipeline_registers.v"
S      2178 14336216  1623060619   365958592  1622905113           0 "improved_verilog/program_counter.v"
S      3124 14336248  1623060623   729819880  1621336664           0 "improved_verilog/register_file.v"
S      2559 14336210  1623060618   525985292  1622404776           0 "improved_verilog/static_branch_predictor.v"
S      3852 14336239  1623060622   465860057  1623011443           0 "improved_verilog/subtractor_dsp.v"
S      3154 14336225  1623060960   411117653  1623060960   411117653 "improved_verilog/two_bit_branch_predictor.v"
S       831 14336270  1623060885   545497494  1623060884           0 "required_modules.txt"
S      2701 14336299  1623062977   202330116  1623060927           0 "toplevel_sim.v"
T    634190 14336279  1623063084   778854506  1623063084   778854506 "verilator_sim/Vtop_sim.cpp"
T     15101 14336290  1623063084   750855409  1623063084   750855409 "verilator_sim/Vtop_sim.h"
T      1815 14336297  1623063084   782854376  1623063084   782854376 "verilator_sim/Vtop_sim.mk"
T       576 14336278  1623063084   726856184  1623063084   726856184 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 14336288  1623063084   726856184  1623063084   726856184 "verilator_sim/Vtop_sim__Syms.h"
T     98471 14336284  1623063084   742855668  1623063084   742855668 "verilator_sim/Vtop_sim__Trace.cpp"
T    197201 14336295  1623063084   742855668  1623063084   742855668 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1234 14336275  1623063084   782854376  1623063084   782854376 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623063084   782854376  1623063084   782854376 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 14336291  1623063084   782854376  1623063084   782854376 "verilator_sim/Vtop_sim_classes.mk"
