/**
 * \file IfxCpu.c
 * \brief CPU  basic functionality
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2025 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxCpu.h"

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

boolean IfxCpu_acquireMutex(IfxCpu_mutexLock *lock)
{
    boolean         retVal;
    volatile uint32 spinLockVal;

    retVal      = FALSE;

    spinLockVal = 1UL;
    spinLockVal =
        (uint32)__cmpAndSwap(((unsigned int *)lock), spinLockVal, 0);

    /* Check if the SpinLock WAS set before the attempt to acquire spinlock */
    if (spinLockVal == 0)
    {
        retVal = TRUE;
    }

    return retVal;
}


void IfxCpu_disableOverlayBlock(IfxCpu_ResourceCpu cpu, uint16 overlayBlock)
{
    /* TODO, Update once more information is available
     * Ifx_CPU *ovcSfrBase = NULL_PTR;
     *
     * Ifx_SCU_OVCCON ovccon;
     * Ifx_SCU_OVCENABLE ovcenable;
     * uint16 safetyWdtPw = IfxScuWdt_getSafetyWatchdogPassword();
     * IfxScuWdt_clearSafetyEndinit(safetyWdtPw);
     * ovccon.U = MODULE_SCU.OVCCON.U;
     * ovcenable.U = MODULE_SCU.OVCENABLE.U;
     *
     *
     * // Disable Overlay in SCU
     * switch (cpu)
     * {
     * case IfxCpu_ResourceCpu_1:
     * ovcSfrBase        = &MODULE_CPU1;
     * ovcenable.B.OVEN1 = 0;
     * ovccon.B.CSEL1 = 0;
     * break;
     *
     * case IfxCpu_ResourceCpu_2:
     * ovcSfrBase        = &MODULE_CPU2;
     * ovcenable.B.OVEN2 = 0;
     * ovccon.B.CSEL2 = 0;
     * break;
     *
     * case IfxCpu_ResourceCpu_3:
     *  ovcSfrBase = &MODULE_CPU3;
     * ovcenable.B.OVEN3 = 0;
     *  ovccon.B.CSEL3 = 0;
     *  break;
     * case IfxCpu_ResourceCpu_4:
     *  ovcSfrBase        = &MODULE_CPU4;
     *  ovcenable.B.OVEN4 = 0;
     *  ovccon.B.CSEL4    = 0;
     *  break;
     * case IfxCpu_ResourceCpu_5:
     *  ovcSfrBase        = &MODULE_CPU5;
     *  ovcenable.B.OVEN5 = 0;
     *  ovccon.B.CSEL5    = 0;
     *  break;
     * default:
     *  ovcSfrBase        = &MODULE_CPU0;
     *  ovcenable.B.OVEN0 = 0;
     *  ovccon.B.CSEL0    = 0;
     *  break;
     * }
     * ovccon.B.OVSTP = 1;
     * ovccon.B.DCINVAL = 1;
     * MODULE_SCU.OVCCON.U = ovccon.U;
     * MODULE_SCU.OVCENABLE.U = ovcenable.U;
     * IfxScuWdt_setSafetyEndinit(safetyWdtPw);
     *
     * ovcSfrBase->BLK[overlayBlock].RABR.U = 0;
     * ovcSfrBase->BLK[overlayBlock].OTAR.U = 0 ;
     * ovcSfrBase->BLK[overlayBlock].OMASK.U = 0;*/
}


void IfxCpu_enableOverlayBlock(IfxCpu_ResourceCpu cpu, uint16 overlayBlock, IfxCpu_OverlayMemorySelect overlayMemorySelect, IfxCpu_OverlayAddressMask overlayAddressMask, uint32 targetBaseAddress, uint32 overlayBaseAddress)
{
    /* TODO, Update once more information is available
     * Ifx_CPU *ovcSfrBase = NULL_PTR;
     *
     * switch (cpu)
     * {
     * case IfxCpu_ResourceCpu_1:
     *  ovcSfrBase = &MODULE_CPU1;
     *  break;
     *
     * case IfxCpu_ResourceCpu_2:
     *  ovcSfrBase = &MODULE_CPU2;
     *  break;
     *
     * case IfxCpu_ResourceCpu_3:
     *  ovcSfrBase = &MODULE_CPU3;
     *  break;
     *
     * case IfxCpu_ResourceCpu_4:
     *  ovcSfrBase = &MODULE_CPU4;
     *  break;
     * case IfxCpu_ResourceCpu_5:
     *  ovcSfrBase = &MODULE_CPU5;
     *  break;
     * default:
     *  ovcSfrBase = &MODULE_CPU0;
     *  break;
     * }
     *
     * // Select overlay Block
     * ovcSfrBase->OSEL.U |= 1 << overlayBlock;
     *
     * // Configure ovcBlock
     *
     * Ifx_CPU_BLK_RABR rabr;
     * Ifx_CPU_BLK_OTAR otar;
     *
     * rabr.U = 0;
     * rabr.B.OMEM = overlayMemorySelect;
     * rabr.B.OBASE = overlayBaseAddress >> 5U;
     *
     * otar.U = 0;
     * otar.B.TBASE = targetBaseAddress >> 5U;
     *
     * ovcSfrBase->BLK[overlayBlock].RABR.U = rabr.U;
     * ovcSfrBase->BLK[overlayBlock].OTAR.U = otar.U ;
     * ovcSfrBase->BLK[overlayBlock].OMASK.U = ((overlayAddressMask << 5U) & 0x0001FFE0);
     *
     * // Enable Overlay in SCU
     * uint16 safetyWdtPw = IfxScuWdt_getSafetyWatchdogPassword();
     * IfxScuWdt_clearSafetyEndinit(safetyWdtPw);
     * Ifx_SCU_OVCCON ovccon;
     * ovccon.U = MODULE_SCU.OVCCON.U;
     *
     *
     * switch (cpu)
     * {
     * case IfxCpu_ResourceCpu_1:
     * MODULE_SCU.OVCENABLE.B.OVEN1 = 1;
     * ovccon.B.CSEL1 = 1;
     * break;
     *
     * case IfxCpu_ResourceCpu_2:
     * MODULE_SCU.OVCENABLE.B.OVEN2 = 1;
     * ovccon.B.CSEL2 = 1;
     * break;
     *
     * case IfxCpu_ResourceCpu_3:
     * MODULE_SCU.OVCENABLE.B.OVEN3 = 1;
     * ovccon.B.CSEL3 = 1;
     * break;
     *
     * case IfxCpu_ResourceCpu_4:
     * MODULE_SCU.OVCENABLE.B.OVEN4 = 1;
     * ovccon.B.CSEL4 = 1;
     * break;
     * case IfxCpu_ResourceCpu_5:
     * MODULE_SCU.OVCENABLE.B.OVEN5 = 1;
     * ovccon.B.CSEL5 = 1;
     * break;
     *
     *
     * default:
     * MODULE_SCU.OVCENABLE.B.OVEN0 = 1;
     * ovccon.B.CSEL0 = 1;
     * break;
     * }
     *
     *
     * ovccon.B.OVSTRT = 1;
     * MODULE_SCU.OVCCON.U = ovccon.U;
     * IfxScuWdt_setSafetyEndinit(safetyWdtPw);*/
}


IfxCpu_ResourceCpu IfxCpu_getIndex(Ifx_CPU *cpu)
{
    IfxCpu_ResourceCpu result;
    uint32             index;
    result = IfxCpu_ResourceCpu_none;

    for (index = 0; index < IFXCPU_NUM_MODULES; index++)
    {
        if (IfxCpu_cfg_indexMap[index].module == cpu)
        {
            result = (IfxCpu_ResourceCpu)IfxCpu_cfg_indexMap[index].index;
            break;
        }
    }

    return result;
}


uint32 IfxCpu_getRandomValue(uint32 *seed)
{
    /*************************************************************************
     * the choice of a and m is important for a long period of the LCG
     * with a =  279470273 and
     *       m = 4294967291
     * a maximum period of 2^32-5 is given
     * values for a:
     * 0x5EB0A82F = 1588635695
     * 0x48E7211F = 1223106847
     * 0x10a860c1 =  279470273
     ***************************************************************************/
    uint32 x = *seed;

    /* a seed of 0 is not allowed, and therefore will be changed to a valid value */
    if (x == 0)
    {
        x = 42;
    }

    uint32 a = 0x10a860c1;  // 279470273
    uint32 m = 0xfffffffb;  // 4294967291
    uint32 result;

    //__asm(a,m,x,tmp1,tmp2              );
    //EhEl = a * x;
    //result = e14 %  m;
    // %0 result
    // %1 a
    // %2 x
    // %3 m
    result = IfxCpu_getRandomVal(a, x, m);

    *seed  = result; // to simplify seed passing

    return result;
}


uint32 IfxCpu_getRandomValueWithinRange(uint32 *seed, uint32 min, uint32 max)
{
    uint32 new_value = IfxCpu_getRandomValue(seed);

    /* swap min/max if required */
    if (min > max)
    {
        unsigned swap = max;
        max = min;
        min = swap;
    }

    /* special case */
    if ((min == 0) && (max == 0xffffffff))
    {
        return new_value;
    }

    /* return value within range */
    return (new_value % (max - min + 1)) + min;
}


void IfxCpu_releaseMutex(IfxCpu_mutexLock *lock)
{
    /*Reset the SpinLock*/
    *lock = 0;
}


void IfxCpu_resetSpinLock(IfxCpu_spinLock *lock)
{
    /*Reset the SpinLock*/
    *lock = 0;
}


boolean IfxCpu_setProgramCounter(Ifx_CPU *cpu, uint32 programCounter)
{
    boolean retVal = TRUE;

    /* Set the PC
     * Workaround Since the IfxCpu_regdef.h file is not generated correctly
     * */
    Ifx_CPU_PC *pc;

    if (cpu == IfxCpu_getAddress(IfxCpu_getCoreIndex()))
    {
        retVal = FALSE;
    }
    else
    {
        pc       = (Ifx_CPU_PC *)((unsigned int)cpu + 0x1FE08U);
        pc->B.PC = (unsigned int)programCounter >> 1U;
    }

    return retVal;
}


boolean IfxCpu_setSpinLock(IfxCpu_spinLock *lock, uint32 timeoutCount)
{
    boolean         retVal;
    volatile uint32 spinLockVal;

    retVal = FALSE;

    do
    {
        spinLockVal = 1UL;
        spinLockVal =
            (uint32)__cmpAndSwap(((unsigned int *)lock), spinLockVal, 0);

        /* Check if the SpinLock WAS set before the attempt to acquire spinlock */
        if (spinLockVal == 0)
        {
            retVal = TRUE;
        }
        else
        {
            timeoutCount--;
        }
    } while ((retVal == FALSE) && (timeoutCount > 0));

    return retVal;
}


boolean IfxCpu_startCore(Ifx_CPU *cpu, uint32 programCounter)
{
    boolean retVal = TRUE;

    /* Set the PC */
    retVal &= IfxCpu_setProgramCounter(cpu, programCounter);

    {
        Ifx_CPU_BOOTCON *bootcon;
        bootcon = (Ifx_CPU_BOOTCON *)((unsigned int)cpu + 0x1FE60U);

        /* release boot halt mode if required */
        if (bootcon->B.BHALT)
        {
            bootcon->B.BHALT = 0U;
        }
    }

    return retVal;
}


boolean IfxCpu_waitEvent(IfxCpu_syncEvent *event, uint32 timeoutMilliSec)
{
    volatile uint32 *sync          = (volatile uint32 *)IFXCPU_GLB_ADDR_DSPR(((__mfcr(CPU_CORE_ID)) & (0x7U)), event);

    boolean          errorcnt      = 0U;
    /* Divide with 1000, gives the count value equivalent to milliseconds */
    uint32           stmCount      = (uint32)((IfxClock_getStmFrequency() / 1000) * timeoutMilliSec);
    uint64           stmCountBegin = CPU0_STM_ABS.U;

    while ((*sync & IFXCPU_CFG_ALLCORE_DONE) != IFXCPU_CFG_ALLCORE_DONE)
    {
        __nop();

        if ((uint64)(CPU0_STM_ABS.U - stmCountBegin) >= stmCount)
        {
            errorcnt = 1;
            break;
        }

        /* There is no need to check overflow of the STM timer.
         * When counter after overflow subtracted with counter before overflow,
         * the subtraction result will be as expected, as long as both are unsigned 32 bits
         * eg: stmCountBegin= 0xFFFFFFFE (before overflow)
         *     stmCountNow = 0x00000002 (before overflow)
         *     diff= stmCountNow - stmCountBegin = 4 as expected.*/
    }

    return errorcnt;
}


void IfxCpu_emitEvent(IfxCpu_syncEvent *event)
{
    Ifx__imaskldmst(event, 1, ((__mfcr(CPU_CORE_ID)) & (0x7U)), 1);
}


void IfxCpu_triggerCpuReset(IfxCpu_ResourceCpu coreIndex)
{
    if (coreIndex != IfxCpu_getCoreIndex())
    {
        /* TODO  : Update with PROT? */
        Ifx_CPU       *cpu = IfxCpu_getAddress(coreIndex);
        Ifx_CPU_KRST0 *ksrt0;
        Ifx_CPU_KRST1 *ksrt1;
        ksrt0        = (Ifx_CPU_KRST0 *)((unsigned int)cpu + 0xD000U);
        ksrt1        = (Ifx_CPU_KRST1 *)((unsigned int)cpu + 0xD004U);

        ksrt0->B.RST = 1;
        ksrt1->B.RST = 1;
    }

    else

    {
//Do nothing because one cannot set the endinit back from the same CPU which is reset
    }
}


IfxCpu_ResetStatus IfxCpu_getCpuResetStatus(IfxCpu_ResourceCpu coreIndex)
{
    Ifx_CPU           *cpu = IfxCpu_getAddress(coreIndex);
    Ifx_CPU_KRST0     *ksrt0;
    Ifx_CPU_KRSTCLR   *ksrtclr;
    ksrt0   = (Ifx_CPU_KRST0 *)((unsigned int)cpu + 0xD000U);
    ksrtclr = (Ifx_CPU_KRSTCLR *)((unsigned int)cpu + 0xD008U);

    IfxCpu_ResetStatus status = (IfxCpu_ResetStatus)ksrt0->B.RSTSTAT;
    ksrtclr->B.CLR = 1;
    return status;
}


void IfxCpu_disableInterruptsAllExceptMaster(IfxCpu_ResourceCpu masterCpu)
{
    /* TODO  : Update with PROT? */
    //uint16   password = IfxScuWdt_getGlobalEndinitPassword();
    //IfxScuWdt_clearGlobalEndinit(password);

    switch (masterCpu)
    {
    case IfxCpu_ResourceCpu_0:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(1)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(2)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(3)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(4)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(5)
        break;

    case IfxCpu_ResourceCpu_1:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(0)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(2)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(3)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(4)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(5)
        break;

    case IfxCpu_ResourceCpu_2:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(0)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(1)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(3)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(4)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(5)
        break;

    case IfxCpu_ResourceCpu_3:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(0)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(1)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(2)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(4)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(5)
        break;

    case IfxCpu_ResourceCpu_4:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(0)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(1)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(2)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(3)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(5)
        break;

    case IfxCpu_ResourceCpu_5:
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(0)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(1)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(2)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(3)
        IFXCPU_DISABLE_INTERRPUTS_OF_CPU(4)
        break;

    default:
        /* Invalid core selected */
        break;
    }

    //IfxScuWdt_setGlobalEndinit(password);
}


void IfxCpu_initProt(Ifx_PROT_PROT *prot, IfxApProt_ProtConfig *config)
{
    IfxApProt_init(prot, config);
}


void IfxCpu_initApu(Ifx_PROT_PROT *prot, Ifx_ACCEN_ACCEN *accen, IfxApApu_ApuConfig *config, uint8 selValue)
{
    IfxApProt_setState(prot, IfxApProt_State_config);
    IfxApApu_init(accen, config);
    IfxApProt_setProtectionRegionSelect(prot, selValue);
    IfxApProt_setState(prot, IfxApProt_State_run);
}


void IfxCpu_invalidateDataCache(void)
{
    IfxApProt_ProtConfig protseConfig;
    IfxApApu_ApuConfig   apuConfig;
    IfxCpu_ResourceCpu   cpu;
    Ifx_SCU_OVCCON       ovccon;

    cpu = IfxCpu_getCoreIndex();

    IfxApProt_initConfig(&protseConfig);
    IfxApApu_initConfig(&apuConfig);

    protseConfig.protOwner.ownerDefined = TRUE;

    switch (cpu)
    {
    case IfxCpu_ResourceCpu_0:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu0d;
        break;
    case IfxCpu_ResourceCpu_1:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu1d;
        break;
    case IfxCpu_ResourceCpu_2:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu2d;
        break;
    case IfxCpu_ResourceCpu_3:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu3d;
        break;
    case IfxCpu_ResourceCpu_4:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu4d;
        break;
    case IfxCpu_ResourceCpu_5:
        protseConfig.protOwner.tagId = IfxApProt_TagId_cpu5d;
        break;
    default:
        /* Invalid core selected */
        break;
    }

    /* Change the State to from init to run */
    protseConfig.protState = IfxApProt_State_run;

    /*Initialise the PROTs */
    IfxApProt_init((Ifx_PROT_PROT *)&MODULE_SCU.PROTSE, &protseConfig);

    /* change the state to CONFIG, configure APU and set PROT state back to run */
    /* Initialise the APU */
    IfxApProt_setState((Ifx_PROT_PROT *)&MODULE_SCU.PROTSE, IfxApProt_State_config);
    IfxApApu_init((Ifx_ACCEN_ACCEN *)&MODULE_SCU.ACCENNOM, &apuConfig);
    IfxApProt_setState((Ifx_PROT_PROT *)&MODULE_SCU.PROTSE, IfxApProt_State_run);

    ovccon.U             = IFXCPU_INVALIDATE_DATA_CACHE;
    MODULE_SCU.OVCCON.U |= ovccon.U;
}


void IfxCpu_configureAccessToCpus(IfxApApu_ApuConfig *apuConfig)
{
    uint8 index;

    for (index = 0; index < IFXCPU_NUM_MODULES; index++)
    {
        Ifx_CPU *cpu = IfxCpu_cfg_indexMap[index].module;
        IfxApApu_init((Ifx_ACCEN_ACCEN *)&cpu->ACCENSFRCFG, (IfxApApu_ApuConfig *)apuConfig);
    }
}
