============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 14:58:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6211 instances
RUN-0007 : 2442 luts, 2186 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7357 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4904 nets have 2 pins
RUN-1001 : 1540 nets have [3 - 5] pins
RUN-1001 : 743 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1394     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6209 instances, 2442 luts, 2186 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1801 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29415, tnet num: 7355, tinst num: 6209, tnode num: 36591, tedge num: 48591.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.155335s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 249 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.303966s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.81427e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6209.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23917e+06, overlap = 43.25
PHY-3002 : Step(2): len = 1.05121e+06, overlap = 47.2188
PHY-3002 : Step(3): len = 622405, overlap = 72.1562
PHY-3002 : Step(4): len = 548648, overlap = 92.1875
PHY-3002 : Step(5): len = 431582, overlap = 91.6562
PHY-3002 : Step(6): len = 389426, overlap = 114.625
PHY-3002 : Step(7): len = 343798, overlap = 118.625
PHY-3002 : Step(8): len = 318190, overlap = 179.406
PHY-3002 : Step(9): len = 271657, overlap = 226.656
PHY-3002 : Step(10): len = 243774, overlap = 249.75
PHY-3002 : Step(11): len = 230518, overlap = 270.938
PHY-3002 : Step(12): len = 214074, overlap = 292.5
PHY-3002 : Step(13): len = 201696, overlap = 306.812
PHY-3002 : Step(14): len = 190978, overlap = 315.562
PHY-3002 : Step(15): len = 177329, overlap = 332.969
PHY-3002 : Step(16): len = 172349, overlap = 333
PHY-3002 : Step(17): len = 163298, overlap = 343.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.36784e-06
PHY-3002 : Step(18): len = 180452, overlap = 262.75
PHY-3002 : Step(19): len = 188809, overlap = 254.188
PHY-3002 : Step(20): len = 189552, overlap = 181.719
PHY-3002 : Step(21): len = 197715, overlap = 156.406
PHY-3002 : Step(22): len = 203946, overlap = 111.406
PHY-3002 : Step(23): len = 206118, overlap = 94.75
PHY-3002 : Step(24): len = 202217, overlap = 94.6562
PHY-3002 : Step(25): len = 197551, overlap = 94.8125
PHY-3002 : Step(26): len = 194024, overlap = 99.5312
PHY-3002 : Step(27): len = 189388, overlap = 90.5625
PHY-3002 : Step(28): len = 184849, overlap = 85.0312
PHY-3002 : Step(29): len = 183388, overlap = 92.7188
PHY-3002 : Step(30): len = 177135, overlap = 89.7812
PHY-3002 : Step(31): len = 175428, overlap = 92.0312
PHY-3002 : Step(32): len = 172601, overlap = 89.3438
PHY-3002 : Step(33): len = 168970, overlap = 88.0625
PHY-3002 : Step(34): len = 168302, overlap = 88.3125
PHY-3002 : Step(35): len = 166020, overlap = 86.8438
PHY-3002 : Step(36): len = 164160, overlap = 89.3125
PHY-3002 : Step(37): len = 161522, overlap = 85.2812
PHY-3002 : Step(38): len = 161218, overlap = 87.6875
PHY-3002 : Step(39): len = 160847, overlap = 89.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87357e-05
PHY-3002 : Step(40): len = 159268, overlap = 82.3438
PHY-3002 : Step(41): len = 159568, overlap = 84.1562
PHY-3002 : Step(42): len = 160169, overlap = 83.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.74714e-05
PHY-3002 : Step(43): len = 163757, overlap = 82.1562
PHY-3002 : Step(44): len = 163817, overlap = 83.0312
PHY-3002 : Step(45): len = 161814, overlap = 85.0312
PHY-3002 : Step(46): len = 161684, overlap = 84.9688
PHY-3002 : Step(47): len = 166125, overlap = 82.7188
PHY-3002 : Step(48): len = 174421, overlap = 75.0625
PHY-3002 : Step(49): len = 179438, overlap = 64.2812
PHY-3002 : Step(50): len = 179777, overlap = 53.8438
PHY-3002 : Step(51): len = 182815, overlap = 59.0938
PHY-3002 : Step(52): len = 183683, overlap = 50.875
PHY-3002 : Step(53): len = 182345, overlap = 48.4688
PHY-3002 : Step(54): len = 180977, overlap = 50.0625
PHY-3002 : Step(55): len = 180698, overlap = 49.5312
PHY-3002 : Step(56): len = 179914, overlap = 48.5
PHY-3002 : Step(57): len = 179114, overlap = 47.125
PHY-3002 : Step(58): len = 176267, overlap = 51.5938
PHY-3002 : Step(59): len = 174348, overlap = 46.9688
PHY-3002 : Step(60): len = 173236, overlap = 45.75
PHY-3002 : Step(61): len = 173051, overlap = 43.5625
PHY-3002 : Step(62): len = 172201, overlap = 42.8125
PHY-3002 : Step(63): len = 170729, overlap = 48.1875
PHY-3002 : Step(64): len = 170491, overlap = 46.7812
PHY-3002 : Step(65): len = 170506, overlap = 43.4688
PHY-3002 : Step(66): len = 170421, overlap = 42.7188
PHY-3002 : Step(67): len = 169330, overlap = 39.2812
PHY-3002 : Step(68): len = 169149, overlap = 33.375
PHY-3002 : Step(69): len = 169567, overlap = 35.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.49427e-05
PHY-3002 : Step(70): len = 170313, overlap = 35.9062
PHY-3002 : Step(71): len = 170441, overlap = 35.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000122009
PHY-3002 : Step(72): len = 170459, overlap = 35.8125
PHY-3002 : Step(73): len = 170562, overlap = 36.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 220256, over cnt = 845(2%), over = 3949, worst = 29
PHY-1001 : End global iterations;  0.375405s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 55.67, top5 = 40.16, top10 = 32.47, top15 = 27.88.
PHY-3001 : End congestion estimation;  0.487860s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (153.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168680s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.92416e-06
PHY-3002 : Step(74): len = 185248, overlap = 62.3125
PHY-3002 : Step(75): len = 185655, overlap = 60.8125
PHY-3002 : Step(76): len = 175027, overlap = 67.4375
PHY-3002 : Step(77): len = 174478, overlap = 71.2812
PHY-3002 : Step(78): len = 167746, overlap = 74.3438
PHY-3002 : Step(79): len = 167630, overlap = 77
PHY-3002 : Step(80): len = 164646, overlap = 70.9688
PHY-3002 : Step(81): len = 164646, overlap = 70.9688
PHY-3002 : Step(82): len = 163636, overlap = 72.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.84833e-06
PHY-3002 : Step(83): len = 164148, overlap = 66.4062
PHY-3002 : Step(84): len = 164371, overlap = 64.7812
PHY-3002 : Step(85): len = 167223, overlap = 55.9062
PHY-3002 : Step(86): len = 168070, overlap = 55.1562
PHY-3002 : Step(87): len = 169081, overlap = 51.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96967e-05
PHY-3002 : Step(88): len = 168577, overlap = 51.5312
PHY-3002 : Step(89): len = 168577, overlap = 51.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 425/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193600, over cnt = 814(2%), over = 3652, worst = 27
PHY-1001 : End global iterations;  0.346090s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (176.1%)

PHY-1001 : Congestion index: top1 = 53.34, top5 = 38.83, top10 = 31.36, top15 = 26.53.
PHY-3001 : End congestion estimation;  0.454439s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (158.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166834s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.747e-05
PHY-3002 : Step(90): len = 168329, overlap = 258.312
PHY-3002 : Step(91): len = 168564, overlap = 256.781
PHY-3002 : Step(92): len = 170039, overlap = 247.188
PHY-3002 : Step(93): len = 170908, overlap = 245.25
PHY-3002 : Step(94): len = 171593, overlap = 237.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.494e-05
PHY-3002 : Step(95): len = 173951, overlap = 212.062
PHY-3002 : Step(96): len = 174424, overlap = 206.625
PHY-3002 : Step(97): len = 185694, overlap = 149.062
PHY-3002 : Step(98): len = 188370, overlap = 124.844
PHY-3002 : Step(99): len = 188885, overlap = 118.219
PHY-3002 : Step(100): len = 188122, overlap = 114.219
PHY-3002 : Step(101): len = 188122, overlap = 112.062
PHY-3002 : Step(102): len = 186500, overlap = 99.5625
PHY-3002 : Step(103): len = 185833, overlap = 106.969
PHY-3002 : Step(104): len = 185825, overlap = 108.625
PHY-3002 : Step(105): len = 185834, overlap = 107.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.98799e-05
PHY-3002 : Step(106): len = 191965, overlap = 94.0938
PHY-3002 : Step(107): len = 192927, overlap = 92.3125
PHY-3002 : Step(108): len = 198945, overlap = 80.5312
PHY-3002 : Step(109): len = 201675, overlap = 68.9375
PHY-3002 : Step(110): len = 202195, overlap = 66.8125
PHY-3002 : Step(111): len = 202940, overlap = 63.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00013976
PHY-3002 : Step(112): len = 206699, overlap = 68.375
PHY-3002 : Step(113): len = 209834, overlap = 63.8125
PHY-3002 : Step(114): len = 212005, overlap = 62.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29415, tnet num: 7355, tinst num: 6209, tnode num: 36591, tedge num: 48591.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.241599s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (99.4%)

RUN-1004 : used memory is 69 MB, reserved memory is 290 MB, peak memory is 322 MB
OPT-1001 : Total overflow 296.12 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 306/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 260904, over cnt = 1023(2%), over = 3638, worst = 22
PHY-1001 : End global iterations;  0.457447s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 46.19, top5 = 36.27, top10 = 31.21, top15 = 28.05.
PHY-1001 : End incremental global routing;  0.580094s wall, 0.781250s user + 0.093750s system = 0.875000s CPU (150.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191477s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.905382s wall, 1.093750s user + 0.093750s system = 1.187500s CPU (131.2%)

OPT-1001 : Current memory(MB): used = 145, reserve = 298, peak = 322.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5833/7357.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 260904, over cnt = 1023(2%), over = 3638, worst = 22
PHY-1002 : len = 277568, over cnt = 585(1%), over = 1535, worst = 15
PHY-1002 : len = 283976, over cnt = 363(1%), over = 933, worst = 15
PHY-1002 : len = 290032, over cnt = 133(0%), over = 303, worst = 10
PHY-1002 : len = 292888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.504992s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (142.3%)

PHY-1001 : Congestion index: top1 = 38.58, top5 = 32.06, top10 = 28.82, top15 = 26.50.
OPT-1001 : End congestion update;  0.615998s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (137.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189062s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.2%)

OPT-0007 : Start: WNS 4370 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.805215s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (128.1%)

OPT-1001 : Current memory(MB): used = 149, reserve = 303, peak = 322.
OPT-1001 : End physical optimization;  3.016126s wall, 3.390625s user + 0.125000s system = 3.515625s CPU (116.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2442 LUT to BLE ...
SYN-4008 : Packed 2442 LUT and 1133 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 572 SEQ with LUT/SLICE
SYN-4006 : 905 single LUT's are left
SYN-4006 : 481 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2923/5524 primitive instances ...
PHY-3001 : End packing;  0.307270s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (96.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3223 instances
RUN-1001 : 1525 mslices, 1526 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3821 nets have 2 pins
RUN-1001 : 1544 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3221 instances, 3051 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1050 pins
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 213292, Over = 108.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3109/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 277536, over cnt = 477(1%), over = 802, worst = 7
PHY-1002 : len = 280416, over cnt = 278(0%), over = 375, worst = 5
PHY-1002 : len = 283112, over cnt = 112(0%), over = 143, worst = 5
PHY-1002 : len = 284712, over cnt = 11(0%), over = 17, worst = 5
PHY-1002 : len = 284920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.547522s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (134.1%)

PHY-1001 : Congestion index: top1 = 37.59, top5 = 30.82, top10 = 27.46, top15 = 25.13.
PHY-3001 : End congestion estimation;  0.681318s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (128.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25619, tnet num: 6294, tinst num: 3221, tnode num: 30833, tedge num: 44146.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312148s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 161 MB, reserved memory is 308 MB, peak memory is 322 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.480168s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.33262e-05
PHY-3002 : Step(115): len = 205132, overlap = 113
PHY-3002 : Step(116): len = 203308, overlap = 112.5
PHY-3002 : Step(117): len = 194774, overlap = 114.75
PHY-3002 : Step(118): len = 192056, overlap = 121
PHY-3002 : Step(119): len = 189307, overlap = 127.5
PHY-3002 : Step(120): len = 186941, overlap = 130.5
PHY-3002 : Step(121): len = 186448, overlap = 133.5
PHY-3002 : Step(122): len = 185156, overlap = 134.25
PHY-3002 : Step(123): len = 185174, overlap = 134.25
PHY-3002 : Step(124): len = 185470, overlap = 133.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.66524e-05
PHY-3002 : Step(125): len = 192867, overlap = 113.25
PHY-3002 : Step(126): len = 194522, overlap = 106.75
PHY-3002 : Step(127): len = 197274, overlap = 95.5
PHY-3002 : Step(128): len = 198099, overlap = 95.75
PHY-3002 : Step(129): len = 202296, overlap = 90.75
PHY-3002 : Step(130): len = 206752, overlap = 80.75
PHY-3002 : Step(131): len = 206448, overlap = 81.5
PHY-3002 : Step(132): len = 206477, overlap = 80
PHY-3002 : Step(133): len = 206423, overlap = 79.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.33049e-05
PHY-3002 : Step(134): len = 210287, overlap = 78.75
PHY-3002 : Step(135): len = 212321, overlap = 75.25
PHY-3002 : Step(136): len = 223995, overlap = 62.25
PHY-3002 : Step(137): len = 229307, overlap = 55.75
PHY-3002 : Step(138): len = 229952, overlap = 54.75
PHY-3002 : Step(139): len = 228201, overlap = 55
PHY-3002 : Step(140): len = 226902, overlap = 57
PHY-3002 : Step(141): len = 226743, overlap = 55.5
PHY-3002 : Step(142): len = 226388, overlap = 53.25
PHY-3002 : Step(143): len = 226737, overlap = 54.25
PHY-3002 : Step(144): len = 227195, overlap = 52.75
PHY-3002 : Step(145): len = 226428, overlap = 52.5
PHY-3002 : Step(146): len = 226428, overlap = 52.5
PHY-3002 : Step(147): len = 225711, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00018661
PHY-3002 : Step(148): len = 234482, overlap = 48.25
PHY-3002 : Step(149): len = 238148, overlap = 43.5
PHY-3002 : Step(150): len = 240445, overlap = 42.75
PHY-3002 : Step(151): len = 241130, overlap = 40
PHY-3002 : Step(152): len = 241068, overlap = 37
PHY-3002 : Step(153): len = 241275, overlap = 37.75
PHY-3002 : Step(154): len = 241957, overlap = 37.25
PHY-3002 : Step(155): len = 242953, overlap = 33
PHY-3002 : Step(156): len = 243432, overlap = 33.5
PHY-3002 : Step(157): len = 242877, overlap = 33.75
PHY-3002 : Step(158): len = 242782, overlap = 33.75
PHY-3002 : Step(159): len = 242006, overlap = 33.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000358177
PHY-3002 : Step(160): len = 247262, overlap = 33
PHY-3002 : Step(161): len = 252103, overlap = 31.25
PHY-3002 : Step(162): len = 254903, overlap = 33.25
PHY-3002 : Step(163): len = 254847, overlap = 32
PHY-3002 : Step(164): len = 254499, overlap = 29.25
PHY-3002 : Step(165): len = 254602, overlap = 30.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000615696
PHY-3002 : Step(166): len = 258639, overlap = 27
PHY-3002 : Step(167): len = 261437, overlap = 27.75
PHY-3002 : Step(168): len = 262368, overlap = 28
PHY-3002 : Step(169): len = 263305, overlap = 26
PHY-3002 : Step(170): len = 263924, overlap = 24
PHY-3002 : Step(171): len = 264362, overlap = 23
PHY-3002 : Step(172): len = 265235, overlap = 20.75
PHY-3002 : Step(173): len = 266078, overlap = 20.25
PHY-3002 : Step(174): len = 266253, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.891452s wall, 0.562500s user + 1.687500s system = 2.250000s CPU (252.4%)

PHY-3001 : Trial Legalized: Len = 281702
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 35/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 346704, over cnt = 533(1%), over = 877, worst = 9
PHY-1002 : len = 349296, over cnt = 318(0%), over = 474, worst = 6
PHY-1002 : len = 352840, over cnt = 119(0%), over = 168, worst = 6
PHY-1002 : len = 353832, over cnt = 57(0%), over = 74, worst = 3
PHY-1002 : len = 354640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.954136s wall, 1.265625s user + 0.125000s system = 1.390625s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 35.04, top5 = 29.59, top10 = 26.47, top15 = 24.51.
PHY-3001 : End congestion estimation;  1.103802s wall, 1.406250s user + 0.125000s system = 1.531250s CPU (138.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165900s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108464
PHY-3002 : Step(175): len = 266765, overlap = 2
PHY-3002 : Step(176): len = 258315, overlap = 7.75
PHY-3002 : Step(177): len = 255245, overlap = 6.5
PHY-3002 : Step(178): len = 254711, overlap = 6.5
PHY-3002 : Step(179): len = 253666, overlap = 9
PHY-3002 : Step(180): len = 253197, overlap = 9.75
PHY-3002 : Step(181): len = 252251, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.3%)

PHY-3001 : Legalized: Len = 258493, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021953s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.3%)

PHY-3001 : 27 instances has been re-located, deltaX = 7, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 258901, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25619, tnet num: 6294, tinst num: 3221, tnode num: 30833, tedge num: 44146.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.458732s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.6%)

RUN-1004 : used memory is 167 MB, reserved memory is 314 MB, peak memory is 322 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1764/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327920, over cnt = 488(1%), over = 733, worst = 9
PHY-1002 : len = 330688, over cnt = 263(0%), over = 339, worst = 6
PHY-1002 : len = 333592, over cnt = 73(0%), over = 90, worst = 3
PHY-1002 : len = 334184, over cnt = 23(0%), over = 32, worst = 3
PHY-1002 : len = 334648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.815217s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.21, top10 = 25.43, top15 = 23.59.
PHY-1001 : End incremental global routing;  0.961593s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (134.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171815s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.256331s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (126.9%)

OPT-1001 : Current memory(MB): used = 171, reserve = 315, peak = 322.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043576s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.21, top10 = 25.43, top15 = 23.59.
OPT-1001 : End congestion update;  0.169465s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120780s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.6%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.290381s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.9%)

OPT-1001 : Current memory(MB): used = 172, reserve = 316, peak = 322.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120131s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042520s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.2%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.21, top10 = 25.43, top15 = 23.59.
PHY-1001 : End incremental global routing;  0.167815s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163389s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6296.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.1%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.21, top10 = 25.43, top15 = 23.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122301s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.800994s wall, 4.078125s user + 0.046875s system = 4.125000s CPU (108.5%)

RUN-1003 : finish command "place" in  20.871206s wall, 33.906250s user + 8.859375s system = 42.765625s CPU (204.9%)

RUN-1004 : used memory is 150 MB, reserved memory is 288 MB, peak memory is 322 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3223 instances
RUN-1001 : 1525 mslices, 1526 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6296 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3821 nets have 2 pins
RUN-1001 : 1544 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25619, tnet num: 6294, tinst num: 3221, tnode num: 30833, tedge num: 44146.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312194s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 237 MB, reserved memory is 306 MB, peak memory is 322 MB
PHY-1001 : 1525 mslices, 1526 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319040, over cnt = 553(1%), over = 872, worst = 9
PHY-1002 : len = 323080, over cnt = 312(0%), over = 398, worst = 5
PHY-1002 : len = 326360, over cnt = 104(0%), over = 132, worst = 3
PHY-1002 : len = 327336, over cnt = 51(0%), over = 60, worst = 3
PHY-1002 : len = 328000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.877674s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (176.2%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 28.20, top10 = 25.43, top15 = 23.49.
PHY-1001 : End global routing;  1.013326s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (166.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 267, reserve = 336, peak = 322.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 525, reserve = 595, peak = 525.
PHY-1001 : End build detailed router design. 3.984183s wall, 3.890625s user + 0.093750s system = 3.984375s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.231209s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 558, reserve = 629, peak = 558.
PHY-1001 : End phase 1; 4.237479s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2448 net; 2.228158s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (100.3%)

PHY-1022 : len = 888728, over cnt = 140(0%), over = 140, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 563, reserve = 633, peak = 563.
PHY-1001 : End initial routed; 11.118700s wall, 20.546875s user + 0.140625s system = 20.687500s CPU (186.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.616095s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 570, reserve = 640, peak = 570.
PHY-1001 : End phase 2; 12.734863s wall, 22.156250s user + 0.140625s system = 22.296875s CPU (175.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 888728, over cnt = 140(0%), over = 140, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022879s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 887240, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.127268s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (135.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 887152, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.068680s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (136.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 887216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056210s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (139.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5080(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.648727s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.781001s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 603, reserve = 675, peak = 603.
PHY-1001 : End phase 3; 2.875391s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (102.7%)

PHY-1003 : Routed, final wirelength = 887216
PHY-1001 : Current memory(MB): used = 605, reserve = 676, peak = 605.
PHY-1001 : End export database. 0.022841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.4%)

PHY-1001 : End detail routing;  24.133396s wall, 33.500000s user + 0.265625s system = 33.765625s CPU (139.9%)

RUN-1003 : finish command "route" in  26.721970s wall, 36.656250s user + 0.375000s system = 37.031250s CPU (138.6%)

RUN-1004 : used memory is 605 MB, reserved memory is 676 MB, peak memory is 605 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5354   out of  19600   27.32%
#reg                     2189   out of  19600   11.17%
#le                      5835
  #lut only              3646   out of   5835   62.49%
  #reg only               481   out of   5835    8.24%
  #lut&reg               1708   out of   5835   29.27%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            971
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         37
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q0                 22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_31.q1                 18
#7        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/reg0_syn_235.f0              10
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5835   |3943    |1411    |2189    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |777    |527     |161     |393     |2       |0       |
|    command1                          |command                                    |55     |55      |0       |42      |0       |0       |
|    control1                          |control_interface                          |97     |60      |24      |48      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |64      |18      |105     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |64      |18      |105     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |87      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |87      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |24      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |26      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |67      |44      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |539    |523     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |150    |150     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |88     |46      |17      |53      |0       |0       |
|  u_image_process                     |image_process                              |4063   |2548    |1170    |1549    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |126     |45      |78      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |118     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |165    |113     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |157    |105     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |915    |637     |249     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |750    |447     |235     |275     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |507    |310     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |22      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |243    |137     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |711    |413     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |484    |294     |190     |143     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |227    |119     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |735    |438     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |81     |51      |30      |25      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |241    |134     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |78     |23      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |352    |203     |92      |162     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |102     |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |202    |101     |45      |113     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |64     |64      |0       |40      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |161    |137     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3740  
    #2          2       663   
    #3          3       560   
    #4          4       273   
    #5        5-10      780   
    #6        11-50     125   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.000168s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (154.7%)

RUN-1004 : used memory is 606 MB, reserved memory is 676 MB, peak memory is 657 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3221
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6296, pip num: 60946
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3063 valid insts, and 186079 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.620477s wall, 71.937500s user + 0.421875s system = 72.359375s CPU (1287.4%)

RUN-1004 : used memory is 589 MB, reserved memory is 649 MB, peak memory is 799 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_145851.log"
