
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 2013.3 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_AXI_BRAM_AUX_DEVICE_ID,
		XPAR_AXI_BRAM_AUX_DATA_WIDTH,
		XPAR_AXI_BRAM_AUX_ECC,
		XPAR_AXI_BRAM_AUX_FAULT_INJECT,
		XPAR_AXI_BRAM_AUX_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_AUX_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_AUX_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_AUX_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_AUX_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_AUX_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_AUX_WRITE_ACCESS,
		XPAR_AXI_BRAM_AUX_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_AUX_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_AUX_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_AUX_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_FRAME_DEVICE_ID,
		XPAR_AXI_BRAM_FRAME_DATA_WIDTH,
		XPAR_AXI_BRAM_FRAME_ECC,
		XPAR_AXI_BRAM_FRAME_FAULT_INJECT,
		XPAR_AXI_BRAM_FRAME_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_FRAME_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_FRAME_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_FRAME_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_FRAME_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_FRAME_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_FRAME_WRITE_ACCESS,
		XPAR_AXI_BRAM_FRAME_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_FRAME_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_FRAME_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_FRAME_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_MEAN0_DEVICE_ID,
		XPAR_AXI_BRAM_MEAN0_DATA_WIDTH,
		XPAR_AXI_BRAM_MEAN0_ECC,
		XPAR_AXI_BRAM_MEAN0_FAULT_INJECT,
		XPAR_AXI_BRAM_MEAN0_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN0_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN0_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_MEAN0_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_MEAN0_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_MEAN0_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_MEAN0_WRITE_ACCESS,
		XPAR_AXI_BRAM_MEAN0_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_MEAN0_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_MEAN0_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_MEAN0_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_MEAN1_DEVICE_ID,
		XPAR_AXI_BRAM_MEAN1_DATA_WIDTH,
		XPAR_AXI_BRAM_MEAN1_ECC,
		XPAR_AXI_BRAM_MEAN1_FAULT_INJECT,
		XPAR_AXI_BRAM_MEAN1_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN1_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN1_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_MEAN1_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_MEAN1_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_MEAN1_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_MEAN1_WRITE_ACCESS,
		XPAR_AXI_BRAM_MEAN1_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_MEAN1_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_MEAN1_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_MEAN1_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_MEAN2_DEVICE_ID,
		XPAR_AXI_BRAM_MEAN2_DATA_WIDTH,
		XPAR_AXI_BRAM_MEAN2_ECC,
		XPAR_AXI_BRAM_MEAN2_FAULT_INJECT,
		XPAR_AXI_BRAM_MEAN2_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN2_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_MEAN2_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_MEAN2_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_MEAN2_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_MEAN2_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_MEAN2_WRITE_ACCESS,
		XPAR_AXI_BRAM_MEAN2_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_MEAN2_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_MEAN2_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_MEAN2_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_OUTMASK_DEVICE_ID,
		XPAR_AXI_BRAM_OUTMASK_DATA_WIDTH,
		XPAR_AXI_BRAM_OUTMASK_ECC,
		XPAR_AXI_BRAM_OUTMASK_FAULT_INJECT,
		XPAR_AXI_BRAM_OUTMASK_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_OUTMASK_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_OUTMASK_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_OUTMASK_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_OUTMASK_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_OUTMASK_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_OUTMASK_WRITE_ACCESS,
		XPAR_AXI_BRAM_OUTMASK_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_OUTMASK_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_OUTMASK_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_OUTMASK_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_VARSUM_DEVICE_ID,
		XPAR_AXI_BRAM_VARSUM_DATA_WIDTH,
		XPAR_AXI_BRAM_VARSUM_ECC,
		XPAR_AXI_BRAM_VARSUM_FAULT_INJECT,
		XPAR_AXI_BRAM_VARSUM_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_VARSUM_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_VARSUM_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_VARSUM_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_VARSUM_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_VARSUM_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_VARSUM_WRITE_ACCESS,
		XPAR_AXI_BRAM_VARSUM_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_VARSUM_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_VARSUM_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_VARSUM_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_WEIGHT_DEVICE_ID,
		XPAR_AXI_BRAM_WEIGHT_DATA_WIDTH,
		XPAR_AXI_BRAM_WEIGHT_ECC,
		XPAR_AXI_BRAM_WEIGHT_FAULT_INJECT,
		XPAR_AXI_BRAM_WEIGHT_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_WEIGHT_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_WEIGHT_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_WEIGHT_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_WEIGHT_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_WEIGHT_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_WEIGHT_WRITE_ACCESS,
		XPAR_AXI_BRAM_WEIGHT_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_WEIGHT_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_WEIGHT_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_WEIGHT_S_AXI_CTRL_HIGHADDR
	}
};


