
---------- Begin Simulation Statistics ----------
final_tick                               354760343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858532                       # Number of bytes of host memory used
host_op_rate                                   135730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   767.83                       # Real time elapsed on the host
host_tick_rate                              462031076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.354760                       # Number of seconds simulated
sim_ticks                                354760343000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.113134                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                11681503                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12681691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8788754                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21402267                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             105639                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1981                       # Number of indirect misses.
system.cpu.branchPred.lookups                28251413                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4817879                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20278                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.095207                       # CPI: cycles per instruction
system.cpu.discardedOps                      14577544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           72510597                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12894031                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12415170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              17257                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       393545662                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.140940                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        709520686                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       315975024                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16586012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9559517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19120314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            669                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275465                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1157                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38580                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38580                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19112                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533322048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533322048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309390                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53819258500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308425250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1244889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1201525                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17394                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64202                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1201781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3605087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25076024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28681111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    153811584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540782848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              694594432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277289                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529629760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17838086                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006129                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17837416    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    670      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17838086                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19104104000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286818000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1802671500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1199977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51422                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1251399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1199977                       # number of overall hits
system.l2.overall_hits::.cpu.data               51422                       # number of overall hits
system.l2.overall_hits::total                 1251399                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55888                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1804                       # number of overall misses
system.l2.overall_misses::.cpu.data             55888                       # number of overall misses
system.l2.overall_misses::total                 57692                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151274500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4657666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4808941000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151274500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4657666500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4808941000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1201781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107310                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1309091                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1201781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107310                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1309091                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.520809                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.520809                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83855.044346                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83339.294661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83355.421896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83855.044346                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83339.294661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83355.421896                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275465                       # number of writebacks
system.l2.writebacks::total                   8275465                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57692                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133234500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4098786500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4232021000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133234500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4098786500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4232021000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.520809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.520809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044070                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73855.044346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73339.294661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73355.421896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73855.044346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73339.294661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73355.421896                       # average overall mshr miss latency
system.l2.replacements                        8277289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1201525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1201525                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1201525                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1201525                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25622                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38580                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3102167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3102167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80408.696216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80408.696216                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2716367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2716367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70408.696216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70408.696216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1199977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1199977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1201781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1201781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83855.044346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83855.044346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133234500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133234500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73855.044346                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73855.044346                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1555499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1555499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89871.677837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89871.677837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1382419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1382419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79871.677837                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79871.677837                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156782312000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156782312000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19000.006059                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19000.006059                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32653.566190                       # Cycle average of tags in use
system.l2.tags.total_refs                    10868613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.307885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   24891.332386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       178.972170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7583.261634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.759623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30825                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 161272569                       # Number of tag accesses
system.l2.tags.data_accesses                161272569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         115456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3576832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3692288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529629760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529629760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275465                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275465                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            325448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10082390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10407837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       325448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           325448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1492922674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1492922674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1492922674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           325448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10082390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503330512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002695368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       375059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       375059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6901604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7998517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275465                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275465                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517183                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    779565000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1861290000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13512.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32262.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35956                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7705693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 372567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 663992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 419995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 476799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 411683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 456759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 680655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 436509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 463964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 422276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 408335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 512480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 405837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 409314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 406038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 396123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 392815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 383714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  35230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  32126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  23462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       591477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    901.675068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   770.030390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.459627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41470      7.01%      7.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9455      1.60%      8.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12452      2.11%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9491      1.60%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4021      0.68%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11780      1.99%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10021      1.69%     16.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12491      2.11%     18.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480296     81.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       591477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       375059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.153778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.616164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        375058    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        375059                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       375059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.064353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.907324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.784003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2462      0.66%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.00%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              962      0.26%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            70041     18.67%     19.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            28603      7.63%     27.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            13225      3.53%     30.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22           174792     46.60%     77.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1768      0.47%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            54206     14.45%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2819      0.75%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             3069      0.82%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             3474      0.93%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             3235      0.86%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29             3483      0.93%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30             2758      0.74%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31             3205      0.85%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             2010      0.54%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33             1559      0.42%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34              678      0.18%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35             2683      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        375059                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3692288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529627776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3692288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529629760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1492.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1492.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  354736605000                       # Total gap between requests
system.mem_ctrls.avgGap                      42569.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       115456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3576832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529627776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 325447.875666305830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10082389.620420454070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1492917081.772017717361                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275465                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59167750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1802122250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8744419238500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32798.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32245.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1056668.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2110112760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1121551530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207252780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599295120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28004227680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      80979668010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      68034567360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202056675240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.558236                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 175135996250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11846120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 167778226750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2113033020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1123103685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204668100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598470360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28004227680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      81184231890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67862303040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202090037775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.652279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 174684980750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11846120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 168229242250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     55905291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         55905291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     55905291                       # number of overall hits
system.cpu.icache.overall_hits::total        55905291                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1201781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1201781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1201781                       # number of overall misses
system.cpu.icache.overall_misses::total       1201781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15756043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15756043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15756043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15756043500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57107072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57107072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57107072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57107072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13110.577967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13110.577967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13110.577967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13110.577967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1201525                       # number of writebacks
system.cpu.icache.writebacks::total           1201525                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1201781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1201781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1201781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1201781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14554262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14554262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14554262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14554262500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12110.577967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12110.577967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12110.577967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12110.577967                       # average overall mshr miss latency
system.cpu.icache.replacements                1201525                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     55905291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        55905291                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1201781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1201781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15756043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15756043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57107072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57107072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13110.577967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13110.577967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1201781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1201781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14554262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14554262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12110.577967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12110.577967                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.473051                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57107072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1201781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.518701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.473051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115415925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115415925                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18301533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18301533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18301550                       # number of overall hits
system.cpu.dcache.overall_hits::total        18301550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8359015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8359015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8359018                       # number of overall misses
system.cpu.dcache.overall_misses::total       8359018                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 265395439000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265395439000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 265395439000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265395439000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26660548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26660548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26660568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26660568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.313535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.313535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.313535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.313535                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31749.606742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31749.606742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31749.595347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31749.595347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342422                       # number of writebacks
system.cpu.dcache.writebacks::total           8342422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8359012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8359012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8359015                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8359015                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 257036193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 257036193000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 257036448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 257036448500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.313535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.313535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.313535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.313535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30749.590143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30749.590143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30749.609673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30749.609673                       # average overall mshr miss latency
system.cpu.dcache.replacements                8357992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12977313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12977313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1934398500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1934398500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13020420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13020420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44874.347554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44874.347554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1891060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1891060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43872.042038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43872.042038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5324213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5324213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        64202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        64202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3531898000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3531898000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55012.273761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55012.273761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3467696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3467696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54012.273761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54012.273761                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       255500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 259929142500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 259929142500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31500.048899                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31500.048899                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 251677436500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 251677436500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30500.048899                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30500.048899                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.646457                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26661161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8359016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.189510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.646457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61681344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61681344                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 354760343000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
