# BEAR
Verilog modules and Python scripts used with the BEAR IC.
Verilog modules were designed for the Basys 3 FPGA board.   
constraints.xdc - Constraints file
control.
Python scripts included are : 
  serial.py - to read the serial data from the FPGA.
  processor.py - to process the serial data from the CSV files and generate new csv files with mode number, ADCOut decimal, ADCOut Voltage and output energy.
